#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412968 on Wed Nov 18 10:19:19 MST 2015
# Start of session at: Sat Jan 02 06:38:08 2016
# Process ID: 57052
# Current directory: C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi
# Command line: vivado.exe -mode batch -source C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/top.impl.tcl
# Log file: C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/vivado.log
# Journal file: C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi\vivado.jou
#-----------------------------------------------------------
source C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/top.impl.tcl

*** Running vivado
    with args -log zed_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source zed_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412968 on Wed Nov 18 10:19:19 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zed_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDSoC/2015.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 320.848 ; gain = 132.250
Command: synth_design -top zed_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 416.832 ; gain = 244.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zed_wrapper' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'zed' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3236]
INFO: [Synth 8-638] synthesizing module 'zed_acp_axcache_0xF_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_acp_axcache_0xF_0/sim/zed_acp_axcache_0xF_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'zed_acp_axcache_0xF_0' (2#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_acp_axcache_0xF_0/sim/zed_acp_axcache_0xF_0.v:56]
INFO: [Synth 8-638] synthesizing module 'zed_axi_ic_ps7_M_AXI_GP0_0' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4308]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_78ZREA' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:12]
INFO: [Synth 8-638] synthesizing module 'zed_m00_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/synth/zed_m00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (3#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (4#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (4#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (4#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (4#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (6#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_regslice_0' (7#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/synth/zed_m00_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'zed_m00_regslice_0' requires 40 connections, but only 38 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:171]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_78ZREA' (8#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1JEV113' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:858]
INFO: [Synth 8-638] synthesizing module 'zed_m01_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/synth/zed_m01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_m01_regslice_0' (9#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/synth/zed_m01_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'zed_m01_regslice_0' requires 40 connections, but only 38 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1017]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1JEV113' (10#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:858]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_XZH261' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1058]
INFO: [Synth 8-638] synthesizing module 'zed_m02_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/synth/zed_m02_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (10#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (10#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (10#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (10#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (10#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (10#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (10#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (10#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m02_regslice_0' (11#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/synth/zed_m02_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'zed_m02_regslice_0' requires 40 connections, but only 37 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1213]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_XZH261' (12#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1058]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1AL9PDO' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1253]
INFO: [Synth 8-638] synthesizing module 'zed_m03_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/synth/zed_m03_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (12#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (12#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (12#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (12#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (12#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (12#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (12#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (12#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m03_regslice_0' (13#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/synth/zed_m03_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'zed_m03_regslice_0' requires 40 connections, but only 37 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1AL9PDO' (14#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1253]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1ONJ7J8' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1448]
INFO: [Synth 8-638] synthesizing module 'zed_m04_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m04_regslice_0/synth/zed_m04_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (14#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (14#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (14#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (14#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (14#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (14#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (14#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (14#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m04_regslice_0' (15#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m04_regslice_0/synth/zed_m04_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'zed_m04_regslice_0' requires 40 connections, but only 37 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1603]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1ONJ7J8' (16#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1448]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1YIMW1' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1643]
INFO: [Synth 8-638] synthesizing module 'zed_m05_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m05_regslice_0/synth/zed_m05_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (16#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' (16#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' (16#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' (16#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' (16#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' (16#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (16#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' (16#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m05_regslice_0' (17#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m05_regslice_0/synth/zed_m05_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'zed_m05_regslice_0' requires 40 connections, but only 37 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1798]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1YIMW1' (18#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1643]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1DPWUA0' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2056]
INFO: [Synth 8-638] synthesizing module 'zed_auto_pc_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/synth/zed_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (19#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (20#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (21#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (22#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (23#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (24#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (24#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (25#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (26#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (27#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (27#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (27#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' (28#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (29#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (30#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zed_auto_pc_0' (31#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/synth/zed_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_s00_data_fifo_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/synth/zed_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo' (32#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_data_fifo_0' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/synth/zed_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_s00_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/synth/zed_s00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized34' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized34' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized35' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized35' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized36' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized36' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized37' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized37' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized6' (33#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_regslice_0' (34#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/synth/zed_s00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1DPWUA0' (35#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2056]
INFO: [Synth 8-638] synthesizing module 'zed_xbar_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_0/synth/zed_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (36#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (37#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (37#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (37#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (37#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (37#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (37#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (38#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (39#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (40#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (41#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (41#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (42#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (42#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (42#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (42#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized38' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized38' (42#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (42#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (43#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (44#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zed_xbar_0' (45#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_0/synth/zed_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_axi_ic_ps7_M_AXI_GP0_0' (46#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4308]
INFO: [Synth 8-638] synthesizing module 'zed_axi_ic_ps7_S_AXI_ACP_0' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:5371]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_DBAVE2' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:212]
INFO: [Synth 8-638] synthesizing module 'zed_auto_pc_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/synth/zed_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (47#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (48#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (48#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (49#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (50#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (51#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (52#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare' (53#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (54#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (55#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (56#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (57#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (58#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (59#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (60#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (61#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (62#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (63#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (64#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (65#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (66#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (67#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (68#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (69#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (70#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (70#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zed_auto_pc_1' (71#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/synth/zed_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_m00_data_fifo_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/synth/zed_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (71#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (71#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (71#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (71#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (71#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (72#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (72#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (72#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (72#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (73#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (73#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (73#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (73#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (73#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (73#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (74#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (74#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (74#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (75#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16091]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (76#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (77#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:17045]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (77#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (77#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (78#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (79#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (80#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (81#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized8' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:17045]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized4' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized5' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized6' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized7' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized1 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized1' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized2' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized0' (82#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_data_fifo_0' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/synth/zed_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_m00_regslice_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/synth/zed_m00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized39' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized39' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized40' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized40' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized41' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized41' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized42' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized42' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized43' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized43' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized7' (83#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_regslice_1' (84#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/synth/zed_m00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_DBAVE2' (85#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:212]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_11FMYJ4' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1838]
INFO: [Synth 8-638] synthesizing module 'zed_s00_data_fifo_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_1/synth/zed_s00_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized9' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized10' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized11' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized0' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized12' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:17045]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized8' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized9' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized2' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized10' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized11' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized5' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized2 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized2' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized3' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized1' (85#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_data_fifo_1' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_1/synth/zed_s00_data_fifo_1.v:57]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'zed_s00_data_fifo_1' requires 34 connections, but only 33 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1985]
INFO: [Synth 8-638] synthesizing module 'zed_s00_regslice_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/synth/zed_s00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized8' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized44' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized44' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized45' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized45' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized46' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized46' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized47' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized47' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized48' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized48' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized8' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized8' (86#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_regslice_1' (87#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/synth/zed_s00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_11FMYJ4' (88#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1838]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_PDU4ET' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2542]
INFO: [Synth 8-638] synthesizing module 'zed_s01_data_fifo_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_data_fifo_0/synth/zed_s01_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized13' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized14' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized6' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized6' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized15' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized1' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized16' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:17045]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized5' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized12' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized13' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized3' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized7' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized7' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized14' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized15' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized7' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized3' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized7' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized4' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized2' (88#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s01_data_fifo_0' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_data_fifo_0/synth/zed_s01_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'zed_s01_data_fifo_0' requires 34 connections, but only 33 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2689]
INFO: [Synth 8-638] synthesizing module 'zed_s01_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/synth/zed_s01_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized9' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized49' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized49' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized50' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized50' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized51' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized51' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized52' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized52' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized53' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized53' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized9' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized9' (89#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s01_regslice_0' (90#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/synth/zed_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_PDU4ET' (91#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2542]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1S0JE3F' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2760]
INFO: [Synth 8-638] synthesizing module 'zed_s02_data_fifo_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_data_fifo_0/synth/zed_s02_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized17' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized18' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized8' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized8' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized8' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized8' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized19' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized2' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized20' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized20' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized11' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:17045]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized3' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized7' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized16' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized17' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized4' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized4' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized9' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized9' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized18' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized19' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized9' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized4 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized4' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized9' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized11' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized11' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized11' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized5' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized3' (91#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s02_data_fifo_0' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_data_fifo_0/synth/zed_s02_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's02_data_fifo' of module 'zed_s02_data_fifo_0' requires 34 connections, but only 33 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2907]
INFO: [Synth 8-638] synthesizing module 'zed_s02_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/synth/zed_s02_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized10' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized54' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized54' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized55' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized55' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized56' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized56' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized57' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized57' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized58' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized58' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized10' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized10' (92#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s02_regslice_0' (93#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/synth/zed_s02_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1S0JE3F' (94#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2760]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_GEL4F2' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2978]
INFO: [Synth 8-638] synthesizing module 'zed_s03_data_fifo_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s03_data_fifo_0/synth/zed_s03_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized21' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized21' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized22' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized22' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized12' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized10' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized10' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized10' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized10' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized12' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized12' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized12' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized23' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized23' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized3' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized24' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized24' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized13' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized20' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized20' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized21' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized21' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized5' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized5' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized11' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized11' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized22' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized22' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized23' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized23' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized11' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized5 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized5' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized11' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized13' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized13' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized13' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized6' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized4' (94#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s03_data_fifo_0' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s03_data_fifo_0/synth/zed_s03_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's03_data_fifo' of module 'zed_s03_data_fifo_0' requires 40 connections, but only 39 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3152]
INFO: [Synth 8-638] synthesizing module 'zed_s03_regslice_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s03_regslice_0/synth/zed_s03_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized11' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized59' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized59' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized60' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized60' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized61' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized61' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized62' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized62' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized63' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized63' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized11' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized11' (95#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s03_regslice_0' (96#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s03_regslice_0/synth/zed_s03_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_GEL4F2' (97#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2978]
INFO: [Synth 8-638] synthesizing module 'zed_xbar_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_1/synth/zed_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (97#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (97#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (97#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' (97#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (98#1) [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (99#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (100#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (100#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized1' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (101#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (102#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (103#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' (103#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized5' (103#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (103#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' (103#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (103#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized12' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized64' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized64' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized65' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized65' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized66' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized66' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized67' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized67' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized68' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized68' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized12' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized12' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized6' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized7' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized13' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized69' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized69' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized70' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized70' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized71' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized71' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized72' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized72' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized73' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized73' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized13' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized13' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (104#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (105#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized2' (105#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (106#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' (106#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zed_xbar_1' (107#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_1/synth/zed_xbar_1.v:57]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'zed_xbar_1' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:6150]
WARNING: [Synth 8-689] width (192) of port connection 's_axi_rdata' does not match port width (256) of module 'zed_xbar_1' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:6167]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'zed_xbar_1' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:6168]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'zed_xbar_1' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:6170]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'zed_xbar_1' [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:6171]
WARNING: [Synth 8-350] instance 'xbar' of module 'zed_xbar_1' requires 78 connections, but only 76 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:6100]
INFO: [Synth 8-256] done synthesizing module 'zed_axi_ic_ps7_S_AXI_ACP_0' (108#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:5371]
INFO: [Synth 8-638] synthesizing module 'zed_dm_0_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/synth/zed_dm_0_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/synth/zed_dm_0_0.vhd:308]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_2_cdc_sync' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_2_cdc_sync' (109#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (110#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (111#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (112#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (113#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (114#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (115#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (116#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (117#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (118#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (119#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (120#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (121#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (121#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (122#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (123#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (124#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (124#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (125#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (126#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (127#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (128#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (129#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (129#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (130#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (131#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (131#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (131#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (131#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (131#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized25' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized25' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized26' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized26' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized14' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized4' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized4' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized10' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized6' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized24' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized24' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized25' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized25' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized26' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized26' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized6' (132#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (133#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (134#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (135#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (135#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized12' (135#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized12' (135#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized27' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized27' (135#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized28' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized28' (135#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized12' (135#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (136#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized12' (136#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized14' (136#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized14' (136#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized14' (136#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' (136#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized7' (136#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (137#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (138#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (139#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:952]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (140#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (141#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux8_1_x_n' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:121]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux8_1_x_n' (142#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:121]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1430]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1484]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1539]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1594]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1649]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1704]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1759]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (143#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (144#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (145#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (146#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (147#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net s_axis_s2mm_sts_tready in module/entity axi_dma does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:400]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:928]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:929]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:954]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:863]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (148#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'zed_dm_0_0' (149#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/synth/zed_dm_0_0.vhd:104]
WARNING: [Synth 8-350] instance 'dm_0' of module 'zed_dm_0_0' requires 40 connections, but only 37 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3858]
INFO: [Synth 8-638] synthesizing module 'zed_dm_1_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/synth/zed_dm_1_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/synth/zed_dm_1_0.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'zed_dm_1_0' (150#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/synth/zed_dm_1_0.vhd:104]
WARNING: [Synth 8-350] instance 'dm_1' of module 'zed_dm_1_0' requires 40 connections, but only 37 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3896]
INFO: [Synth 8-638] synthesizing module 'zed_dm_2_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/synth/zed_dm_2_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/synth/zed_dm_2_0.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'zed_dm_2_0' (151#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/synth/zed_dm_2_0.vhd:104]
WARNING: [Synth 8-350] instance 'dm_2' of module 'zed_dm_2_0' requires 40 connections, but only 37 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3934]
INFO: [Synth 8-638] synthesizing module 'zed_dm_3_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/synth/zed_dm_3_0.vhd:107]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/synth/zed_dm_3_0.vhd:314]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module__parameterized0' (151#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (152#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module__parameterized0' (152#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (153#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (154#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (155#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (156#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (157#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (158#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (158#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (158#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (158#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (158#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:981]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1462]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1517]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1572]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1627]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1682]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1737]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1792]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (159#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (160#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (161#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (162#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (162#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (162#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (162#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (162#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (162#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (163#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (164#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized27' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized27' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized15' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized15' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized7' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized29' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized29' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized30' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized30' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized31' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized31' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized7' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized13' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized13' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized32' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized32' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized33' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized33' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized13' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized13' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized15' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized15' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized15' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized8' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized8' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized28' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized28' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized29' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized29' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized16' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized5' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized5' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized5' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized12' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized16' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized8' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized34' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized34' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized35' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized35' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized36' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized36' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized8' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized14' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized14' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized37' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized37' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized38' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized38' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized14' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized14' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized16' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized16' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized16' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized9' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized9' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (165#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (166#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (166#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (166#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (166#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (166#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (166#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (166#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (167#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (168#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (169#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (170#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (170#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tuser in module/entity axi_dma__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:336]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tid in module/entity axi_dma__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:337]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tdest in module/entity axi_dma__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:338]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:954]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:934]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized3 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:863]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized3' (170#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'zed_dm_3_0' (171#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/synth/zed_dm_3_0.vhd:107]
WARNING: [Synth 8-350] instance 'dm_3' of module 'zed_dm_3_0' requires 43 connections, but only 40 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3972]
INFO: [Synth 8-638] synthesizing module 'zed_madd_0_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_0/synth/zed_madd_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'madd' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/madd_v1_0/hdl/verilog/madd.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/madd_v1_0/hdl/verilog/madd.v:68]
INFO: [Synth 8-638] synthesizing module 'madd_fadd_32ns_32ns_32_9_full_dsp' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/madd_v1_0/hdl/verilog/madd_fadd_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'madd_ap_fadd_7_full_dsp_32' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/madd_v1_0/hdl/ip/madd_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/madd_v1_0/hdl/ip/madd_ap_fadd_7_full_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (172#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (172#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay' (173#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (173#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized0' (173#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (173#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized1' (173#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (173#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized2' (173#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (174#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized3' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized4' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized5' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized6' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized7' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized8' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized9' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized10' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized11' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized12' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized13' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized14' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized15' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized16' (175#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized17' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized18' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized19' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized20' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized20' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized21' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized21' (176#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized22' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized22' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized23' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized23' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized24' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized24' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized25' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized25' (177#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized26' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized26' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized27' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized27' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized28' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized28' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized29' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized29' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized30' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized30' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized31' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized31' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized32' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized32' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized33' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized33' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized34' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized34' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized35' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized35' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized36' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized36' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized37' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized37' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (178#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized38' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized38' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized39' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized39' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized40' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized40' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized41' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized41' (179#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (180#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_compare' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized42' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (180#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized42' (180#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized43' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (180#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized43' (180#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (180#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (181#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_compare' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized44' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized44' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized45' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized45' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized46' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized46' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized47' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized47' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized48' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized48' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized49' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized49' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized50' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized50' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized51' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized51' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized52' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized52' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized53' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized53' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized54' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized54' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized55' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized55' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized56' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized56' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized57' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized57' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized58' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized58' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized59' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized59' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized60' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized60' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized61' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized61' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized62' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized62' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized63' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized63' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized64' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized64' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized65' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized65' (182#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp_sp does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59936]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (183#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized66' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (183#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized66' (183#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (184#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (185#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized67' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized67' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized68' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized68' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized69' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized69' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized70' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized70' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized71' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized71' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized72' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized72' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized73' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized73' (186#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (187#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (188#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'madd_ap_fadd_7_full_dsp_32' (189#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/madd_v1_0/hdl/ip/madd_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'madd_fadd_32ns_32ns_32_9_full_dsp' (190#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/madd_v1_0/hdl/verilog/madd_fadd_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'madd' (191#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/madd_v1_0/hdl/verilog/madd.v:12]
INFO: [Synth 8-256] done synthesizing module 'zed_madd_0_0' (192#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_0/synth/zed_madd_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_madd_0_if_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/synth/zed_madd_0_if_0.vhd:131]
INFO: [Synth 8-3491] module 'axis_accelerator_adapter' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter.vhd:147' bound to instance 'U0' of component 'axis_accelerator_adapter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/synth/zed_madd_0_if_0.vhd:776]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_core' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_lite_adapter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:234]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:526]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:567]
INFO: [Synth 8-3936] Found unconnected internal register 'axi_addr_reg' and it is trimmed from '13' to '10' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_adapter' (193#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:192]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:248]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'xd_input_args_module' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_input_args_module.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_input_args_module.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_input_args_module.vhd:158]
INFO: [Synth 8-638] synthesizing module 'xd_iarg_s2s_adapter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:118]
INFO: [Synth 8-638] synthesizing module 's2s_async_fifo_wt' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/s2s_async_fifo_wt.vhd:102]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized30' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized30' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized31' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized31' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized17' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized14' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized6' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized5' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized6' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized6' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized14' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized17' (194#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_clk_x_pntrs' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4768]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff' (195#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_clk_x_pntrs' (196#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized9' (196#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized39' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized39' (196#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized40' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized40' (196#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (197#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized15' (197#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized15' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized15' (197#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized41' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized41' (197#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized42' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized42' (197#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (198#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized15' (198#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized17' (198#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized17' (198#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized17' (198#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized10' (198#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized10' (198#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 's2s_async_fifo_wt' (199#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/s2s_async_fifo_wt.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'xd_iarg_s2s_adapter' (200#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'xd_input_args_module' (201#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_input_args_module.vhd:149]
INFO: [Synth 8-638] synthesizing module 'xd_output_args_module' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_output_args_module.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_output_args_module.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_output_args_module.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized0' (201#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized1' (201#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized2' (201#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized3' (201#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'xd_oarg_s2s_adapter' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_synchronizer_ff' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/synchronizer_ff.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/synchronizer_ff.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_synchronizer_ff' (202#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/synchronizer_ff.vhd:86]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_32_wt' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_32_wt' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-638] synthesizing module 's2s_async_fifo_wt__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/s2s_async_fifo_wt.vhd:102]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized32' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized32' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized33' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized33' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized18' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized7' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized6' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized7' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized7' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized16' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized18' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized10' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized16' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized16' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized16' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized16' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized18' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized18' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized18' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized18' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized11' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized11' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 's2s_async_fifo_wt__parameterized0' (203#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/s2s_async_fifo_wt.vhd:102]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:1040]
INFO: [Synth 8-226] default block is never used [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:1101]
WARNING: [Synth 8-3848] Net none in module/entity xd_oarg_s2s_adapter does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'xd_oarg_s2s_adapter' (204#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'xd_output_args_module' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_output_args_module.vhd:158]
INFO: [Synth 8-638] synthesizing module 'xd_sync_module' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_sync_module.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_sync_module.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized4' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:131]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized4' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized5' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized6' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized7' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized8' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized8' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized9' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'async_fifo_dist_inst' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/async_fifo_dist_inst.vhd:100]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized34' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized34' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized35' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized35' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized19' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized9' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized9' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized19' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_clk_x_pntrs__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff__parameterized0' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff__parameterized1' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff__parameterized2' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synchronizer_ff__parameterized3' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_clk_x_pntrs__parameterized0' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized17' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized17' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized17' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized17' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized19' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized19' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized19' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized19' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized12' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized12' (205#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_dist_inst' (206#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/async_fifo_dist_inst.vhd:100]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized10' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized10' (206#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized11' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized11' (206#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized12' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized12' (206#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized13' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_6_cdc_sync__parameterized13' (206#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'sync_ap_status' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/sync_ap_status.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'sync_ap_status' (207#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/sync_ap_status.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'xd_sync_module' (208#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_sync_module.vhd:159]
INFO: [Synth 8-638] synthesizing module 'xd_input_scalars_module' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_input_scalars_module.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'xd_input_scalars_module' (209#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_input_scalars_module.vhd:113]
INFO: [Synth 8-638] synthesizing module 'xd_output_scalars_module' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_output_scalars_module.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'xd_output_scalars_module' (210#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_output_scalars_module.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_core' (211#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter' (212#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'zed_madd_0_if_0' (213#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/synth/zed_madd_0_if_0.vhd:131]
WARNING: [Synth 8-350] instance 'madd_0_if' of module 'zed_madd_0_if_0' requires 67 connections, but only 61 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4029]
INFO: [Synth 8-638] synthesizing module 'zed_mmult_0_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_0/synth/zed_mmult_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mmult' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:95]
INFO: [Synth 8-638] synthesizing module 'mmult_a_buf_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_a_buf_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_a_buf_0_ram' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_a_buf_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_a_buf_0.v:25]
INFO: [Synth 8-256] done synthesizing module 'mmult_a_buf_0_ram' (214#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_a_buf_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_a_buf_0' (215#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_a_buf_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_fadd_32ns_32ns_32_9_full_dsp' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_fadd_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_ap_fadd_7_full_dsp_32' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/ip/mmult_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/ip/mmult_ap_fadd_7_full_dsp_32.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'mmult_ap_fadd_7_full_dsp_32' (216#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/ip/mmult_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mmult_fadd_32ns_32ns_32_9_full_dsp' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_fadd_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_fmul_32ns_32ns_32_5_max_dsp' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_ap_fmul_3_max_dsp_32' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/ip/mmult_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/ip/mmult_ap_fmul_3_max_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized74' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized74' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized75' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized75' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized76' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized76' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized77' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized77' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized78' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized78' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized79' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized79' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized80' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized80' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized81' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized81' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized82' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized82' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized83' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized83' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized84' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized84' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized85' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized85' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized86' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized86' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized87' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized87' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized88' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized88' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (217#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (218#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized89' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized89' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized90' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized90' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized91' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized91' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized92' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized92' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized93' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized93' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized94' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized94' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized95' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized95' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized96' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized96' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized97' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized97' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized98' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized98' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized99' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized99' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized100' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized100' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized101' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized101' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized102' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized102' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized103' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized103' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized104' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized104' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized105' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized105' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized106' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized106' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized107' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized107' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized108' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized108' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized109' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized109' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized110' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized110' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized111' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized111' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized112' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized112' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized113' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized113' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized114' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized114' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized115' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized115' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized116' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized116' (219#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized117' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized117' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized118' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized118' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized119' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized119' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized120' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized120' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized121' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized121' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized122' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized122' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized123' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized123' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized124' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized124' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized125' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized125' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized126' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized126' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized127' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized127' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized128' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized128' (220#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (221#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (222#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (223#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized129' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized129' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized130' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized130' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized131' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized131' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized132' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized132' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized133' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized270' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized270' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized133' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized134' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized272' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized272' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized134' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized135' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized274' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized274' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized135' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized1' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized2' (224#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'mmult_ap_fmul_3_max_dsp_32' (225#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/ip/mmult_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mmult_fmul_32ns_32ns_32_5_max_dsp' (226#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult_fmul_32ns_32ns_32_5_max_dsp.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10901]
INFO: [Synth 8-256] done synthesizing module 'mmult' (227#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:12]
INFO: [Synth 8-256] done synthesizing module 'zed_mmult_0_0' (228#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_0/synth/zed_mmult_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_mmult_0_if_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/synth/zed_mmult_0_if_0.vhd:123]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_core__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:283]
INFO: [Synth 8-638] synthesizing module 'xd_input_args_module__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_input_args_module.vhd:149]
INFO: [Synth 8-638] synthesizing module 'xd_iarg_s2s_adapter__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'xd_iarg_s2s_adapter__parameterized0' (228#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:115]
INFO: [Synth 8-638] synthesizing module 'xd_iarg_s2s_adapter__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'xd_iarg_s2s_adapter__parameterized1' (228#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'xd_input_args_module__parameterized0' (228#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_input_args_module.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_core__parameterized0' (228#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter__parameterized1' (228#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'zed_mmult_0_if_0' (229#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/synth/zed_mmult_0_if_0.vhd:123]
WARNING: [Synth 8-350] instance 'mmult_0_if' of module 'zed_mmult_0_if_0' requires 59 connections, but only 57 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4107]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_0_3' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/synth/zed_proc_sys_reset_0_3.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (230#1) [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_2_cdc_sync__parameterized0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_2_cdc_sync__parameterized0' (230#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_2_cdc_sync__parameterized1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_2_cdc_sync__parameterized1' (230#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (231#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (232#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (233#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (234#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_0_3' (235#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/synth/zed_proc_sys_reset_0_3.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zed_proc_sys_reset_0_3' requires 10 connections, but only 5 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4165]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_1_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/synth/zed_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_1_0' (236#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/synth/zed_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zed_proc_sys_reset_1_0' requires 10 connections, but only 7 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4171]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_2_1' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/synth/zed_proc_sys_reset_2_1.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_2_1' (237#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/synth/zed_proc_sys_reset_2_1.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zed_proc_sys_reset_2_1' requires 10 connections, but only 5 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4179]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_3_2' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/synth/zed_proc_sys_reset_3_2.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_3_2' (238#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/synth/zed_proc_sys_reset_3_2.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zed_proc_sys_reset_3_2' requires 10 connections, but only 5 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4185]
INFO: [Synth 8-638] synthesizing module 'zed_ps7_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (239#1) [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (240#1) [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (241#1) [C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (242#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (243#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:475]
INFO: [Synth 8-256] done synthesizing module 'zed_ps7_0' (244#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:57]
WARNING: [Synth 8-350] instance 'ps7' of module 'zed_ps7_0' requires 120 connections, but only 108 given [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4191]
INFO: [Synth 8-638] synthesizing module 'zed_xlconcat_0' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xlconcat_0/synth/zed_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (245#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'zed_xlconcat_0' (246#1) [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xlconcat_0/synth/zed_xlconcat_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed' (247#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3236]
INFO: [Synth 8-256] done synthesizing module 'zed_wrapper' (248#1) [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:36 ; elapsed = 00:19:53 . Memory (MB): peak = 998.895 ; gain = 826.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:41 ; elapsed = 00:19:59 . Memory (MB): peak = 998.895 ; gain = 826.520
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/madd_0/inst/madd_fadd_32ns_32ns_32_9_full_dsp_U0/madd_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U0/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zed_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zed_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0.xdc] for cell 'zed_i/dm_0/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0.xdc] for cell 'zed_i/dm_0/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0.xdc] for cell 'zed_i/dm_1/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0.xdc] for cell 'zed_i/dm_1/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0.xdc] for cell 'zed_i/dm_2/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0.xdc] for cell 'zed_i/dm_2/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/zed_dm_3_0.xdc] for cell 'zed_i/dm_3/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/zed_dm_3_0.xdc] for cell 'zed_i/dm_3/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc.xdc] for cell 'zed_i/madd_0_if/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc.xdc] for cell 'zed_i/madd_0_if/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc.xdc] for cell 'zed_i/mmult_0_if/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc.xdc] for cell 'zed_i/mmult_0_if/U0'
Parsing XDC File [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zed_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zed_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0_clocks.xdc] for cell 'zed_i/dm_0/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0_clocks.xdc] for cell 'zed_i/dm_0/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0_clocks.xdc] for cell 'zed_i/dm_1/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0_clocks.xdc] for cell 'zed_i/dm_1/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0_clocks.xdc] for cell 'zed_i/dm_2/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0_clocks.xdc] for cell 'zed_i/dm_2/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/zed_dm_3_0_clocks.xdc] for cell 'zed_i/dm_3/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/zed_dm_3_0_clocks.xdc] for cell 'zed_i/dm_3/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc_clocks.xdc] for cell 'zed_i/madd_0_if/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc_clocks.xdc] for cell 'zed_i/madd_0_if/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zed_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zed_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc_clocks.xdc] for cell 'zed_i/mmult_0_if/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc_clocks.xdc] for cell 'zed_i/mmult_0_if/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zed_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zed_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 231 instances were transformed.
  FDE => FDRE: 131 instances
  FDR => FDRE: 96 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1759.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:21:35 ; elapsed = 00:21:50 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:21:35 ; elapsed = 00:21:50 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zed_i/ps7/inst. (constraint file  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for zed_i/dm_0/U0. (constraint file  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 162).
Applied set_property DONT_TOUCH = true for zed_i/dm_1/U0. (constraint file  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 170).
Applied set_property DONT_TOUCH = true for zed_i/dm_2/U0. (constraint file  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property DONT_TOUCH = true for zed_i/dm_3/U0. (constraint file  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 186).
Applied set_property DONT_TOUCH = true for zed_i/madd_0_if/U0. (constraint file  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 198).
Applied set_property DONT_TOUCH = true for zed_i/mmult_0_if/U0. (constraint file  C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 206).
Applied set_property DONT_TOUCH = true for zed_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/acp_axcache_0xF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/dm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/dm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/dm_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/dm_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/madd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/madd_0_if. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/mmult_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/mmult_0_if. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/xlconcat. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:21:36 ; elapsed = 00:21:50 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:35659]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:36399]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:36399]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:36399]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:36399]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:35659]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1714]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_tlast_enables" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1309]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:734]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_tlast_enables" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-5587] ROM size for "var_ms_strb_index" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sig_dbc_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_82_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'wr_addr_rdy_reg' into 'wr_data_rdy_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:440]
INFO: [Synth 8-4471] merging register 'ap_rst_reg' into 'ap_rst_fb_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/axi_lite_adapter.vhd:648]
INFO: [Synth 8-5544] ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/srl_fifo_32_wt.vhd:144]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/srl_fifo_32_wt.vhd:144]
INFO: [Synth 8-5546] ROM "empty_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "din_rdy_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_start_one_shot_reg' into 'ap_start_i_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_sync_module.vhd:882]
INFO: [Synth 8-4471] merging register 'set_ap_start_r_reg' into 'ap_start_i_reg' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/hdl/src/vhdl/xd_sync_module.vhd:1038]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xd_sync_module'
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_s_reg_1905_pp2_it2_reg[0:0]' into 'tmp_s_reg_1905_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10938]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_s_reg_1905_pp2_it3_reg[0:0]' into 'tmp_s_reg_1905_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10939]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_s_reg_1905_pp2_it4_reg[0:0]' into 'tmp_s_reg_1905_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10940]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_s_reg_1905_pp2_it5_reg[0:0]' into 'tmp_s_reg_1905_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10941]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_s_reg_1905_pp2_it6_reg[0:0]' into 'tmp_s_reg_1905_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10942]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_s_reg_1905_pp2_it7_reg[0:0]' into 'tmp_s_reg_1905_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10943]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_s_reg_1905_pp2_it8_reg[0:0]' into 'tmp_s_reg_1905_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10944]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_s_reg_1905_pp2_it9_reg[0:0]' into 'tmp_s_reg_1905_reg[0:0]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:10905]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it2_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11379]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it3_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11380]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it4_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11381]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it5_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11382]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it6_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11383]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it7_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11384]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it8_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11385]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it9_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11386]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it10_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11387]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it11_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11388]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it12_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11389]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it13_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11390]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it14_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11391]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it15_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11392]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it16_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11393]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it17_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11394]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it18_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11395]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it19_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11396]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it20_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11397]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it21_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11398]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it22_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11399]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it23_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11400]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it24_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11401]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it25_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11402]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it26_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11403]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it27_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11404]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it28_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11405]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it29_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11406]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it30_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11407]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it31_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11408]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it32_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11409]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it33_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11410]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it34_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11411]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it35_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11412]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it36_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11413]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it37_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11414]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it38_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11415]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it39_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11416]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it40_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11417]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it41_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11418]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it42_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11419]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it43_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11420]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it44_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11421]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it45_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11422]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it46_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11423]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it47_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11424]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it48_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11425]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it49_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11426]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it50_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11427]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it51_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11428]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it52_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11429]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it53_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11430]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it54_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11431]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it55_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11432]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it56_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11433]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it57_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11434]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it58_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11435]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it59_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11436]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it60_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11437]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it61_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11438]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it62_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11439]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it63_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11440]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it64_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11441]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it65_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11442]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it66_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11443]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it67_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11444]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it68_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11445]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it69_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11446]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it70_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11447]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it71_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11448]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it72_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11449]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it73_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11450]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it74_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11451]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_4_reg_1934_pp2_it75_reg[63:6]' into 'tmp_4_reg_1934_reg[63:6]' [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:11452]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it225_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8112]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it224_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8111]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it223_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8110]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it222_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8109]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it221_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8108]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it220_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it219_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8105]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it218_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8104]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it217_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8103]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it216_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8102]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it215_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8101]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it214_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8100]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it213_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8099]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it212_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8098]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it211_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8097]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it210_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8096]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it209_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8094]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it208_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8093]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it207_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8092]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it206_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8091]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it205_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8090]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it204_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8089]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it203_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8088]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it202_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8087]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it201_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8086]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it200_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8085]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it199_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8083]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it198_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8082]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it197_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8081]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it196_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8080]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it195_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8079]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it194_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8078]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it193_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8077]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it192_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8076]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it191_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8075]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it190_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8074]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it189_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8072]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it188_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8071]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it187_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8070]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it186_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8069]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it185_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8068]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it184_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8067]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it183_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8066]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it182_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8065]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it181_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8064]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it180_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8063]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it179_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8061]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it178_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8060]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it177_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8059]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it176_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8058]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it175_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8057]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it174_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8056]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it173_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8055]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it172_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8054]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it171_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8053]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it170_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8052]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it169_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8050]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it168_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8049]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it167_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8048]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it166_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8047]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it165_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8046]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it164_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8045]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it163_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8044]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it162_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8043]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it161_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8042]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it160_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8041]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it159_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8039]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it158_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8038]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it157_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8037]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it156_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8036]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it155_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8035]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it154_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8034]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it153_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8033]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it152_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8032]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it151_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8031]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it150_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8030]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it149_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8028]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it148_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8027]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it147_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8026]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it146_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8025]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it145_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8024]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it144_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8023]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it143_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8022]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it142_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8021]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it141_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8020]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it140_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8019]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it139_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8017]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it138_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8016]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it137_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8015]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it136_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8014]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it135_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8013]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it134_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8012]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it133_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8011]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it132_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8010]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it131_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8009]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it130_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8008]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it129_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8006]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_14_cast_reg_1997_pp2_it128_reg' and it is trimmed from '7' to '6' bits. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/mmult_v1_0/hdl/verilog/mmult.v:8005]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1692_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_1710_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1615_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1529_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_start |                              001 |                              010
               wait_done |                              010 |                              011
        apply_input_mask |                              011 |                              001
                  iSTATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xd_sync_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:22:23 ; elapsed = 00:22:42 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmult__GB0    |           1|     34577|
|2     |mmult__GB1    |           1|      9231|
|3     |mmult__GB2    |           1|     12570|
|4     |mmult__GB3    |           1|     16964|
|5     |mmult__GB4    |           1|     25911|
|6     |zed__GCB0     |           1|     25806|
|7     |zed__GCB1     |           1|     20228|
|8     |zed__GCB2     |           1|     13404|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:22:28 ; elapsed = 00:22:47 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-5587] ROM size for "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/I_MSSAI_DETECTION/var_ms_strb_index" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:22:54 ; elapsed = 00:23:27 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:22:54 ; elapsed = 00:23:27 . Memory (MB): peak = 1759.125 ; gain = 1586.750

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmult__GB0    |           1|     36307|
|2     |mmult__GB1    |           1|      9842|
|3     |mmult__GB2    |           1|     13350|
|4     |mmult__GB3    |           1|     18004|
|5     |mmult__GB4    |           1|     25910|
|6     |zed__GCB0     |           1|     26451|
|7     |zed__GCB1     |           1|     21088|
|8     |zed__GCB2     |           1|     13907|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zed_i/mmult_0/insti_4_1/\ap_reg_ppstg_tmp_11_reg_1973_pp2_it189_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zed_i/mmult_0/insti_4_1/\ap_reg_ppstg_tmp_8_reg_1910_pp2_it180_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zed_i/mmult_0/insti_4_1/\ap_reg_ppstg_tmp_11_reg_1973_pp2_it207_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zed_i/mmult_0/insti_4_1/\ap_reg_ppstg_tmp_8_reg_1910_pp2_it198_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it135_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it126_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it153_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it144_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it171_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it162_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it225_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it216_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it81_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it72_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it99_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it90_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it117_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it108_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_fadd_32ns_32ns_32_9_full_dsp_U0/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it27_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it18_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it45_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it36_reg[0] )
INFO: [Synth 8-3886] merging instance '\tmp_s_reg_1905_reg[1] ' (FDE) to '\tmp_8_reg_1910_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_s_reg_1905_reg[2] ' (FDE) to '\tmp_8_reg_1910_reg[2] '
INFO: [Synth 8-3886] merging instance '\tmp_s_reg_1905_reg[3] ' (FDE) to '\tmp_8_reg_1910_reg[3] '
INFO: [Synth 8-3886] merging instance '\tmp_s_reg_1905_reg[4] ' (FDE) to '\tmp_8_reg_1910_reg[4] '
INFO: [Synth 8-3886] merging instance '\tmp_s_reg_1905_reg[5] ' (FDE) to '\tmp_8_reg_1910_reg[5] '
INFO: [Synth 8-3886] merging instance '\tmp_s_reg_1905_reg[6] ' (FDE) to '\tmp_8_reg_1910_reg[6] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_11_reg_1973_pp2_it63_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_8_reg_1910_pp2_it54_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:23:39 ; elapsed = 00:24:15 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:23:39 ; elapsed = 00:24:15 . Memory (MB): peak = 1759.125 ; gain = 1586.750

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmult__GB0    |           1|     30401|
|2     |mmult__GB1    |           1|      7740|
|3     |mmult__GB2    |           1|     10564|
|4     |mmult__GB3    |           1|     14309|
|5     |mmult__GB4    |           1|      2304|
|6     |zed__GCB0     |           1|     23166|
|7     |zed__GCB1     |           1|     17126|
|8     |zed__GCB2     |           1|     11325|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:23:59 ; elapsed = 00:24:35 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:24:24 ; elapsed = 00:25:00 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmult__GB0    |           1|     30401|
|2     |mmult__GB1    |           1|      7740|
|3     |mmult__GB2    |           1|     10564|
|4     |mmult__GB3    |           1|     14309|
|5     |mmult__GB4    |           1|      2304|
|6     |zed__GCB0     |           1|     23166|
|7     |zed__GCB1     |           1|     17136|
|8     |zed__GCB2     |           1|     11325|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[2] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[1] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[0] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[2] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[1] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[0] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_okay_reg_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_okay_reg_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[67] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[65] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[64] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[29] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[28] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[27] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[15] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[11] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[10] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[9] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[8] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[7] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[6] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[5] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_dsa_reg_reg[2] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_dsa_reg_reg[1] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_dsa_reg_reg[0] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_interr_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_slverr_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dly_irq_reg ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ) is unused and will be removed from module axi_dma__2.
INFO: [Synth 8-3332] Sequential element (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24] ) is unused and will be removed from module axi_dma__2.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ) is unused and will be removed from module fifo_generator_v13_0_1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ) is unused and will be removed from module fifo_generator_v13_0_1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg ) is unused and will be removed from module fifo_generator_v13_0_1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ) is unused and will be removed from module fifo_generator_v13_0_1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ) is unused and will be removed from module fifo_generator_v13_0_1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg ) is unused and will be removed from module fifo_generator_v13_0_1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v13_0_1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ) is unused and will be removed from module fifo_generator_v13_0_1__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ) is unused and will be removed from module fifo_generator_v13_0_1__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg ) is unused and will be removed from module fifo_generator_v13_0_1__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ) is unused and will be removed from module fifo_generator_v13_0_1__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ) is unused and will be removed from module fifo_generator_v13_0_1__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:25:15 ; elapsed = 00:26:02 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:25:15 ; elapsed = 00:26:02 . Memory (MB): peak = 1759.125 ; gain = 1586.750

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:25:15 ; elapsed = 00:26:02 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:25:21 ; elapsed = 00:26:07 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:25:22 ; elapsed = 00:26:08 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized7' to reference 'reset_blk_ramfifo__parameterized25' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized12' to reference 'reset_blk_ramfifo__parameterized34' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized11' to reference 'reset_blk_ramfifo__parameterized32' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized10' to reference 'reset_blk_ramfifo__parameterized30' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized10_64' to reference 'reset_blk_ramfifo__parameterized30_66' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized12_119' to reference 'reset_blk_ramfifo__parameterized34_121' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized11_146' to reference 'reset_blk_ramfifo__parameterized32_148' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized10_179' to reference 'reset_blk_ramfifo__parameterized30_181' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized10_212' to reference 'reset_blk_ramfifo__parameterized30_214' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized8' to reference 'reset_blk_ramfifo' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized9' to reference 'reset_blk_ramfifo__parameterized28' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized7_303' to reference 'reset_blk_ramfifo__parameterized25_305' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized7_427' to reference 'reset_blk_ramfifo__parameterized25_429' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:25:38 ; elapsed = 00:26:25 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:25:39 ; elapsed = 00:26:25 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:25:41 ; elapsed = 00:26:28 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:25:42 ; elapsed = 00:26:28 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     4|
|3     |CARRY4     |   291|
|4     |DSP48E1    |    33|
|5     |DSP48E1_1  |    33|
|6     |DSP48E1_2  |    32|
|7     |DSP48E1_3  |    32|
|8     |DSP48E1_4  |    32|
|9     |LUT1       |   922|
|10    |LUT2       |  2666|
|11    |LUT3       |  5014|
|12    |LUT4       |  3608|
|13    |LUT5       |  4251|
|14    |LUT6       |  5205|
|15    |MUXCY      |  2746|
|16    |MUXF7      |   179|
|17    |PS7        |     1|
|18    |RAM32M     |    74|
|19    |RAM32X1D   |     1|
|20    |RAMB18E1   |     4|
|21    |RAMB18E1_1 |     2|
|22    |RAMB36E1   |    32|
|23    |RAMB36E1_1 |     4|
|24    |RAMB36E1_2 |     6|
|25    |RAMB36E1_3 |     6|
|26    |SRL16      |     4|
|27    |SRL16E     |   942|
|28    |SRLC32E    |   649|
|29    |XORCY      |   849|
|30    |FDCE       |  1932|
|31    |FDE        |   131|
|32    |FDPE       |   580|
|33    |FDR        |    64|
|34    |FDRE       | 28909|
|35    |FDSE       |   192|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:25:42 ; elapsed = 00:26:28 . Memory (MB): peak = 1759.125 ; gain = 1586.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 306 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:13 ; elapsed = 00:24:34 . Memory (MB): peak = 1759.125 ; gain = 678.047
Synthesis Optimization Complete : Time (s): cpu = 00:25:42 ; elapsed = 00:26:29 . Memory (MB): peak = 1759.125 ; gain = 1586.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1160 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 816 instances
  FDE => FDRE: 131 instances
  FDR => FDRE: 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 74 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 4 instances
  SRLC32E => SRL16E: 70 instances

INFO: [Common 17-83] Releasing license: Synthesis
3401 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:26:03 ; elapsed = 00:26:47 . Memory (MB): peak = 1759.125 ; gain = 1438.277
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1759.125 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1759.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 02 07:05:38 2016...

*** Running vivado
    with args -log zed_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source zed_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412968 on Wed Nov 18 10:19:19 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zed_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1398 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0.xdc] for cell 'zed_i/dm_0/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0.xdc] for cell 'zed_i/dm_0/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0.xdc] for cell 'zed_i/dm_1/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0.xdc] for cell 'zed_i/dm_1/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0.xdc] for cell 'zed_i/dm_2/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0.xdc] for cell 'zed_i/dm_2/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/zed_dm_3_0.xdc] for cell 'zed_i/dm_3/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/zed_dm_3_0.xdc] for cell 'zed_i/dm_3/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc.xdc] for cell 'zed_i/madd_0_if/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc.xdc] for cell 'zed_i/madd_0_if/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc.xdc] for cell 'zed_i/mmult_0_if/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc.xdc] for cell 'zed_i/mmult_0_if/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0_clocks.xdc] for cell 'zed_i/dm_0/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0_clocks.xdc] for cell 'zed_i/dm_0/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0_clocks.xdc] for cell 'zed_i/dm_1/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0_clocks.xdc] for cell 'zed_i/dm_1/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0_clocks.xdc] for cell 'zed_i/dm_2/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0_clocks.xdc] for cell 'zed_i/dm_2/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/zed_dm_3_0_clocks.xdc] for cell 'zed_i/dm_3/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_dm_3_0/zed_dm_3_0_clocks.xdc] for cell 'zed_i/dm_3/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc_clocks.xdc] for cell 'zed_i/madd_0_if/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc_clocks.xdc:55]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.199 ; gain = 562.023
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_madd_0_if_0/zed_madd_0_if_0_xdc_clocks.xdc] for cell 'zed_i/madd_0_if/U0'
Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc_clocks.xdc] for cell 'zed_i/mmult_0_if/U0'
Finished Parsing XDC File [c:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_0_if_0/zed_mmult_0_if_0_xdc_clocks.xdc] for cell 'zed_i/mmult_0_if/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 74 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.199 ; gain = 1101.039
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 1289.199 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 17f9a6411

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 41 inverter(s) to 591 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 135e54a02

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1289.199 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 327 cells.
Phase 2 Constant Propagation | Checksum: 1614dcad1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1289.199 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: zed_i/madd_0/inst/madd_fadd_32ns_32ns_32_9_full_dsp_U0/madd_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U0/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 19508 unconnected nets.
INFO: [Opt 31-11] Eliminated 2517 unconnected cells.
Phase 3 Sweep | Checksum: 1bd92b1a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1289.199 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1289.199 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bd92b1a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1289.199 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 108
Ending PowerOpt Patch Enables Task | Checksum: 1f5d59521

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1654.707 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f5d59521

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 1654.707 ; gain = 365.508
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1654.707 ; gain = 365.508
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1654.707 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1654.707 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/impl_1/zed_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 254 Warnings, 33 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1654.707 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1654.707 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: ff8af73a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 187922f03

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 2e017b17d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 2434f83aa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 2434f83aa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 2434f83aa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 2434f83aa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2434f83aa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15f1b3c82

Time (s): cpu = 00:01:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15f1b3c82

Time (s): cpu = 00:01:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 251962956

Time (s): cpu = 00:02:02 ; elapsed = 00:01:31 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2bbccfd7b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:31 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2bbccfd7b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:31 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 235f2f771

Time (s): cpu = 00:02:08 ; elapsed = 00:01:35 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 289a82380

Time (s): cpu = 00:02:09 ; elapsed = 00:01:35 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 221aee9ba

Time (s): cpu = 00:02:22 ; elapsed = 00:01:49 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 221aee9ba

Time (s): cpu = 00:02:23 ; elapsed = 00:01:49 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 221aee9ba

Time (s): cpu = 00:02:23 ; elapsed = 00:01:49 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 221aee9ba

Time (s): cpu = 00:02:24 ; elapsed = 00:01:50 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 221aee9ba

Time (s): cpu = 00:02:24 ; elapsed = 00:01:50 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2866042c2

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2866042c2

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 212e2a2cd

Time (s): cpu = 00:02:40 ; elapsed = 00:02:00 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 212e2a2cd

Time (s): cpu = 00:02:40 ; elapsed = 00:02:00 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes

Phase 4.1.3.1.1.1 removeInstsFromShapes
Phase 4.1.3.1.1.1 removeInstsFromShapes | Checksum: 21b32608e

Time (s): cpu = 00:02:41 ; elapsed = 00:02:01 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 21b32608e

Time (s): cpu = 00:02:41 ; elapsed = 00:02:01 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 17b750525

Time (s): cpu = 00:02:42 ; elapsed = 00:02:02 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 17b750525

Time (s): cpu = 00:02:42 ; elapsed = 00:02:02 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 17b750525

Time (s): cpu = 00:02:42 ; elapsed = 00:02:02 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1754084ed

Time (s): cpu = 00:02:46 ; elapsed = 00:02:06 . Memory (MB): peak = 1654.707 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.545. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1754084ed

Time (s): cpu = 00:02:47 ; elapsed = 00:02:07 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 1754084ed

Time (s): cpu = 00:02:47 ; elapsed = 00:02:07 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1754084ed

Time (s): cpu = 00:02:47 ; elapsed = 00:02:07 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1754084ed

Time (s): cpu = 00:02:48 ; elapsed = 00:02:08 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1754084ed

Time (s): cpu = 00:02:48 ; elapsed = 00:02:08 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1754084ed

Time (s): cpu = 00:02:48 ; elapsed = 00:02:08 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1754084ed

Time (s): cpu = 00:02:49 ; elapsed = 00:02:09 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 20e063a3a

Time (s): cpu = 00:02:49 ; elapsed = 00:02:09 . Memory (MB): peak = 1654.707 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20e063a3a

Time (s): cpu = 00:02:49 ; elapsed = 00:02:09 . Memory (MB): peak = 1654.707 ; gain = 0.000
Ending Placer Task | Checksum: 168fd4468

Time (s): cpu = 00:02:49 ; elapsed = 00:02:09 . Memory (MB): peak = 1654.707 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:56 ; elapsed = 00:02:14 . Memory (MB): peak = 1654.707 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.707 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 1654.707 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1654.707 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 1654.707 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1654.707 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8be5cd08 ConstDB: 0 ShapeSum: dd177760 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 165d90e35

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 165d90e35

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1654.707 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 165d90e35

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1654.707 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e581ebe8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1654.707 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.521  | TNS=0.000  | WHS=-0.344 | THS=-840.873|

Phase 2 Router Initialization | Checksum: 25b05083d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a9d3129c

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3662
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 271a66866

Time (s): cpu = 00:02:09 ; elapsed = 00:01:22 . Memory (MB): peak = 1718.230 ; gain = 63.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.145  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f54c225c

Time (s): cpu = 00:02:10 ; elapsed = 00:01:23 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15188033e

Time (s): cpu = 00:02:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1718.230 ; gain = 63.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.161  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16ac4fa0f

Time (s): cpu = 00:02:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1718.230 ; gain = 63.523
Phase 4 Rip-up And Reroute | Checksum: 16ac4fa0f

Time (s): cpu = 00:02:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1198db54e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:26 . Memory (MB): peak = 1718.230 ; gain = 63.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.327  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1198db54e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:26 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1198db54e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:26 . Memory (MB): peak = 1718.230 ; gain = 63.523
Phase 5 Delay and Skew Optimization | Checksum: 1198db54e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:26 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1475b0fe6

Time (s): cpu = 00:02:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1718.230 ; gain = 63.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.327  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: df1e6440

Time (s): cpu = 00:02:19 ; elapsed = 00:01:29 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.5863 %
  Global Horizontal Routing Utilization  = 15.2311 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f6583de8

Time (s): cpu = 00:02:19 ; elapsed = 00:01:29 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f6583de8

Time (s): cpu = 00:02:19 ; elapsed = 00:01:29 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 93ff9a93

Time (s): cpu = 00:02:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1718.230 ; gain = 63.523

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.327  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 93ff9a93

Time (s): cpu = 00:02:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1718.230 ; gain = 63.523
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1718.230 ; gain = 63.523

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1718.230 ; gain = 63.523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 1718.230 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 1718.230 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zed.runs/impl_1/zed_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1718.230 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1718.230 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1718.230 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/madd_0/inst/madd_fadd_32ns_32ns_32_9_full_dsp_U0/madd_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/madd_0/inst/madd_fadd_32ns_32ns_32_9_full_dsp_U0/madd_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/madd_0/inst/madd_fadd_32ns_32ns_32_9_full_dsp_U0/madd_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/madd_0/inst/madd_fadd_32ns_32ns_32_9_full_dsp_U0/madd_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U0/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U0/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U0/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U0/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U32/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U32/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U32/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U32/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U34/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U34/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U34/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U34/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U36/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U36/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U36/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U36/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U37/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U37/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U37/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U37/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U38/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U38/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U38/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U38/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U39/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U39/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U39/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U39/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U40/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U40/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U40/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U40/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U41/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U41/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U41/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U41/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U42/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U42/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U42/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U42/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U43/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U43/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U43/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U43/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U44/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U44/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U44/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U44/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U45/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U45/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U45/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U45/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U46/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U46/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U46/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U46/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U47/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U47/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U47/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U47/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U48/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input zed_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_5_max_dsp_U48/mmult_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 643 Warnings, 200 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zed_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 2063.703 ; gain = 345.473
INFO: [Common 17-206] Exiting Vivado at Sat Jan 02 07:13:36 2016...
