Analysis & Synthesis report for processor
Fri Jun 13 11:03:37 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component|altsyncram_9dj1:auto_generated
 16. Source assignments for processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated
 17. Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|BTB:Target_Table
 18. Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|mux_4x1:PC_mux
 19. Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|register:PC_register
 20. Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|register:fetch_buffer
 22. Parameter Settings for User Entity Instance: processor:CPU|decoder:Instr_Decode|mux_8x1:Immediate_value_selection
 23. Parameter Settings for User Entity Instance: processor:CPU|register:ID_Decoder_package_buffer
 24. Parameter Settings for User Entity Instance: processor:CPU|register:ID_Regfile_data_buffer
 25. Parameter Settings for User Entity Instance: processor:CPU|arbitrator:Arbitrating|mux_4x1:RS1_Select
 26. Parameter Settings for User Entity Instance: processor:CPU|arbitrator:Arbitrating|mux_4x1:RS2_Select
 27. Parameter Settings for User Entity Instance: processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_A_Select
 28. Parameter Settings for User Entity Instance: processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_B_Select
 29. Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_rev_in
 30. Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_1
 31. Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_2
 32. Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_4
 33. Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_8
 34. Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_16
 35. Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_4x1:mux_out
 36. Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|mux_8x1:ALU_out
 37. Parameter Settings for User Entity Instance: processor:CPU|register:EX_ALU_data_buffer
 38. Parameter Settings for User Entity Instance: processor:CPU|register:EX_LSU_control_buffer
 39. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_2x1:mask_1
 40. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_2x1:mask_2
 41. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_2x1:mask_3
 42. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:I_SWITCH
 44. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:I_GPI
 45. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_4x1:Input_peripheral_select
 46. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:O_PORTA
 47. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:O_PORTB
 48. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:O_PORTC
 49. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:O_PORTD
 50. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_8x1:Output_peripheral_select
 51. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_8x1:Read_data_selection
 52. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_4x1:rdata_byte_1_sel
 53. Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_4x1:rdata_byte_2_3_sel
 54. Parameter Settings for User Entity Instance: processor:CPU|register:MEM_ALU_data_buffer
 55. Parameter Settings for User Entity Instance: processor:CPU|mux_2x1:WB_mux
 56. Parameter Settings for User Entity Instance: mux_2x1:Display_sleect
 57. Parameter Settings for User Entity Instance: mux_4x1:GPO_select
 58. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5
 59. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4
 60. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod4
 61. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3
 62. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod3
 63. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2
 64. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod2
 65. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1
 66. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod1
 67. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0
 68. Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod0
 69. altsyncram Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "processor:CPU|register:MEM_ALU_data_buffer"
 71. Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_4x1:rdata_byte_2_3_sel"
 72. Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_4x1:rdata_byte_1_sel"
 73. Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_8x1:Read_data_selection"
 74. Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_8x1:Output_peripheral_select"
 75. Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_4x1:Input_peripheral_select"
 76. Port Connectivity Checks: "processor:CPU|lsu:LSU|register:I_GPI"
 77. Port Connectivity Checks: "processor:CPU|lsu:LSU|register:I_SWITCH"
 78. Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_2x1:mask_3"
 79. Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_2x1:mask_2"
 80. Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_2x1:mask_1"
 81. Port Connectivity Checks: "processor:CPU|lsu:LSU"
 82. Port Connectivity Checks: "processor:CPU|alu:ALU|mux_8x1:ALU_out"
 83. Port Connectivity Checks: "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_4x1:mux_out"
 84. Port Connectivity Checks: "processor:CPU|alu:ALU|comparator_32bit:ALU_comparator"
 85. Port Connectivity Checks: "processor:CPU|alu:ALU|adder_32bit:ALU_Adder"
 86. Port Connectivity Checks: "processor:CPU|alu:ALU|adder_32bit:PC_plus4_Adder"
 87. Port Connectivity Checks: "processor:CPU|alu:ALU"
 88. Port Connectivity Checks: "processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_B_Select"
 89. Port Connectivity Checks: "processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_A_Select"
 90. Port Connectivity Checks: "processor:CPU|arbitrator:Arbitrating|mux_4x1:RS2_Select"
 91. Port Connectivity Checks: "processor:CPU|arbitrator:Arbitrating|mux_4x1:RS1_Select"
 92. Port Connectivity Checks: "processor:CPU|decoder:Instr_Decode|mux_8x1:Immediate_value_selection"
 93. Port Connectivity Checks: "processor:CPU|decoder:Instr_Decode|encoder_16to4:Encoding_instr_type"
 94. Port Connectivity Checks: "processor:CPU|decoder:Instr_Decode|encoder_64to6:Encoding_instr_op"
 95. Port Connectivity Checks: "processor:CPU|decoder:Instr_Decode"
 96. Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache"
 97. Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|adder_32bit:PC_plus4_Adder"
 98. Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|dynamic_predictor:predictor"
 99. Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|BTB:Target_Table"
100. Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:initialization_bit2"
101. Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:initialization_bit1"
102. Port Connectivity Checks: "processor:CPU"
103. Post-Synthesis Netlist Statistics for Top Partition
104. Elapsed Time Per Partition
105. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 13 11:03:37 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; processor                                      ;
; Top-level Entity Name           ; processor_wrapper                              ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1562                                           ;
; Total pins                      ; 103                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 8,192                                          ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; processor_wrapper  ; processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../00_src/fetch_unit.sv                        ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv                             ;         ;
; ../00_src/datapath_components/bcdtohex.sv      ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/bcdtohex.sv           ;         ;
; ../00_src/datapath_components/shifter_32bit.sv ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv      ;         ;
; ../00_src/datapath_components/register.sv      ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/register.sv           ;         ;
; ../00_src/datapath_components/mux.sv           ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/mux.sv                ;         ;
; ../00_src/datapath_components/encoder.sv       ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/encoder.sv            ;         ;
; ../00_src/datapath_components/comparators.sv   ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/comparators.sv        ;         ;
; ../00_src/datapath_components/adder_32bit.sv   ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/adder_32bit.sv        ;         ;
; ../00_src/include/pipeline_pkg.sv              ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/include/pipeline_pkg.sv                   ;         ;
; ../00_src/regfile.sv                           ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv                                ;         ;
; ../00_src/processor.sv                         ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv                              ;         ;
; ../00_src/lsu.sv                               ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/lsu.sv                                    ;         ;
; ../00_src/hazard_detection.sv                  ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/hazard_detection.sv                       ;         ;
; ../00_src/forwarding_unit.sv                   ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/forwarding_unit.sv                        ;         ;
; ../00_src/decoder.sv                           ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/decoder.sv                                ;         ;
; ../00_src/br_prediction_unit.sv                ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv                     ;         ;
; ../00_src/arbitrator.sv                        ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv                             ;         ;
; ../00_src/alu.sv                               ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/alu.sv                                    ;         ;
; processor_wrapper.sv                           ; yes             ; User SystemVerilog HDL File            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv                  ;         ;
; instruction_cache.v                            ; yes             ; User Wizard-Generated File             ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/instruction_cache.v                   ;         ;
; RAM_1port.v                                    ; yes             ; User Wizard-Generated File             ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/RAM_1port.v                           ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                                 ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                     ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                     ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_9dj1.tdf                         ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/altsyncram_9dj1.tdf                ;         ;
; program/main.mif                               ; yes             ; Auto-Found Memory Initialization File  ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/program/main.mif                      ;         ;
; db/altsyncram_63l1.tdf                         ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/altsyncram_63l1.tdf                ;         ;
; db/decode_dla.tdf                              ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/decode_dla.tdf                     ;         ;
; db/mux_ahb.tdf                                 ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/mux_ahb.tdf                        ;         ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                           ; d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_eho.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_eho.tdf                 ;         ;
; db/abs_divider_kbg.tdf                         ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_kbg.tdf                ;         ;
; db/alt_u_div_ove.tdf                           ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_ove.tdf                  ;         ;
; db/lpm_abs_kn9.tdf                             ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_kn9.tdf                    ;         ;
; db/lpm_abs_4p9.tdf                             ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_4p9.tdf                    ;         ;
; db/lpm_divide_bpo.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_bpo.tdf                 ;         ;
; db/lpm_divide_epo.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_epo.tdf                 ;         ;
; db/abs_divider_nbg.tdf                         ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_nbg.tdf                ;         ;
; db/alt_u_div_uve.tdf                           ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_uve.tdf                  ;         ;
; db/lpm_abs_nn9.tdf                             ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_nn9.tdf                    ;         ;
; db/lpm_divide_oqo.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_oqo.tdf                 ;         ;
; db/abs_divider_1dg.tdf                         ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_1dg.tdf                ;         ;
; db/alt_u_div_i2f.tdf                           ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_i2f.tdf                  ;         ;
; db/lpm_abs_1p9.tdf                             ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_1p9.tdf                    ;         ;
; db/lpm_divide_sqo.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_sqo.tdf                 ;         ;
; db/abs_divider_5dg.tdf                         ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_5dg.tdf                ;         ;
; db/alt_u_div_q2f.tdf                           ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_q2f.tdf                  ;         ;
; db/lpm_abs_5p9.tdf                             ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_5p9.tdf                    ;         ;
; db/lpm_divide_vqo.tdf                          ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_vqo.tdf                 ;         ;
; db/abs_divider_8dg.tdf                         ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_8dg.tdf                ;         ;
; db/alt_u_div_03f.tdf                           ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_03f.tdf                  ;         ;
; db/lpm_abs_8p9.tdf                             ; yes             ; Auto-Generated Megafunction            ; I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_8p9.tdf                    ;         ;
+------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5187           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 8507           ;
;     -- 7 input functions                    ; 63             ;
;     -- 6 input functions                    ; 1480           ;
;     -- 5 input functions                    ; 281            ;
;     -- 4 input functions                    ; 2136           ;
;     -- <=3 input functions                  ; 4547           ;
; Memory ALUT usage                           ; 256            ;
;     -- 64-address deep                      ; 0              ;
;     -- 32-address deep                      ; 256            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1562           ;
;                                             ;                ;
; I/O pins                                    ; 103            ;
; Total MLAB memory bits                      ; 8192           ;
; Total block memory bits                     ; 8192           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1850           ;
; Total fan-out                               ; 40920          ;
; Average fan-out                             ; 3.87           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name          ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |processor_wrapper                                 ; 8507 (0)            ; 1562 (0)                  ; 8192              ; 0          ; 103  ; 0            ; |processor_wrapper                                                                                                                                  ; processor_wrapper    ; work         ;
;    |bin32_to_bcd_display:display_to_HEX|           ; 6183 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX                                                                                              ; bin32_to_bcd_display ; work         ;
;       |bcdtohex:u0|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|bcdtohex:u0                                                                                  ; bcdtohex             ; work         ;
;       |bcdtohex:u1|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|bcdtohex:u1                                                                                  ; bcdtohex             ; work         ;
;       |bcdtohex:u2|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|bcdtohex:u2                                                                                  ; bcdtohex             ; work         ;
;       |bcdtohex:u3|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|bcdtohex:u3                                                                                  ; bcdtohex             ; work         ;
;       |bcdtohex:u4|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|bcdtohex:u4                                                                                  ; bcdtohex             ; work         ;
;       |bcdtohex:u5|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|bcdtohex:u5                                                                                  ; bcdtohex             ; work         ;
;       |lpm_divide:Div0|                            ; 763 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_vqo:auto_generated|           ; 763 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0|lpm_divide_vqo:auto_generated                                                ; lpm_divide_vqo       ; work         ;
;             |abs_divider_8dg:divider|              ; 763 (19)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0|lpm_divide_vqo:auto_generated|abs_divider_8dg:divider                        ; abs_divider_8dg      ; work         ;
;                |alt_u_div_03f:divider|             ; 712 (712)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0|lpm_divide_vqo:auto_generated|abs_divider_8dg:divider|alt_u_div_03f:divider  ; alt_u_div_03f        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0|lpm_divide_vqo:auto_generated|abs_divider_8dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Div1|                            ; 778 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_sqo:auto_generated|           ; 778 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1|lpm_divide_sqo:auto_generated                                                ; lpm_divide_sqo       ; work         ;
;             |abs_divider_5dg:divider|              ; 778 (22)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider                        ; abs_divider_5dg      ; work         ;
;                |alt_u_div_q2f:divider|             ; 724 (724)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Div2|                            ; 720 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_oqo:auto_generated|           ; 720 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2|lpm_divide_oqo:auto_generated                                                ; lpm_divide_oqo       ; work         ;
;             |abs_divider_1dg:divider|              ; 720 (26)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider                        ; abs_divider_1dg      ; work         ;
;                |alt_u_div_i2f:divider|             ; 662 (662)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|alt_u_div_i2f:divider  ; alt_u_div_i2f        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2|lpm_divide_oqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Div3|                            ; 613 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_epo:auto_generated|           ; 613 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3|lpm_divide_epo:auto_generated                                                ; lpm_divide_epo       ; work         ;
;             |abs_divider_nbg:divider|              ; 613 (29)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                        ; abs_divider_nbg      ; work         ;
;                |alt_u_div_uve:divider|             ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider  ; alt_u_div_uve        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Div4|                            ; 483 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_bpo:auto_generated|           ; 483 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4|lpm_divide_bpo:auto_generated                                                ; lpm_divide_bpo       ; work         ;
;             |abs_divider_kbg:divider|              ; 483 (32)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg      ; work         ;
;                |alt_u_div_ove:divider|             ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Mod0|                            ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod0                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_eho:auto_generated|           ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod0|lpm_divide_eho:auto_generated                                                ; lpm_divide_eho       ; work         ;
;             |abs_divider_kbg:divider|              ; 464 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod0|lpm_divide_eho:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg      ; work         ;
;                |alt_u_div_ove:divider|             ; 424 (424)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod0|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod0|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Mod1|                            ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod1                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_eho:auto_generated|           ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod1|lpm_divide_eho:auto_generated                                                ; lpm_divide_eho       ; work         ;
;             |abs_divider_kbg:divider|              ; 464 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod1|lpm_divide_eho:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg      ; work         ;
;                |alt_u_div_ove:divider|             ; 424 (424)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod1|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod1|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Mod2|                            ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod2                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_eho:auto_generated|           ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod2|lpm_divide_eho:auto_generated                                                ; lpm_divide_eho       ; work         ;
;             |abs_divider_kbg:divider|              ; 464 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod2|lpm_divide_eho:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg      ; work         ;
;                |alt_u_div_ove:divider|             ; 424 (424)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod2|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod2|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Mod3|                            ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod3                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_eho:auto_generated|           ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod3|lpm_divide_eho:auto_generated                                                ; lpm_divide_eho       ; work         ;
;             |abs_divider_kbg:divider|              ; 464 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod3|lpm_divide_eho:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg      ; work         ;
;                |alt_u_div_ove:divider|             ; 424 (424)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod3|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod3|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Mod4|                            ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod4                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_eho:auto_generated|           ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod4|lpm_divide_eho:auto_generated                                                ; lpm_divide_eho       ; work         ;
;             |abs_divider_kbg:divider|              ; 464 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod4|lpm_divide_eho:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg      ; work         ;
;                |alt_u_div_ove:divider|             ; 424 (424)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod4|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod4|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;       |lpm_divide:Mod5|                            ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_eho:auto_generated|           ; 464 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5|lpm_divide_eho:auto_generated                                                ; lpm_divide_eho       ; work         ;
;             |abs_divider_kbg:divider|              ; 464 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5|lpm_divide_eho:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg      ; work         ;
;                |alt_u_div_ove:divider|             ; 424 (424)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider  ; alt_u_div_ove        ; work         ;
;                |lpm_abs_4p9:my_abs_num|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5|lpm_divide_eho:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9          ; work         ;
;    |mux_2x1:Display_sleect|                        ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|mux_2x1:Display_sleect                                                                                                           ; mux_2x1              ; work         ;
;    |processor:CPU|                                 ; 2259 (1)            ; 1562 (0)                  ; 8192              ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU                                                                                                                    ; processor            ; work         ;
;       |alu:ALU|                                    ; 390 (30)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU                                                                                                            ; alu                  ; work         ;
;          |adder_32bit:ALU_Adder|                   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|adder_32bit:ALU_Adder                                                                                      ; adder_32bit          ; work         ;
;          |adder_32bit:PC_plus4_Adder|              ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|adder_32bit:PC_plus4_Adder                                                                                 ; adder_32bit          ; work         ;
;          |comparator_32bit:ALU_comparator|         ; 33 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:ALU_comparator                                                                            ; comparator_32bit     ; work         ;
;             |comparator_4bit:Layer1_0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:ALU_comparator|comparator_4bit:Layer1_0                                                   ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:ALU_comparator|comparator_4bit:Layer1_1                                                   ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:ALU_comparator|comparator_4bit:Layer1_2                                                   ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_3|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:ALU_comparator|comparator_4bit:Layer1_3                                                   ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:ALU_comparator|comparator_4bit:Layer1_4                                                   ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_5|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:ALU_comparator|comparator_4bit:Layer1_5                                                   ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_7|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:ALU_comparator|comparator_4bit:Layer1_7                                                   ; comparator_4bit      ; work         ;
;          |comparator_32bit:Branch_Condition_Check| ; 63 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check                                                                    ; comparator_32bit     ; work         ;
;             |comparator_4bit:Layer1_0|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check|comparator_4bit:Layer1_0                                           ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_1|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check|comparator_4bit:Layer1_1                                           ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_2|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check|comparator_4bit:Layer1_2                                           ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_3|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check|comparator_4bit:Layer1_3                                           ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_4|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check|comparator_4bit:Layer1_4                                           ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_5|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check|comparator_4bit:Layer1_5                                           ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_6|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check|comparator_4bit:Layer1_6                                           ; comparator_4bit      ; work         ;
;             |comparator_4bit:Layer1_7|             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|comparator_32bit:Branch_Condition_Check|comparator_4bit:Layer1_7                                           ; comparator_4bit      ; work         ;
;          |mux_8x1:ALU_out|                         ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|mux_8x1:ALU_out                                                                                            ; mux_8x1              ; work         ;
;          |shifter_32bit:ALU_shifter|               ; 110 (17)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter                                                                                  ; shifter_32bit        ; work         ;
;             |mux_2x1:mux_16|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_16                                                                   ; mux_2x1              ; work         ;
;             |mux_2x1:mux_1|                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_1                                                                    ; mux_2x1              ; work         ;
;             |mux_2x1:mux_4|                        ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_4                                                                    ; mux_2x1              ; work         ;
;             |mux_4x1:mux_out|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_4x1:mux_out                                                                  ; mux_4x1              ; work         ;
;       |arbitrator:Arbitrating|                     ; 295 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating                                                                                             ; arbitrator           ; work         ;
;          |forwarding_unit:forwarding|              ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|forwarding_unit:forwarding                                                                  ; forwarding_unit      ; work         ;
;             |forwarding_cell:FWD_check_MEM_stage|  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|forwarding_unit:forwarding|forwarding_cell:FWD_check_MEM_stage                              ; forwarding_cell      ; work         ;
;          |mux_4x1:Operand_A_Select|                ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_A_Select                                                                    ; mux_4x1              ; work         ;
;          |mux_4x1:Operand_B_Select|                ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_B_Select                                                                    ; mux_4x1              ; work         ;
;          |mux_4x1:RS1_Select|                      ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|mux_4x1:RS1_Select                                                                          ; mux_4x1              ; work         ;
;          |mux_4x1:RS2_Select|                      ; 77 (77)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|mux_4x1:RS2_Select                                                                          ; mux_4x1              ; work         ;
;       |decoder:Instr_Decode|                       ; 146 (54)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|decoder:Instr_Decode                                                                                               ; decoder              ; work         ;
;          |encoder_64to6:Encoding_instr_op|         ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|decoder:Instr_Decode|encoder_64to6:Encoding_instr_op                                                               ; encoder_64to6        ; work         ;
;          |mux_8x1:Immediate_value_selection|       ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|decoder:Instr_Decode|mux_8x1:Immediate_value_selection                                                             ; mux_8x1              ; work         ;
;       |fetch_unit:Fetch_Unit|                      ; 50 (11)             ; 99 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit                                                                                              ; fetch_unit           ; work         ;
;          |adder_32bit:PC_plus4_Adder|              ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|adder_32bit:PC_plus4_Adder                                                                   ; adder_32bit          ; work         ;
;          |d_flipflop:initialization_bit1|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:initialization_bit1                                                               ; d_flipflop           ; work         ;
;          |d_flipflop:initialization_bit2|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:initialization_bit2                                                               ; d_flipflop           ; work         ;
;          |instruction_cache:instr_cache|           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache                                                                ; instruction_cache    ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;                |altsyncram_9dj1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component|altsyncram_9dj1:auto_generated ; altsyncram_9dj1      ; work         ;
;          |mux_4x1:PC_mux|                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|mux_4x1:PC_mux                                                                               ; mux_4x1              ; work         ;
;          |register:PC_register|                    ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|register:PC_register                                                                         ; register             ; work         ;
;          |register:fetch_buffer|                   ; 0 (0)               ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|register:fetch_buffer                                                                        ; register             ; work         ;
;       |hazard_detection:Hazard_Detection|          ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|hazard_detection:Hazard_Detection                                                                                  ; hazard_detection     ; work         ;
;       |lsu:LSU|                                    ; 77 (21)             ; 160 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU                                                                                                            ; lsu                  ; work         ;
;          |RAM_1port:D_cache|                       ; 19 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|RAM_1port:D_cache                                                                                          ; RAM_1port            ; work         ;
;             |altsyncram:altsyncram_component|      ; 19 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component                                                          ; altsyncram           ; work         ;
;                |altsyncram_63l1:auto_generated|    ; 19 (0)              ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated                           ; altsyncram_63l1      ; work         ;
;                   |decode_dla:wr_decode|           ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|decode_dla:wr_decode      ; decode_dla           ; work         ;
;                   |mux_ahb:rd_mux|                 ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|mux_ahb:rd_mux            ; mux_ahb              ; work         ;
;          |mux_2x1:mask_1|                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|mux_2x1:mask_1                                                                                             ; mux_2x1              ; work         ;
;          |mux_2x1:mask_2|                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|mux_2x1:mask_2                                                                                             ; mux_2x1              ; work         ;
;          |mux_2x1:mask_3|                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|mux_2x1:mask_3                                                                                             ; mux_2x1              ; work         ;
;          |mux_4x1:Input_peripheral_select|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|mux_4x1:Input_peripheral_select                                                                            ; mux_4x1              ; work         ;
;          |mux_8x1:Output_peripheral_select|        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|mux_8x1:Output_peripheral_select                                                                           ; mux_8x1              ; work         ;
;          |mux_8x1:Read_data_selection|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|mux_8x1:Read_data_selection                                                                                ; mux_8x1              ; work         ;
;          |register:I_GPI|                          ; 2 (2)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|register:I_GPI                                                                                             ; register             ; work         ;
;          |register:I_SWITCH|                       ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|register:I_SWITCH                                                                                          ; register             ; work         ;
;          |register:O_PORTA|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|register:O_PORTA                                                                                           ; register             ; work         ;
;          |register:O_PORTB|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|register:O_PORTB                                                                                           ; register             ; work         ;
;          |register:O_PORTC|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|register:O_PORTC                                                                                           ; register             ; work         ;
;          |register:O_PORTD|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|lsu:LSU|register:O_PORTD                                                                                           ; register             ; work         ;
;       |mux_2x1:WB_mux|                             ; 191 (191)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|mux_2x1:WB_mux                                                                                                     ; mux_2x1              ; work         ;
;       |regfile:Register_File|                      ; 1089 (1089)         ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|regfile:Register_File                                                                                              ; regfile              ; work         ;
;       |register:EX_ALU_data_buffer|                ; 1 (1)               ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|register:EX_ALU_data_buffer                                                                                        ; register             ; work         ;
;       |register:EX_LSU_control_buffer|             ; 0 (0)               ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|register:EX_LSU_control_buffer                                                                                     ; register             ; work         ;
;       |register:ID_Decoder_package_buffer|         ; 4 (4)               ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|register:ID_Decoder_package_buffer                                                                                 ; register             ; work         ;
;       |register:ID_Regfile_data_buffer|            ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|register:ID_Regfile_data_buffer                                                                                    ; register             ; work         ;
;       |register:MEM_ALU_data_buffer|               ; 0 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_wrapper|processor:CPU|register:MEM_ALU_data_buffer                                                                                       ; register             ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                                                        ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------------+
; processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component|altsyncram_9dj1:auto_generated|ALTSYNCRAM ; M10K block ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; ./program/Main.mif ;
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|ALTDPRAM_INSTANCE                    ; MLAB       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                      ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+---------------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache ; instruction_cache.v ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |processor_wrapper|processor:CPU|lsu:LSU|RAM_1port:D_cache                           ; RAM_1port.v         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|rdaddr_reg[7] ; yes                                                              ; yes                                        ;
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|rdaddr_reg[5] ; yes                                                              ; yes                                        ;
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|rdaddr_reg[6] ; yes                                                              ; yes                                        ;
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|rdaddr_reg[0] ; yes                                                              ; yes                                        ;
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|rdaddr_reg[1] ; yes                                                              ; yes                                        ;
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|rdaddr_reg[2] ; yes                                                              ; yes                                        ;
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|rdaddr_reg[3] ; yes                                                              ; yes                                        ;
; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|rdaddr_reg[4] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 8                                                                             ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                          ;
+---------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                              ;
+---------------------------------------------------------------------------+-----------------------------------------------------------------+
; processor:CPU|lsu:LSU|register:I_GPI|Q[12..31]                            ; Stuck at GND due to stuck port data_in                          ;
; processor:CPU|lsu:LSU|register:I_SWITCH|Q[6..31]                          ; Stuck at GND due to stuck port data_in                          ;
; processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:instr_prd_takn_indicator|Q ; Stuck at GND due to stuck port data_in                          ;
; processor:CPU|fetch_unit:Fetch_Unit|register:fetch_buffer|Q[1]            ; Stuck at GND due to stuck port data_in                          ;
; processor:CPU|register:ID_Decoder_package_buffer|Q[109]                   ; Stuck at GND due to stuck port data_in                          ;
; processor:CPU|lsu:LSU|address_q[10]                                       ; Merged with processor:CPU|register:MEM_ALU_data_buffer|Q[19]    ;
; processor:CPU|lsu:LSU|address_q[9]                                        ; Merged with processor:CPU|register:MEM_ALU_data_buffer|Q[18]    ;
; processor:CPU|lsu:LSU|address_q[8]                                        ; Merged with processor:CPU|register:MEM_ALU_data_buffer|Q[17]    ;
; processor:CPU|lsu:LSU|address_q[7]                                        ; Merged with processor:CPU|register:MEM_ALU_data_buffer|Q[16]    ;
; processor:CPU|lsu:LSU|address_q[6]                                        ; Merged with processor:CPU|register:MEM_ALU_data_buffer|Q[15]    ;
; processor:CPU|lsu:LSU|address_q[5]                                        ; Merged with processor:CPU|register:MEM_ALU_data_buffer|Q[14]    ;
; processor:CPU|lsu:LSU|address_q[4]                                        ; Merged with processor:CPU|register:MEM_ALU_data_buffer|Q[13]    ;
; processor:CPU|register:EX_ALU_data_buffer|Q[0]                            ; Merged with processor:CPU|register:EX_LSU_control_buffer|Q[103] ;
; processor:CPU|lsu:LSU|valid_q                                             ; Merged with processor:CPU|register:MEM_ALU_data_buffer|Q[0]     ;
; Total Number of Removed Registers = 58                                    ;                                                                 ;
+---------------------------------------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+---------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                          ;
+---------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:instr_prd_takn_indicator|Q ; Stuck at GND              ; processor:CPU|fetch_unit:Fetch_Unit|register:fetch_buffer|Q[1], ;
;                                                                           ; due to stuck port data_in ; processor:CPU|register:ID_Decoder_package_buffer|Q[109]         ;
+---------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1562  ;
; Number of registers using Synchronous Clear  ; 113   ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 1554  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1249  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |processor_wrapper|processor:CPU|register:ID_Decoder_package_buffer|Q[161]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |processor_wrapper|processor:CPU|register:ID_Decoder_package_buffer|Q[160]                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |processor_wrapper|processor:CPU|register:ID_Decoder_package_buffer|Q[162]                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |processor_wrapper|processor:CPU|register:ID_Decoder_package_buffer|Q[173]                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |processor_wrapper|processor:CPU|register:ID_Decoder_package_buffer|Q[151]                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |processor_wrapper|processor:CPU|register:ID_Regfile_data_buffer|Q[13]                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |processor_wrapper|processor:CPU|register:ID_Regfile_data_buffer|Q[54]                      ;
; 11:1               ; 31 bits   ; 217 LEs       ; 124 LEs              ; 93 LEs                 ; Yes        ; |processor_wrapper|processor:CPU|register:EX_ALU_data_buffer|Q[11]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|mux_4x1:RS1_Select|Mux15            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|mux_4x1:RS2_Select|Mux25            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_A_Select|Mux15      ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_1|o_mux[28]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_B_Select|Mux9       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_4|o_mux[30]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_4|o_mux[28]  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_4|o_mux[10]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_16|o_mux[29] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_16|o_mux[17] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_16|o_mux[15] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|mux_2x1:Display_sleect|o_mux[12]                                         ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_16|o_mux[7]  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|regfile:Register_File|R                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |processor_wrapper|processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_16|o_mux[1]  ;
; 23:1               ; 16 bits   ; 240 LEs       ; 192 LEs              ; 48 LEs                 ; No         ; |processor_wrapper|processor:CPU|mux_2x1:WB_mux|o_mux[29]                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |processor_wrapper|processor:CPU|mux_2x1:WB_mux|o_mux[14]                                   ;
; 23:1               ; 6 bits    ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |processor_wrapper|processor:CPU|mux_2x1:WB_mux|o_mux[1]                                    ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |processor_wrapper|processor:CPU|mux_2x1:WB_mux|o_mux[10]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component|altsyncram_9dj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|BTB:Target_Table ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; ENTRIES        ; 64    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|mux_4x1:PC_mux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|register:PC_register ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; ./program/Main.mif   ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_9dj1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|fetch_unit:Fetch_Unit|register:fetch_buffer ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 66    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|decoder:Instr_Decode|mux_8x1:Immediate_value_selection ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|register:ID_Decoder_package_buffer ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 207   ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|register:ID_Regfile_data_buffer ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|arbitrator:Arbitrating|mux_4x1:RS1_Select ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|arbitrator:Arbitrating|mux_4x1:RS2_Select ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_A_Select ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_B_Select ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_rev_in ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_4 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_8 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_16 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_4x1:mux_out ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|alu:ALU|mux_8x1:ALU_out ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|register:EX_ALU_data_buffer ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|register:EX_LSU_control_buffer ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 141   ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_2x1:mask_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_2x1:mask_2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_2x1:mask_3 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_63l1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:I_SWITCH ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:I_GPI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_4x1:Input_peripheral_select ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:O_PORTA ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:O_PORTB ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:O_PORTC ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|register:O_PORTD ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_8x1:Output_peripheral_select ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_8x1:Read_data_selection ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_4x1:rdata_byte_1_sel ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|lsu:LSU|mux_4x1:rdata_byte_2_3_sel ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|register:MEM_ALU_data_buffer ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:CPU|mux_2x1:WB_mux ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:Display_sleect ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4x1:GPO_select ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_eho ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_eho ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 8              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_eho ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 11             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_oqo ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_eho ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 15             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_sqo ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_eho ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 18             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_vqo ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_eho ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                 ;
; Entity Instance                           ; processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|register:MEM_ALU_data_buffer"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Q[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_4x1:rdata_byte_2_3_sel" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; i_1  ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_4x1:rdata_byte_1_sel" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; i_2  ; Input ; Info     ; Stuck at GND                                     ;
; i_3  ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_8x1:Read_data_selection" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; i_6  ; Input ; Info     ; Stuck at GND                                        ;
; i_7  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_8x1:Output_peripheral_select" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; i_4  ; Input ; Info     ; Stuck at GND                                             ;
; i_5  ; Input ; Info     ; Stuck at GND                                             ;
; i_6  ; Input ; Info     ; Stuck at GND                                             ;
; i_7  ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_4x1:Input_peripheral_select" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; i_2  ; Input ; Info     ; Stuck at GND                                            ;
; i_3  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|register:I_GPI" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|register:I_SWITCH" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_2x1:mask_3" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; i_0  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_2x1:mask_2" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; i_0  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU|mux_2x1:mask_1" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; i_0  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|lsu:LSU" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; i_invalidate ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|alu:ALU|mux_8x1:ALU_out" ;
+------------+-------+----------+-----------------------------------+
; Port       ; Type  ; Severity ; Details                           ;
+------------+-------+----------+-----------------------------------+
; i_1[31..1] ; Input ; Info     ; Stuck at GND                      ;
; i_7        ; Input ; Info     ; Stuck at GND                      ;
+------------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_4x1:mux_out" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; i_2  ; Input ; Info     ; Stuck at GND                                                      ;
; i_3  ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|alu:ALU|comparator_32bit:ALU_comparator" ;
+--------+--------+----------+------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                              ;
+--------+--------+----------+------------------------------------------------------+
; equal  ; Output ; Info     ; Explicitly unconnected                               ;
; larger ; Output ; Info     ; Explicitly unconnected                               ;
+--------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|alu:ALU|adder_32bit:ALU_Adder" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|alu:ALU|adder_32bit:PC_plus4_Adder" ;
+----------+--------+----------+-----------------------------------------------+
; Port     ; Type   ; Severity ; Details                                       ;
+----------+--------+----------+-----------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                  ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                  ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                  ;
; sub      ; Input  ; Info     ; Stuck at GND                                  ;
; cout     ; Output ; Info     ; Explicitly unconnected                        ;
+----------+--------+----------+-----------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|alu:ALU" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; i_invalidate ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_B_Select" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; i_2  ; Input ; Info     ; Stuck at GND                                                    ;
; i_3  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|arbitrator:Arbitrating|mux_4x1:Operand_A_Select" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; i_2  ; Input ; Info     ; Stuck at GND                                                    ;
; i_3  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|arbitrator:Arbitrating|mux_4x1:RS2_Select" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|arbitrator:Arbitrating|mux_4x1:RS1_Select" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|decoder:Instr_Decode|mux_8x1:Immediate_value_selection" ;
+------------+-------+----------+------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                          ;
+------------+-------+----------+------------------------------------------------------------------+
; i_0        ; Input ; Info     ; Stuck at GND                                                     ;
; i_3[0]     ; Input ; Info     ; Stuck at GND                                                     ;
; i_4[31..5] ; Input ; Info     ; Stuck at GND                                                     ;
; i_5[0]     ; Input ; Info     ; Stuck at GND                                                     ;
; i_6[11..0] ; Input ; Info     ; Stuck at GND                                                     ;
; i_7        ; Input ; Info     ; Stuck at GND                                                     ;
+------------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|decoder:Instr_Decode|encoder_16to4:Encoding_instr_type" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; in[15..8] ; Input ; Info     ; Stuck at GND                                                      ;
; in[0]     ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|decoder:Instr_Decode|encoder_64to6:Encoding_instr_op" ;
+------------+-------+----------+----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                        ;
+------------+-------+----------+----------------------------------------------------------------+
; in[63..41] ; Input ; Info     ; Stuck at GND                                                   ;
; in[0]      ; Input ; Info     ; Stuck at GND                                                   ;
+------------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|decoder:Instr_Decode" ;
+----------+--------+----------+---------------------------------+
; Port     ; Type   ; Severity ; Details                         ;
+----------+--------+----------+---------------------------------+
; o_ebreak ; Output ; Info     ; Explicitly unconnected          ;
; o_ecall  ; Output ; Info     ; Explicitly unconnected          ;
+----------+--------+----------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache"                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rden    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|adder_32bit:PC_plus4_Adder" ;
+----------+--------+----------+-------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                     ;
+----------+--------+----------+-------------------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                ;
; sub      ; Input  ; Info     ; Stuck at GND                                                ;
; cout     ; Output ; Info     ; Explicitly unconnected                                      ;
+----------+--------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|dynamic_predictor:predictor"         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_prediction_bit ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|BTB:Target_Table"                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_br_update_valid ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_BTB_target      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_hit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:initialization_bit2" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:initialization_bit1" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                         ;
; D    ; Input ; Info     ; Stuck at VCC                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:CPU"                                                                                     ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; input_switch[31..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_port[31..12]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; debug_next_PC_d     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_PC_at_ID      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_PC_at_ALU     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1562                        ;
;     CLR               ; 224                         ;
;     CLR SCLR          ; 81                          ;
;     ENA CLR           ; 1195                        ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA CLR SLD       ; 22                          ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 8514                        ;
;     arith             ; 3278                        ;
;         0 data inputs ; 610                         ;
;         1 data inputs ; 389                         ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 880                         ;
;         4 data inputs ; 1362                        ;
;     extend            ; 63                          ;
;         7 data inputs ; 63                          ;
;     normal            ; 4994                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 2059                        ;
;         3 data inputs ; 424                         ;
;         4 data inputs ; 741                         ;
;         5 data inputs ; 281                         ;
;         6 data inputs ; 1480                        ;
;     shared            ; 179                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 135                         ;
;         4 data inputs ; 33                          ;
; arriav_mlab_cell      ; 256                         ;
; boundary_port         ; 103                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 109.90                      ;
; Average LUT depth     ; 69.65                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Jun 13 11:03:00 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/fetch_unit.sv
    Info (12023): Found entity 1: fetch_unit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/bcdtohex.sv
    Info (12023): Found entity 1: bcdtohex File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/bcdtohex.sv Line: 3
Info (12021): Found 7 design units, including 7 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/shifter_32bit.sv
    Info (12023): Found entity 1: shifter_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 1
    Info (12023): Found entity 2: shift_R16_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 84
    Info (12023): Found entity 3: shift_R8_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 97
    Info (12023): Found entity 4: shift_R4_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 110
    Info (12023): Found entity 5: shift_R2_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 127
    Info (12023): Found entity 6: shift_R1_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 141
    Info (12023): Found entity 7: reverse_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 154
Info (12021): Found 2 design units, including 2 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/register.sv
    Info (12023): Found entity 1: register File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/register.sv Line: 1
    Info (12023): Found entity 2: d_flipflop File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/register.sv Line: 19
Info (12021): Found 5 design units, including 5 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/mux.sv
    Info (12023): Found entity 1: mux_32x1 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/mux.sv Line: 1
    Info (12023): Found entity 2: mux_16x1 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/mux.sv Line: 81
    Info (12023): Found entity 3: mux_8x1 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/mux.sv Line: 128
    Info (12023): Found entity 4: mux_4x1 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/mux.sv Line: 158
    Info (12023): Found entity 5: mux_2x1 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/mux.sv Line: 181
Info (12021): Found 5 design units, including 5 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/multiplier.sv
    Info (12023): Found entity 1: multiplier_64x64 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/multiplier.sv Line: 11
    Info (12023): Found entity 2: multiplier_32x32 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/multiplier.sv Line: 45
    Info (12023): Found entity 3: multiplier_16x16 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/multiplier.sv Line: 80
    Info (12023): Found entity 4: multiplier_8x8 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/multiplier.sv Line: 116
    Info (12023): Found entity 5: multiplier_4x4 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/multiplier.sv Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/half_adder.sv
    Info (12023): Found entity 1: half_adder File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/half_adder.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/encoder.sv
    Info (12023): Found entity 1: encoder_64to6 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/encoder.sv Line: 1
    Info (12023): Found entity 2: encoder_16to4 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/encoder.sv Line: 83
Info (12021): Found 4 design units, including 4 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/decoder.sv
    Info (12023): Found entity 1: decoder_5to32 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/decoder.sv Line: 7
    Info (12023): Found entity 2: decoder_4to16 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/decoder.sv Line: 17
    Info (12023): Found entity 3: decoder_3to8 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/decoder.sv Line: 28
    Info (12023): Found entity 4: decoder_2to4 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/decoder.sv Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/counter.sv
    Info (12023): Found entity 1: up_down_counter File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/counter.sv Line: 7
    Info (12023): Found entity 2: up_counter File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/counter.sv Line: 29
    Info (12023): Found entity 3: down_counter File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/counter.sv Line: 47
Info (12021): Found 3 design units, including 3 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/comparators.sv
    Info (12023): Found entity 1: comparator_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/comparators.sv Line: 6
    Info (12023): Found entity 2: comparator_5bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/comparators.sv Line: 88
    Info (12023): Found entity 3: comparator_4bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/comparators.sv Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/datapath_components/adder_32bit.sv
    Info (12023): Found entity 1: adder_32bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/adder_32bit.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/include/pipeline_pkg.sv
    Info (12022): Found design unit 1: pipeline_pkg (SystemVerilog) File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/include/pipeline_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/regfile.sv
    Info (12023): Found entity 1: regfile File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/processor.sv
    Info (12023): Found entity 1: processor File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/lsu.sv
    Info (12023): Found entity 1: lsu File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/lsu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/hazard_detection.sv
    Info (12023): Found entity 1: hazard_detection File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/hazard_detection.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/forwarding_unit.sv Line: 3
    Info (12023): Found entity 2: forwarding_cell File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/forwarding_unit.sv Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/decoder.sv
    Info (12023): Found entity 1: decoder File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/decoder.sv Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/br_prediction_unit.sv
    Info (12023): Found entity 1: br_prediction_unit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 4
    Info (12023): Found entity 2: BTB File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 55
    Info (12023): Found entity 3: dynamic_predictor File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 123
    Info (12023): Found entity 4: saturation_adder_2bit File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/arbitrator.sv
    Info (12023): Found entity 1: arbitrator File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /onedrive/desktop/design_a_mcu/rv32i/00_src/alu.sv
    Info (12023): Found entity 1: alu File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/alu.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file processor_wrapper.sv
    Info (12023): Found entity 1: processor_wrapper File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 1
    Info (12023): Found entity 2: bin32_to_bcd_display File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file instruction_cache.v
    Info (12023): Found entity 1: instruction_cache File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/instruction_cache.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_1port.v
    Info (12023): Found entity 1: RAM_1port File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/RAM_1port.v Line: 40
Info (12127): Elaborating entity "processor_wrapper" for the top level hierarchy
Warning (10034): Output port "LEDR[9..6]" at processor_wrapper.sv(7) has no driver File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 7
Info (12128): Elaborating entity "processor" for hierarchy "processor:CPU" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 89
Info (12128): Elaborating entity "fetch_unit" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 62
Info (12128): Elaborating entity "d_flipflop" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|d_flipflop:initialization_bit1" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv Line: 26
Info (12128): Elaborating entity "br_prediction_unit" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv Line: 87
Warning (10034): Output port "o_prd_target" at br_prediction_unit.sv(14) has no driver File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 14
Info (12128): Elaborating entity "BTB" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|BTB:Target_Table" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 32
Warning (10230): Verilog HDL assignment warning at br_prediction_unit.sv(109): truncated value with size 32 to match size of target (1) File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 109
Info (12128): Elaborating entity "dynamic_predictor" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|dynamic_predictor:predictor" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 41
Info (12128): Elaborating entity "saturation_adder_2bit" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD|dynamic_predictor:predictor|saturation_adder_2bit:predictor_adder" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/br_prediction_unit.sv Line: 153
Info (12128): Elaborating entity "adder_32bit" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|adder_32bit:PC_plus4_Adder" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv Line: 97
Info (12128): Elaborating entity "mux_4x1" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|mux_4x1:PC_mux" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv Line: 111
Info (12128): Elaborating entity "register" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|register:PC_register" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv Line: 119
Info (12128): Elaborating entity "instruction_cache" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/instruction_cache.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/instruction_cache.v Line: 85
Info (12133): Instantiated megafunction "processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component" with the following parameter: File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/instruction_cache.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./program/Main.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9dj1.tdf
    Info (12023): Found entity 1: altsyncram_9dj1 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/altsyncram_9dj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9dj1" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|instruction_cache:instr_cache|altsyncram:altsyncram_component|altsyncram_9dj1:auto_generated" File: d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "register" for hierarchy "processor:CPU|fetch_unit:Fetch_Unit|register:fetch_buffer" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/fetch_unit.sv Line: 162
Info (12128): Elaborating entity "decoder" for hierarchy "processor:CPU|decoder:Instr_Decode" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 82
Info (12128): Elaborating entity "encoder_64to6" for hierarchy "processor:CPU|decoder:Instr_Decode|encoder_64to6:Encoding_instr_op" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/decoder.sv Line: 163
Info (12128): Elaborating entity "encoder_16to4" for hierarchy "processor:CPU|decoder:Instr_Decode|encoder_16to4:Encoding_instr_type" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/decoder.sv Line: 170
Info (12128): Elaborating entity "mux_8x1" for hierarchy "processor:CPU|decoder:Instr_Decode|mux_8x1:Immediate_value_selection" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/decoder.sv Line: 225
Info (12128): Elaborating entity "regfile" for hierarchy "processor:CPU|regfile:Register_File" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 93
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(58): object "R0" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(58): object "R8" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(58): object "R16" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(58): object "R24" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(59): object "R1" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(59): object "R9" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(59): object "R17" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(59): object "R25" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(60): object "R2" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(60): object "R10" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(60): object "R18" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(60): object "R26" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(61): object "R3" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(61): object "R11" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(61): object "R19" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(61): object "R27" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(62): object "R4" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 62
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(62): object "R12" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 62
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(62): object "R20" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 62
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(62): object "R28" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 62
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(63): object "R5" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 63
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(63): object "R13" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 63
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(63): object "R21" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 63
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(63): object "R29" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 63
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(64): object "R6" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 64
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(64): object "R14" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 64
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(64): object "R22" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 64
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(64): object "R30" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 64
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(65): object "R7" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 65
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(65): object "R15" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 65
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(65): object "R23" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 65
Warning (10036): Verilog HDL or VHDL warning at regfile.sv(65): object "R31" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/regfile.sv Line: 65
Info (12128): Elaborating entity "hazard_detection" for hierarchy "processor:CPU|hazard_detection:Hazard_Detection" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 104
Info (12128): Elaborating entity "register" for hierarchy "processor:CPU|register:ID_Decoder_package_buffer" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 113
Info (12128): Elaborating entity "register" for hierarchy "processor:CPU|register:ID_Regfile_data_buffer" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 121
Info (12128): Elaborating entity "arbitrator" for hierarchy "processor:CPU|arbitrator:Arbitrating" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 139
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(167): object "ABT_debug_pkg" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 167
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(170): object "ABT_db_instr_type" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 170
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(171): object "ABT_db_instr_op" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 171
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(172): object "ABT_db_rs1_addr" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 172
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(173): object "ABT_db_rs2_addr" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 173
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(174): object "ABT_db_rd_addr" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 174
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(175): object "ABT_db_imm" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 175
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(176): object "ABT_db_pc" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 176
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(177): object "ABT_db_op_a_use_pc" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 177
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(178): object "ABT_db_op_b_use_imm" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 178
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(179): object "ABT_db_use_rs1" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 179
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(180): object "ABT_db_use_rs2" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 180
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(181): object "ABT_db_valid" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 181
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(182): object "ABT_db_wren" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 182
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(183): object "ABT_db_rd_data_sel" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 183
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(184): object "ABT_db_prd_en" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 184
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(185): object "ABT_db_predicted_instr" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 185
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(186): object "ABT_db_store_en" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 186
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(187): object "ABT_db_lsu_byte" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 187
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(188): object "ABT_db_lsu_halfword" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 188
Warning (10036): Verilog HDL or VHDL warning at arbitrator.sv(189): object "ABT_db_lsu_signed" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 189
Warning (10034): Output port "o_abt_alu_pkg.debug_pkg" at arbitrator.sv(6) has no driver File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 6
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "processor:CPU|arbitrator:Arbitrating|forwarding_unit:forwarding" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/arbitrator.sv Line: 71
Info (12128): Elaborating entity "forwarding_cell" for hierarchy "processor:CPU|arbitrator:Arbitrating|forwarding_unit:forwarding|forwarding_cell:FWD_check_MEM_stage" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/forwarding_unit.sv Line: 35
Info (12128): Elaborating entity "alu" for hierarchy "processor:CPU|alu:ALU" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 147
Info (12128): Elaborating entity "comparator_32bit" for hierarchy "processor:CPU|alu:ALU|comparator_32bit:ALU_comparator" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/alu.sv Line: 104
Info (12128): Elaborating entity "comparator_4bit" for hierarchy "processor:CPU|alu:ALU|comparator_32bit:ALU_comparator|comparator_4bit:Layer1_7" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/comparators.sv Line: 23
Info (12128): Elaborating entity "shifter_32bit" for hierarchy "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/alu.sv Line: 112
Info (12128): Elaborating entity "reverse_32bit" for hierarchy "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|reverse_32bit:reverse_in" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 39
Info (12128): Elaborating entity "mux_2x1" for hierarchy "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|mux_2x1:mux_rev_in" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 46
Info (12128): Elaborating entity "shift_R1_32bit" for hierarchy "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|shift_R1_32bit:shift_1" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 49
Info (12128): Elaborating entity "shift_R2_32bit" for hierarchy "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|shift_R2_32bit:shift_2" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 50
Info (12128): Elaborating entity "shift_R4_32bit" for hierarchy "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|shift_R4_32bit:shift_4" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 51
Info (12128): Elaborating entity "shift_R8_32bit" for hierarchy "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|shift_R8_32bit:shift_8" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 52
Info (12128): Elaborating entity "shift_R16_32bit" for hierarchy "processor:CPU|alu:ALU|shifter_32bit:ALU_shifter|shift_R16_32bit:shift_16" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/datapath_components/shifter_32bit.sv Line: 53
Info (12128): Elaborating entity "register" for hierarchy "processor:CPU|register:EX_ALU_data_buffer" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 157
Info (12128): Elaborating entity "register" for hierarchy "processor:CPU|register:EX_LSU_control_buffer" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 165
Info (12128): Elaborating entity "lsu" for hierarchy "processor:CPU|lsu:LSU" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/processor.sv Line: 190
Warning (10036): Verilog HDL or VHDL warning at lsu.sv(160): object "dmem_region_en_q" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/lsu.sv Line: 160
Warning (10036): Verilog HDL or VHDL warning at lsu.sv(264): object "instruction" assigned a value but never read File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/lsu.sv Line: 264
Info (12128): Elaborating entity "mux_2x1" for hierarchy "processor:CPU|lsu:LSU|mux_2x1:mask_1" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/lsu.sv Line: 67
Info (12128): Elaborating entity "RAM_1port" for hierarchy "processor:CPU|lsu:LSU|RAM_1port:D_cache" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/lsu.sv Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/RAM_1port.v Line: 86
Info (12130): Elaborated megafunction instantiation "processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/RAM_1port.v Line: 86
Info (12133): Instantiated megafunction "processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component" with the following parameter: File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/RAM_1port.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_63l1.tdf
    Info (12023): Found entity 1: altsyncram_63l1 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/altsyncram_63l1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_63l1" for hierarchy "processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated" File: d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|decode_dla:wr_decode" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/altsyncram_63l1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "processor:CPU|lsu:LSU|RAM_1port:D_cache|altsyncram:altsyncram_component|altsyncram_63l1:auto_generated|mux_ahb:rd_mux" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/altsyncram_63l1.tdf Line: 43
Info (12128): Elaborating entity "mux_4x1" for hierarchy "processor:CPU|lsu:LSU|mux_4x1:rdata_byte_1_sel" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/lsu.sv Line: 238
Info (12128): Elaborating entity "mux_4x1" for hierarchy "processor:CPU|lsu:LSU|mux_4x1:rdata_byte_2_3_sel" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/00_src/lsu.sv Line: 249
Info (12128): Elaborating entity "bin32_to_bcd_display" for hierarchy "bin32_to_bcd_display:display_to_HEX" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 118
Info (12128): Elaborating entity "bcdtohex" for hierarchy "bin32_to_bcd_display:display_to_HEX|bcdtohex:u0" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 154
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Mod5" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 151
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Div4" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 150
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Mod4" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 150
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Div3" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 149
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Mod3" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 149
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Div2" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 148
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Mod2" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 148
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Div1" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 147
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Mod1" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 147
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Div0" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 146
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin32_to_bcd_display:display_to_HEX|Mod0" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 146
Info (12130): Elaborated megafunction instantiation "bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 151
Info (12133): Instantiated megafunction "bin32_to_bcd_display:display_to_HEX|lpm_divide:Mod5" with the following parameter: File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 151
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_eho.tdf
    Info (12023): Found entity 1: lpm_divide_eho File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_eho.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_ove.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_kn9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_4p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 150
Info (12133): Instantiated megafunction "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div4" with the following parameter: File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 150
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf
    Info (12023): Found entity 1: lpm_divide_bpo File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_bpo.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 149
Info (12133): Instantiated megafunction "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div3" with the following parameter: File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 149
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf
    Info (12023): Found entity 1: lpm_divide_epo File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_epo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_nbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_uve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_nn9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 148
Info (12133): Instantiated megafunction "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div2" with the following parameter: File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 148
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf
    Info (12023): Found entity 1: lpm_divide_oqo File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_oqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info (12023): Found entity 1: abs_divider_1dg File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_1dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_i2f.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf
    Info (12023): Found entity 1: lpm_abs_1p9 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_1p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 147
Info (12133): Instantiated megafunction "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div1" with the following parameter: File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 147
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf
    Info (12023): Found entity 1: lpm_divide_sqo File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_sqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf
    Info (12023): Found entity 1: abs_divider_5dg File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_5dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_q2f.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf
    Info (12023): Found entity 1: lpm_abs_5p9 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_5p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 146
Info (12133): Instantiated megafunction "bin32_to_bcd_display:display_to_HEX|lpm_divide:Div0" with the following parameter: File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 146
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vqo.tdf
    Info (12023): Found entity 1: lpm_divide_vqo File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_divide_vqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/abs_divider_8dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/alt_u_div_03f.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8p9.tdf
    Info (12023): Found entity 1: lpm_abs_8p9 File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/db/lpm_abs_8p9.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 7
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 7
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 7
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 7
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/OneDrive/Desktop/Design_A_MCU/RV32I/20_quartus/processor_wrapper.sv Line: 4
Info (21057): Implemented 10288 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 78 output pins
    Info (21061): Implemented 9897 logic cells
    Info (21064): Implemented 288 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4999 megabytes
    Info: Processing ended: Fri Jun 13 11:03:37 2025
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:44


