$date
	Sat Oct 22 23:58:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#254165
b1 !
1"
#254166
b1 &
b1 %
1$
#254167
0"
#254170
1#
#254174
b0 &
0#
b0 %
0$
#1285342
b10011 &
b10011 %
1$
b10011 !
1"
#1285343
0"
#1285346
b111010 &
b111010 %
#1285350
b11101 &
b11101 %
#1285354
b1011000 &
b1011000 %
#1285358
b101100 &
b101100 %
#1285362
b10110 &
b10110 %
#1285366
b1011 &
b1011 %
#1285370
b100010 &
b100010 %
#1285374
b10001 &
b10001 %
#1285378
b110100 &
b110100 %
#1285382
b11010 &
b11010 %
#1285386
b1101 &
b1101 %
#1285390
b101000 &
b101000 %
#1285394
b10100 &
b10100 %
#1285398
b1010 &
b1010 %
#1285402
b101 &
b101 %
#1285406
b10000 &
b10000 %
#1285410
b1000 &
b1000 %
#1285414
b100 &
b100 %
#1285418
b10 &
b10 %
#1285422
b1 &
1#
b1 %
#1285426
b0 &
b0 %
0#
0$
#2255124
b1100 !
1"
#2255126
b1100 &
b1100 %
1$
#2255127
0"
#2255130
b110 &
b110 %
#2255134
b11 &
b11 %
#2255138
b1010 &
b1010 %
#2255142
b101 &
b101 %
#2255146
b10000 &
b10000 %
#2255150
b1000 &
b1000 %
#2255154
b100 &
b100 %
#2255158
b10 &
b10 %
#2255162
b1 &
b1 %
1#
#2255166
b0 &
0#
b0 %
0$
#4500012
