// Seed: 1818435525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign id_5 = id_3;
  assign module_1.id_4 = 0;
  parameter  id_6  =  1  ,  id_7  =  id_5  ,  id_8  =  id_8  ,  id_9  =  1  ,  id_10  =  1  ,  id_11  =  1 'h0 ,  id_12  =  -1  ,  id_13  =  -1 'b0 ,  id_14  =  -1  ;
  wire id_15;
  logic id_16, id_17, id_18;
  wire id_19;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri  id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
