// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module atan2_cordic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_in,
        x_in,
        ap_return
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] y_in;
input  [63:0] x_in;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] and_ln757_fu_247_p2;
reg   [0:0] and_ln757_reg_512;
wire   [0:0] and_ln757_1_fu_265_p2;
reg   [0:0] and_ln757_1_reg_516;
wire   [0:0] icmp_ln833_fu_271_p2;
reg   [0:0] icmp_ln833_reg_520;
wire   [0:0] icmp_ln833_4_fu_277_p2;
reg   [0:0] icmp_ln833_4_reg_524;
wire   [0:0] and_ln762_fu_283_p2;
reg   [0:0] and_ln762_reg_529;
wire   [0:0] icmp_ln833_5_fu_289_p2;
reg   [0:0] icmp_ln833_5_reg_533;
wire   [0:0] icmp_ln833_6_fu_295_p2;
reg   [0:0] icmp_ln833_6_reg_537;
wire   [0:0] and_ln766_fu_301_p2;
reg   [0:0] and_ln766_reg_542;
wire   [1:0] tmp_s_fu_307_p3;
reg   [1:0] tmp_s_reg_546;
wire   [0:0] and_ln794_fu_315_p2;
reg   [0:0] and_ln794_reg_550;
wire   [0:0] and_ln794_1_fu_321_p2;
reg   [0:0] and_ln794_1_reg_554;
wire   [63:0] a_fu_339_p1;
reg   [63:0] a_reg_558;
wire   [63:0] b_fu_356_p1;
reg   [63:0] b_reg_565;
wire   [0:0] icmp_ln746_fu_367_p2;
reg   [0:0] icmp_ln746_reg_575;
wire   [0:0] icmp_ln833_8_fu_361_p2;
wire   [0:0] icmp_ln746_1_fu_373_p2;
reg   [0:0] icmp_ln746_1_reg_580;
wire   [63:0] select_ln809_fu_379_p3;
wire   [63:0] bitcast_ln512_5_fu_395_p1;
wire   [63:0] bitcast_ln512_4_fu_407_p1;
wire   [0:0] p_Result_43_fu_187_p3;
wire   [63:0] bitcast_ln512_3_fu_419_p1;
wire   [63:0] bitcast_ln512_2_fu_431_p1;
wire   [63:0] bitcast_ln512_1_fu_443_p1;
wire   [63:0] bitcast_ln512_fu_455_p1;
wire   [63:0] grp_atan2_generic_fu_163_ap_return;
reg   [63:0] tmp_11_i_reg_623;
wire    ap_CS_fsm_state3;
wire    grp_atan2_generic_fu_163_ap_ready;
wire    grp_atan2_generic_fu_163_ap_done;
reg   [63:0] tmp_9_i_reg_628;
wire    ap_CS_fsm_state5;
wire   [63:0] grp_fu_171_p2;
wire    ap_CS_fsm_state10;
wire    grp_atan2_generic_fu_163_ap_start;
wire    grp_atan2_generic_fu_163_ap_idle;
reg   [63:0] grp_atan2_generic_fu_163_y_in;
reg   [63:0] grp_atan2_generic_fu_163_x_in;
reg   [63:0] c_reg_82;
wire    ap_CS_fsm_state4;
reg   [63:0] ap_phi_mux_UnifiedRetVal_phi_fu_108_p42;
reg   [63:0] UnifiedRetVal_reg_96;
wire   [63:0] bitcast_ln826_1_fu_489_p1;
wire    ap_CS_fsm_state15;
wire   [63:0] bitcast_ln822_1_fu_504_p1;
reg    grp_atan2_generic_fu_163_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln746_1_fu_473_p2;
reg   [63:0] grp_fu_171_p0;
reg   [63:0] grp_fu_171_p1;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state11;
wire   [63:0] grp_fu_179_p0;
wire   [63:0] grp_fu_179_p1;
wire   [63:0] p_Val2_s_fu_183_p1;
wire   [63:0] p_Val2_60_fu_209_p1;
wire   [10:0] tmp_V_19_fu_221_p4;
wire   [51:0] tmp_V_20_fu_231_p1;
wire   [0:0] icmp_ln833_3_fu_235_p2;
wire   [0:0] icmp_ln837_fu_241_p2;
wire   [10:0] tmp_V_fu_195_p4;
wire   [51:0] tmp_V_18_fu_205_p1;
wire   [0:0] icmp_ln833_7_fu_253_p2;
wire   [0:0] icmp_ln837_1_fu_259_p2;
wire   [0:0] p_Result_s_fu_213_p3;
wire   [62:0] trunc_ln368_fu_327_p1;
wire   [63:0] p_Result_50_fu_331_p3;
wire   [62:0] trunc_ln368_1_fu_344_p1;
wire   [63:0] p_Result_51_fu_348_p3;
wire   [63:0] p_Result_49_fu_387_p3;
wire   [63:0] p_Result_48_fu_399_p3;
wire   [63:0] p_Result_47_fu_411_p3;
wire   [63:0] p_Result_46_fu_423_p3;
wire   [63:0] p_Result_45_fu_435_p3;
wire   [63:0] p_Result_44_fu_447_p3;
wire   [0:0] or_ln746_fu_459_p2;
wire   [0:0] or_ln746_1_fu_463_p2;
wire   [0:0] and_ln746_fu_467_p2;
wire   [0:0] grp_fu_179_p2;
wire   [63:0] bitcast_ln826_fu_479_p1;
wire   [63:0] xor_ln826_fu_483_p2;
wire   [63:0] bitcast_ln822_fu_494_p1;
wire   [63:0] xor_ln822_fu_498_p2;
reg   [63:0] ap_return_preg;
reg   [14:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_atan2_generic_fu_163_ap_start_reg = 1'b0;
#0 ap_return_preg = 64'd0;
end

atan2_generic grp_atan2_generic_fu_163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_atan2_generic_fu_163_ap_start),
    .ap_done(grp_atan2_generic_fu_163_ap_done),
    .ap_idle(grp_atan2_generic_fu_163_ap_idle),
    .ap_ready(grp_atan2_generic_fu_163_ap_ready),
    .y_in(grp_atan2_generic_fu_163_y_in),
    .x_in(grp_atan2_generic_fu_163_x_in),
    .ap_return(grp_atan2_generic_fu_163_ap_return)
);

MUSIC_top_dsub_64g8j #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
MUSIC_top_dsub_64g8j_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_171_p0),
    .din1(grp_fu_171_p1),
    .ce(1'b1),
    .dout(grp_fu_171_p2)
);

MUSIC_top_dcmp_64hbi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
MUSIC_top_dcmp_64hbi_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_179_p0),
    .din1(grp_fu_179_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_179_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_108_p42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_atan2_generic_fu_163_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'd1 == and_ln746_1_fu_473_p2) & (1'b1 == ap_CS_fsm_state2)) | ((1'd0 == and_ln746_1_fu_473_p2) & (1'b1 == ap_CS_fsm_state2)))) begin
            grp_atan2_generic_fu_163_ap_start_reg <= 1'b1;
        end else if ((grp_atan2_generic_fu_163_ap_ready == 1'b1)) begin
            grp_atan2_generic_fu_163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_5_fu_289_p2 == 1'd1) & (1'd0 == and_ln766_fu_301_p2) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= bitcast_ln512_5_fu_395_p1;
    end else if (((icmp_ln833_fu_271_p2 == 1'd1) & (1'd0 == and_ln766_fu_301_p2) & (1'd0 == and_ln762_fu_283_p2) & (p_Result_43_fu_187_p3 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= bitcast_ln512_4_fu_407_p1;
    end else if (((p_Result_43_fu_187_p3 == 1'd1) & (icmp_ln833_fu_271_p2 == 1'd1) & (1'd0 == and_ln766_fu_301_p2) & (1'd0 == and_ln762_fu_283_p2) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= bitcast_ln512_3_fu_419_p1;
    end else if (((1'd1 == and_ln766_fu_301_p2) & (1'd0 == and_ln762_fu_283_p2) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= bitcast_ln512_2_fu_431_p1;
    end else if (((1'd1 == and_ln762_fu_283_p2) & (p_Result_43_fu_187_p3 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= bitcast_ln512_1_fu_443_p1;
    end else if (((p_Result_43_fu_187_p3 == 1'd1) & (1'd1 == and_ln762_fu_283_p2) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= bitcast_ln512_fu_455_p1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((1'd1 == and_ln757_1_fu_265_p2) | (1'd1 == and_ln757_fu_247_p2)))) begin
        UnifiedRetVal_reg_96 <= 64'd9223372036854775807;
    end else if (((1'd1 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln794_fu_315_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= select_ln809_fu_379_p3;
    end else if (((1'd1 == and_ln794_fu_315_p2) & (tmp_s_fu_307_p3 == 2'd0) & (1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= 64'd0;
    end else if (((1'd1 == and_ln794_1_fu_321_p2) & (1'd1 == and_ln794_fu_315_p2) & (tmp_s_fu_307_p3 == 2'd0) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= 64'd4605249457297304856;
    end else if (((tmp_s_reg_546 == 2'd0) & (1'd0 == and_ln794_1_reg_554) & (1'd0 == and_ln794_reg_550) & (1'd0 == and_ln766_reg_542) & (icmp_ln833_5_reg_533 == 1'd0) & (1'd0 == and_ln762_reg_529) & (icmp_ln833_reg_520 == 1'd0) & (1'd0 == and_ln757_1_reg_516) & (1'd0 == and_ln757_reg_512) & (1'b1 == ap_CS_fsm_state15))) begin
        UnifiedRetVal_reg_96 <= c_reg_82;
    end else if (((tmp_s_reg_546 == 2'd1) & (1'd0 == and_ln794_1_reg_554) & (1'd0 == and_ln794_reg_550) & (1'd0 == and_ln766_reg_542) & (icmp_ln833_5_reg_533 == 1'd0) & (1'd0 == and_ln762_reg_529) & (icmp_ln833_reg_520 == 1'd0) & (1'd0 == and_ln757_1_reg_516) & (1'd0 == and_ln757_reg_512) & (1'b1 == ap_CS_fsm_state15))) begin
        UnifiedRetVal_reg_96 <= bitcast_ln822_1_fu_504_p1;
    end else if (((tmp_s_reg_546 == 2'd2) & (1'd0 == and_ln794_1_reg_554) & (1'd0 == and_ln794_reg_550) & (1'd0 == and_ln766_reg_542) & (icmp_ln833_5_reg_533 == 1'd0) & (1'd0 == and_ln762_reg_529) & (icmp_ln833_reg_520 == 1'd0) & (1'd0 == and_ln757_1_reg_516) & (1'd0 == and_ln757_reg_512) & (1'b1 == ap_CS_fsm_state15))) begin
        UnifiedRetVal_reg_96 <= grp_fu_171_p2;
    end else if (((tmp_s_reg_546 == 2'd3) & (1'd0 == and_ln794_1_reg_554) & (1'd0 == and_ln794_reg_550) & (1'd0 == and_ln766_reg_542) & (icmp_ln833_5_reg_533 == 1'd0) & (1'd0 == and_ln762_reg_529) & (icmp_ln833_reg_520 == 1'd0) & (1'd0 == and_ln757_1_reg_516) & (1'd0 == and_ln757_reg_512) & (1'b1 == ap_CS_fsm_state15))) begin
        UnifiedRetVal_reg_96 <= bitcast_ln826_1_fu_489_p1;
    end else if (((1'd1 == and_ln794_fu_315_p2) & (tmp_s_fu_307_p3 == 2'd1) & (1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= 64'd9223372036854775808;
    end else if (((1'd1 == and_ln794_fu_315_p2) & (tmp_s_fu_307_p3 == 2'd2) & (1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= 64'd4614256656552045848;
    end else if (((1'd1 == and_ln794_fu_315_p2) & (tmp_s_fu_307_p3 == 2'd3) & (1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= 64'd13837628693406821656;
    end else if (((1'd1 == and_ln794_1_fu_321_p2) & (1'd1 == and_ln794_fu_315_p2) & (tmp_s_fu_307_p3 == 2'd1) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= 64'd13828621494152080664;
    end else if (((1'd1 == and_ln794_1_fu_321_p2) & (1'd1 == and_ln794_fu_315_p2) & (tmp_s_fu_307_p3 == 2'd2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= 64'd4612488097114038738;
    end else if (((1'd1 == and_ln794_1_fu_321_p2) & (1'd1 == and_ln794_fu_315_p2) & (tmp_s_fu_307_p3 == 2'd3) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_96 <= 64'd13835860133968814546;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_8_fu_361_p2 == 1'd1) & (1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln794_fu_315_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_82 <= 64'd4605249457297304856;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_reg_82 <= tmp_11_i_reg_623;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_reg_82 <= grp_fu_171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln794_fu_315_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_reg_558[62 : 0] <= a_fu_339_p1[62 : 0];
        b_reg_565[62 : 0] <= b_fu_356_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln757_1_reg_516 <= and_ln757_1_fu_265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln757_reg_512 <= and_ln757_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln762_reg_529 <= and_ln762_fu_283_p2;
        icmp_ln833_4_reg_524 <= icmp_ln833_4_fu_277_p2;
        icmp_ln833_reg_520 <= icmp_ln833_fu_271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln762_fu_283_p2) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln766_reg_542 <= and_ln766_fu_301_p2;
        icmp_ln833_5_reg_533 <= icmp_ln833_5_fu_289_p2;
        icmp_ln833_6_reg_537 <= icmp_ln833_6_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln794_1_reg_554 <= and_ln794_1_fu_321_p2;
        and_ln794_reg_550 <= and_ln794_fu_315_p2;
        tmp_s_reg_546 <= tmp_s_fu_307_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_8_fu_361_p2 == 1'd0) & (1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln794_fu_315_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln746_1_reg_580 <= icmp_ln746_1_fu_373_p2;
        icmp_ln746_reg_575 <= icmp_ln746_fu_367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_atan2_generic_fu_163_ap_done == 1'b1))) begin
        tmp_11_i_reg_623 <= grp_atan2_generic_fu_163_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_atan2_generic_fu_163_ap_done == 1'b1))) begin
        tmp_9_i_reg_628 <= grp_atan2_generic_fu_163_ap_return;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_108_p42 = 64'd0;
    end else if (((tmp_s_reg_546 == 2'd0) & (1'd0 == and_ln794_1_reg_554) & (1'd0 == and_ln794_reg_550) & (1'd0 == and_ln766_reg_542) & (icmp_ln833_5_reg_533 == 1'd0) & (1'd0 == and_ln762_reg_529) & (icmp_ln833_reg_520 == 1'd0) & (1'd0 == and_ln757_1_reg_516) & (1'd0 == and_ln757_reg_512) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_108_p42 = c_reg_82;
    end else if (((tmp_s_reg_546 == 2'd1) & (1'd0 == and_ln794_1_reg_554) & (1'd0 == and_ln794_reg_550) & (1'd0 == and_ln766_reg_542) & (icmp_ln833_5_reg_533 == 1'd0) & (1'd0 == and_ln762_reg_529) & (icmp_ln833_reg_520 == 1'd0) & (1'd0 == and_ln757_1_reg_516) & (1'd0 == and_ln757_reg_512) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_108_p42 = bitcast_ln822_1_fu_504_p1;
    end else if (((tmp_s_reg_546 == 2'd2) & (1'd0 == and_ln794_1_reg_554) & (1'd0 == and_ln794_reg_550) & (1'd0 == and_ln766_reg_542) & (icmp_ln833_5_reg_533 == 1'd0) & (1'd0 == and_ln762_reg_529) & (icmp_ln833_reg_520 == 1'd0) & (1'd0 == and_ln757_1_reg_516) & (1'd0 == and_ln757_reg_512) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_108_p42 = grp_fu_171_p2;
    end else if (((tmp_s_reg_546 == 2'd3) & (1'd0 == and_ln794_1_reg_554) & (1'd0 == and_ln794_reg_550) & (1'd0 == and_ln766_reg_542) & (icmp_ln833_5_reg_533 == 1'd0) & (1'd0 == and_ln762_reg_529) & (icmp_ln833_reg_520 == 1'd0) & (1'd0 == and_ln757_1_reg_516) & (1'd0 == and_ln757_reg_512) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_108_p42 = bitcast_ln826_1_fu_489_p1;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_108_p42 = UnifiedRetVal_reg_96;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_108_p42;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_atan2_generic_fu_163_x_in = a_reg_558;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_atan2_generic_fu_163_x_in = b_reg_565;
    end else begin
        grp_atan2_generic_fu_163_x_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_atan2_generic_fu_163_y_in = b_reg_565;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_atan2_generic_fu_163_y_in = a_reg_558;
    end else begin
        grp_atan2_generic_fu_163_y_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_171_p0 = 64'd4614256656552045848;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_171_p0 = 64'd4609753056924675352;
    end else begin
        grp_fu_171_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_171_p1 = c_reg_82;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_171_p1 = tmp_9_i_reg_628;
    end else begin
        grp_fu_171_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((1'd1 == and_ln757_fu_247_p2) | ((1'd1 == and_ln757_1_fu_265_p2) | ((1'd1 == and_ln762_fu_283_p2) | ((1'd1 == and_ln766_fu_301_p2) | ((icmp_ln833_fu_271_p2 == 1'd1) | ((icmp_ln833_5_fu_289_p2 == 1'd1) | ((1'd1 == and_ln794_1_fu_321_p2) | (1'd1 == and_ln794_fu_315_p2)))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln833_8_fu_361_p2 == 1'd1) & (1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln794_fu_315_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((icmp_ln833_8_fu_361_p2 == 1'd0) & (1'd0 == and_ln794_1_fu_321_p2) & (1'd0 == and_ln794_fu_315_p2) & (1'd0 == and_ln766_fu_301_p2) & (icmp_ln833_5_fu_289_p2 == 1'd0) & (1'd0 == and_ln762_fu_283_p2) & (icmp_ln833_fu_271_p2 == 1'd0) & (1'd0 == and_ln757_1_fu_265_p2) & (1'd0 == and_ln757_fu_247_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'd1 == and_ln746_1_fu_473_p2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_atan2_generic_fu_163_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_atan2_generic_fu_163_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_339_p1 = p_Result_50_fu_331_p3;

assign and_ln746_1_fu_473_p2 = (grp_fu_179_p2 & and_ln746_fu_467_p2);

assign and_ln746_fu_467_p2 = (or_ln746_fu_459_p2 & or_ln746_1_fu_463_p2);

assign and_ln757_1_fu_265_p2 = (icmp_ln837_1_fu_259_p2 & icmp_ln833_7_fu_253_p2);

assign and_ln757_fu_247_p2 = (icmp_ln837_fu_241_p2 & icmp_ln833_3_fu_235_p2);

assign and_ln762_fu_283_p2 = (icmp_ln833_fu_271_p2 & icmp_ln833_4_fu_277_p2);

assign and_ln766_fu_301_p2 = (icmp_ln833_6_fu_295_p2 & icmp_ln833_5_fu_289_p2);

assign and_ln794_1_fu_321_p2 = (icmp_ln833_4_fu_277_p2 & icmp_ln833_3_fu_235_p2);

assign and_ln794_fu_315_p2 = (icmp_ln833_7_fu_253_p2 & icmp_ln833_6_fu_295_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign b_fu_356_p1 = p_Result_51_fu_348_p3;

assign bitcast_ln512_1_fu_443_p1 = p_Result_45_fu_435_p3;

assign bitcast_ln512_2_fu_431_p1 = p_Result_46_fu_423_p3;

assign bitcast_ln512_3_fu_419_p1 = p_Result_47_fu_411_p3;

assign bitcast_ln512_4_fu_407_p1 = p_Result_48_fu_399_p3;

assign bitcast_ln512_5_fu_395_p1 = p_Result_49_fu_387_p3;

assign bitcast_ln512_fu_455_p1 = p_Result_44_fu_447_p3;

assign bitcast_ln822_1_fu_504_p1 = xor_ln822_fu_498_p2;

assign bitcast_ln822_fu_494_p1 = c_reg_82;

assign bitcast_ln826_1_fu_489_p1 = xor_ln826_fu_483_p2;

assign bitcast_ln826_fu_479_p1 = grp_fu_171_p2;

assign grp_atan2_generic_fu_163_ap_start = grp_atan2_generic_fu_163_ap_start_reg;

assign grp_fu_179_p0 = p_Result_50_fu_331_p3;

assign grp_fu_179_p1 = p_Result_51_fu_348_p3;

assign icmp_ln746_1_fu_373_p2 = ((tmp_V_fu_195_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln746_fu_367_p2 = ((tmp_V_19_fu_221_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln833_3_fu_235_p2 = ((tmp_V_19_fu_221_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln833_4_fu_277_p2 = ((tmp_V_20_fu_231_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_5_fu_289_p2 = ((tmp_V_fu_195_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_6_fu_295_p2 = ((tmp_V_18_fu_205_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_7_fu_253_p2 = ((tmp_V_fu_195_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln833_8_fu_361_p2 = ((p_Result_51_fu_348_p3 == p_Result_50_fu_331_p3) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_271_p2 = ((tmp_V_19_fu_221_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln837_1_fu_259_p2 = ((tmp_V_18_fu_205_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln837_fu_241_p2 = ((tmp_V_20_fu_231_p1 != 52'd0) ? 1'b1 : 1'b0);

assign or_ln746_1_fu_463_p2 = (icmp_ln833_6_reg_537 | icmp_ln746_1_reg_580);

assign or_ln746_fu_459_p2 = (icmp_ln833_4_reg_524 | icmp_ln746_reg_575);

assign p_Result_43_fu_187_p3 = p_Val2_s_fu_183_p1[32'd63];

assign p_Result_44_fu_447_p3 = {{p_Result_s_fu_213_p3}, {63'd4614256656552045848}};

assign p_Result_45_fu_435_p3 = {{p_Result_s_fu_213_p3}, {63'd0}};

assign p_Result_46_fu_423_p3 = {{p_Result_s_fu_213_p3}, {63'd4609753056924675352}};

assign p_Result_47_fu_411_p3 = {{p_Result_s_fu_213_p3}, {63'd4614256656552045848}};

assign p_Result_48_fu_399_p3 = {{p_Result_s_fu_213_p3}, {63'd0}};

assign p_Result_49_fu_387_p3 = {{p_Result_s_fu_213_p3}, {63'd4609753056924675352}};

assign p_Result_50_fu_331_p3 = {{1'd0}, {trunc_ln368_fu_327_p1}};

assign p_Result_51_fu_348_p3 = {{1'd0}, {trunc_ln368_1_fu_344_p1}};

assign p_Result_s_fu_213_p3 = p_Val2_60_fu_209_p1[32'd63];

assign p_Val2_60_fu_209_p1 = y_in;

assign p_Val2_s_fu_183_p1 = x_in;

assign select_ln809_fu_379_p3 = ((p_Result_s_fu_213_p3[0:0] === 1'b1) ? 64'd13833125093779451160 : 64'd4609753056924675352);

assign tmp_V_18_fu_205_p1 = p_Val2_s_fu_183_p1[51:0];

assign tmp_V_19_fu_221_p4 = {{p_Val2_60_fu_209_p1[62:52]}};

assign tmp_V_20_fu_231_p1 = p_Val2_60_fu_209_p1[51:0];

assign tmp_V_fu_195_p4 = {{p_Val2_s_fu_183_p1[62:52]}};

assign tmp_s_fu_307_p3 = {{p_Result_43_fu_187_p3}, {p_Result_s_fu_213_p3}};

assign trunc_ln368_1_fu_344_p1 = p_Val2_s_fu_183_p1[62:0];

assign trunc_ln368_fu_327_p1 = p_Val2_60_fu_209_p1[62:0];

assign xor_ln822_fu_498_p2 = (bitcast_ln822_fu_494_p1 ^ 64'd9223372036854775808);

assign xor_ln826_fu_483_p2 = (bitcast_ln826_fu_479_p1 ^ 64'd9223372036854775808);

always @ (posedge ap_clk) begin
    a_reg_558[63] <= 1'b0;
    b_reg_565[63] <= 1'b0;
end

endmodule //atan2_cordic_double_s
