Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\ipcore_dir\clocking_wizard.v" into library work
Parsing module <clocking_wizard>.
Analyzing Verilog file "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\ipcore_dir\PIC_ROM.v" into library work
Parsing module <PIC_ROM>.
Analyzing Verilog file "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clocking_wizard>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=25,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=24,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=41.666,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\ipcore_dir\clocking_wizard.v" Line 120: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\ipcore_dir\clocking_wizard.v" Line 121: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\ipcore_dir\clocking_wizard.v" Line 122: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\ipcore_dir\clocking_wizard.v" Line 123: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <PIC_ROM>.
WARNING:HDLCompiler:1499 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\ipcore_dir\PIC_ROM.v" Line 39: Empty module <PIC_ROM> remains a black box.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\vga640x480.v" Line 53: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\vga640x480.v" Line 54: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\vga640x480.v" Line 81: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\vga640x480.v" Line 84: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\top.v" Line 106: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\top.v" Line 129: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\top.v" Line 135: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\top.v".
    Found 10-bit register for signal <r21>.
    Found 10-bit register for signal <r12>.
    Found 10-bit register for signal <r22>.
    Found 10-bit register for signal <r32>.
    Found 16-bit register for signal <temp>.
    Found 2-bit register for signal <VGA_R>.
    Found 16-bit register for signal <addra>.
    Found 10-bit register for signal <r13>.
    Found 2-bit register for signal <c>.
    Found 10-bit register for signal <r23>.
    Found 10-bit register for signal <r33>.
    Found 10-bit register for signal <a22>.
    Found 10-bit register for signal <r11>.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_6_OUT> created at line 106.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_7_OUT> created at line 106.
    Found 32-bit adder for signal <n0136> created at line 106.
    Found 16-bit adder for signal <temp[15]_GND_1_o_add_36_OUT> created at line 129.
    Found 16-bit adder for signal <temp[15]_GND_1_o_add_38_OUT> created at line 135.
    Found 32x8-bit multiplier for signal <n0135> created at line 106.
    Found 10-bit comparator greater for signal <GND_1_o_x[9]_LessThan_2_o> created at line 98
    Found 10-bit comparator greater for signal <x[9]_GND_1_o_LessThan_3_o> created at line 98
    Found 9-bit comparator greater for signal <GND_1_o_y[8]_LessThan_4_o> created at line 98
    Found 9-bit comparator greater for signal <y[8]_PWR_1_o_LessThan_5_o> created at line 98
    Found 10-bit comparator greater for signal <r22[9]_r21[9]_LessThan_74_o> created at line 154
    Found 10-bit comparator greater for signal <r23[9]_r22[9]_LessThan_76_o> created at line 155
    Found 10-bit comparator greater for signal <r21[9]_r22[9]_LessThan_78_o> created at line 156
    Found 10-bit comparator greater for signal <r22[9]_r23[9]_LessThan_80_o> created at line 157
    Found 10-bit comparator greater for signal <r21[9]_r23[9]_LessThan_82_o> created at line 158
    Found 10-bit comparator greater for signal <r23[9]_r21[9]_LessThan_83_o> created at line 158
    Found 10-bit comparator greater for signal <r22[9]_r23[9]_LessThan_85_o> created at line 159
    Found 10-bit comparator greater for signal <r23[9]_r22[9]_LessThan_86_o> created at line 159
    Found 10-bit comparator greater for signal <r23[9]_r23[9]_LessThan_88_o> created at line 160
    Found 10-bit comparator greater for signal <r23[9]_r23[9]_LessThan_89_o> created at line 160
    Found 10-bit comparator greater for signal <r22[9]_r12[9]_LessThan_125_o> created at line 181
    Found 10-bit comparator greater for signal <r32[9]_r22[9]_LessThan_127_o> created at line 182
    Found 10-bit comparator greater for signal <r12[9]_r22[9]_LessThan_129_o> created at line 183
    Found 10-bit comparator greater for signal <r22[9]_r32[9]_LessThan_131_o> created at line 184
    Found 10-bit comparator greater for signal <r12[9]_r32[9]_LessThan_133_o> created at line 185
    Found 10-bit comparator greater for signal <r32[9]_r12[9]_LessThan_134_o> created at line 185
    Found 10-bit comparator greater for signal <r22[9]_r32[9]_LessThan_136_o> created at line 186
    Found 10-bit comparator greater for signal <r32[9]_r22[9]_LessThan_137_o> created at line 186
    Found 10-bit comparator greater for signal <r32[9]_r32[9]_LessThan_139_o> created at line 187
    Found 10-bit comparator greater for signal <r32[9]_r32[9]_LessThan_140_o> created at line 187
    Found 10-bit comparator greater for signal <r22[9]_r11[9]_LessThan_159_o> created at line 200
    Found 10-bit comparator greater for signal <r33[9]_r22[9]_LessThan_161_o> created at line 201
    Found 10-bit comparator greater for signal <r11[9]_r22[9]_LessThan_163_o> created at line 202
    Found 10-bit comparator greater for signal <r22[9]_r33[9]_LessThan_165_o> created at line 203
    Found 10-bit comparator greater for signal <r11[9]_r33[9]_LessThan_167_o> created at line 204
    Found 10-bit comparator greater for signal <r33[9]_r11[9]_LessThan_168_o> created at line 204
    Found 10-bit comparator greater for signal <r22[9]_r33[9]_LessThan_170_o> created at line 205
    Found 10-bit comparator greater for signal <r33[9]_r22[9]_LessThan_171_o> created at line 205
    Found 10-bit comparator greater for signal <r33[9]_r33[9]_LessThan_173_o> created at line 206
    Found 10-bit comparator greater for signal <r33[9]_r33[9]_LessThan_174_o> created at line 206
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred 126 D-type flip-flop(s).
	inferred  34 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <clocking_wizard>.
    Related source file is "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\ipcore_dir\clocking_wizard.v".
    Summary:
	no macro.
Unit <clocking_wizard> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\NP\Desktop\AZ_FPGA\Lab7\median_qazavi\vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_6_OUT> created at line 53.
    Found 10-bit adder for signal <v_count[9]_GND_7_o_add_13_OUT> created at line 81.
    Found 10-bit adder for signal <h_count[9]_GND_7_o_add_14_OUT> created at line 84.
    Found 10-bit comparator lessequal for signal <n0000> created at line 49
    Found 10-bit comparator greater for signal <h_count[9]_GND_7_o_LessThan_2_o> created at line 49
    Found 10-bit comparator lessequal for signal <n0005> created at line 50
    Found 10-bit comparator greater for signal <v_count[9]_GND_7_o_LessThan_4_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0012> created at line 54
    Found 10-bit comparator greater for signal <h_count[9]_GND_7_o_LessThan_10_o> created at line 60
    Found 10-bit comparator greater for signal <GND_7_o_v_count[9]_LessThan_11_o> created at line 60
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga640x480> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
 16-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 15
 10-bit register                                       : 11
 16-bit register                                       : 2
 2-bit register                                        : 2
# Comparators                                          : 41
 10-bit comparator greater                             : 36
 10-bit comparator lessequal                           : 3
 9-bit comparator greater                              : 2
# Multiplexers                                         : 24
 10-bit 2-to-1 multiplexer                             : 20
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/PIC_ROM.ngc>.
Loading core <PIC_ROM> for timing and area information for instance <ROM_PIC>.
WARNING:Xst:1293 - FF/Latch <r33_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r33_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r13_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r13_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r23_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r23_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r12_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r12_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r22_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r22_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r32_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r32_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r21_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r21_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r11_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r11_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <a22_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_9> of sequential type is unconnected in block <top>.

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga640x480> synthesized (advanced).
WARNING:Xst:2677 - Node <a22_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <a22_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
 16-bit adder                                          : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 118
 Flip-Flops                                            : 118
# Comparators                                          : 41
 10-bit comparator greater                             : 36
 10-bit comparator lessequal                           : 3
 9-bit comparator greater                              : 2
# Multiplexers                                         : 24
 10-bit 2-to-1 multiplexer                             : 20
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <r13_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r13_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r23_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r23_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r33_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r33_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r12_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r12_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r22_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r22_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r32_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r32_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r21_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r21_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r11_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r11_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n01351> of sequential type is unconnected in block <top>.
INFO:Xst:1901 - Instance clocking_wizard/pll_base_inst in unit clocking_wizard/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...

Optimizing unit <vga640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 7.
FlipFlop r11_7 has been replicated 1 time(s)
FlipFlop r12_7 has been replicated 1 time(s)
FlipFlop r22_0 has been replicated 1 time(s)
FlipFlop r22_1 has been replicated 2 time(s)
FlipFlop r22_2 has been replicated 2 time(s)
FlipFlop r22_3 has been replicated 2 time(s)
FlipFlop r22_4 has been replicated 2 time(s)
FlipFlop r22_5 has been replicated 1 time(s)
FlipFlop r22_6 has been replicated 1 time(s)
FlipFlop r22_7 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 137
 Flip-Flops                                            : 137

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 434
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 18
#      LUT3                        : 47
#      LUT4                        : 8
#      LUT5                        : 67
#      LUT6                        : 171
#      MUXCY                       : 43
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 47
# FlipFlops/Latches                : 143
#      FDE                         : 119
#      FDR                         : 14
#      FDRE                        : 10
# RAMS                             : 25
#      RAMB16BWER                  : 24
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 9
#      IBUFG                       : 1
#      OBUF                        : 8
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             143  out of  11440     1%  
 Number of Slice LUTs:                  338  out of   5720     5%  
    Number used as Logic:               338  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    431
   Number with an unused Flip Flop:     288  out of    431    66%  
   Number with an unused LUT:            93  out of    431    21%  
   Number of fully used LUT-FF pairs:    50  out of    431    11%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    102     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               25  out of     32    78%  
    Number using Block RAM only:         25
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     16     6%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                                                                                                             | Load  |
-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
clocking_wizard/pll_base_inst/CLKOUT1| BUFG                                                                                                                              | 73    |
clocking_wizard/pll_base_inst/CLKOUT0| BUFG                                                                                                                              | 95    |
ROM_PIC/N1                           | NONE(ROM_PIC/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 25    |
-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.485ns (Maximum Frequency: 105.434MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.612ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocking_wizard/pll_base_inst/CLKOUT1'
  Clock period: 3.550ns (frequency: 281.714MHz)
  Total number of paths / destination ports: 798 / 455
-------------------------------------------------------------------------
Delay:               3.550ns (Levels of Logic = 3)
  Source:            ROM_PIC/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:       r13_0 (FF)
  Source Clock:      clocking_wizard/pll_base_inst/CLKOUT1 rising
  Destination Clock: clocking_wizard/pll_base_inst/CLKOUT1 rising

  Data Path: ROM_PIC/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to r13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0    1   1.650   0.580  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<0>)
     LUT5:I4->O            1   0.205   0.808  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux2_SW0 (N2)
     LUT6:I3->O            3   0.205   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux2 (douta<0>)
     end scope: 'ROM_PIC:douta<0>'
     FDE:D                     0.102          r13_0
    ----------------------------------------
    Total                      3.550ns (2.162ns logic, 1.388ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocking_wizard/pll_base_inst/CLKOUT0'
  Clock period: 9.485ns (frequency: 105.434MHz)
  Total number of paths / destination ports: 53907 / 162
-------------------------------------------------------------------------
Delay:               9.485ns (Levels of Logic = 8)
  Source:            r22_0 (FF)
  Destination:       a22_6 (FF)
  Source Clock:      clocking_wizard/pll_base_inst/CLKOUT0 rising
  Destination Clock: clocking_wizard/pll_base_inst/CLKOUT0 rising

  Data Path: r22_0 to a22_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.072  r22_0 (r22_0)
     LUT6:I5->O            3   0.205   0.995  r22[9]_r12[9]_LessThan_125_o3 (r22[9]_r12[9]_LessThan_125_o1)
     LUT5:I0->O            6   0.203   0.745  r22[9]_r12[9]_LessThan_125_o21 (r22[9]_r12[9]_LessThan_125_o)
     LUT3:I2->O            1   0.205   0.684  r32[9]_r22[9]_LessThan_127_o23 (r32[9]_r22[9]_LessThan_127_o23)
     LUT5:I3->O            3   0.203   0.651  r32[9]_r22[9]_LessThan_127_o24 (r32[9]_r22[9]_LessThan_127_o)
     LUT6:I5->O            4   0.205   0.684  r12[9]_r32[9]_LessThan_133_o1 (r12[9]_r32[9]_LessThan_133_o2)
     LUT6:I5->O            1   0.205   0.827  r12[9]_r32[9]_AND_1043_o3_SW5 (N475)
     LUT6:I2->O            1   0.203   0.808  _n0325_inv1 (_n0325_inv1)
     LUT6:I3->O            2   0.205   0.616  _n0325_inv6 (_n0325_inv)
     FDE:CE                    0.322          a22_6
    ----------------------------------------
    Total                      9.485ns (2.403ns logic, 7.082ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocking_wizard/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Offset:              5.612ns (Levels of Logic = 3)
  Source:            vga_sync/v_count_2 (FF)
  Destination:       o_vs (PAD)
  Source Clock:      clocking_wizard/pll_base_inst/CLKOUT0 rising

  Data Path: vga_sync/v_count_2 to o_vs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.028  vga_sync/v_count_2 (vga_sync/v_count_2)
     LUT5:I0->O            1   0.203   0.580  vga_sync/o_vs_SW0 (N90)
     LUT6:I5->O            1   0.205   0.579  vga_sync/o_vs (o_vs_OBUF)
     OBUF:I->O                 2.571          o_vs_OBUF (o_vs)
    ----------------------------------------
    Total                      5.612ns (3.426ns logic, 2.186ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocking_wizard/pll_base_inst/CLKOUT0
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clocking_wizard/pll_base_inst/CLKOUT0|    9.485|         |         |         |
clocking_wizard/pll_base_inst/CLKOUT1|    9.183|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocking_wizard/pll_base_inst/CLKOUT1
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clocking_wizard/pll_base_inst/CLKOUT0|    2.066|         |         |         |
clocking_wizard/pll_base_inst/CLKOUT1|    3.550|         |         |         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.67 secs
 
--> 

Total memory usage is 4542560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   61 (   0 filtered)
Number of infos    :    3 (   0 filtered)

