Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 15 17:47:44 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopUnrollingFactor4_top_timing_summary_routed.rpt -pb firConvolutionLoopUnrollingFactor4_top_timing_summary_routed.pb -rpx firConvolutionLoopUnrollingFactor4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopUnrollingFactor4_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.257        0.000                      0                  541        0.129        0.000                      0                  541        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               4.257        0.000                      0                  541        0.129        0.000                      0                  541        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        4.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.578ns (48.364%)  route 2.752ns (51.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.822     5.066    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     7.520 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DOADO[31]
                         net (fo=2, routed)           1.452     8.972    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/shiftRegister_q0[31]
    SLICE_X107Y63        LUT4 (Prop_lut4_I0_O)        0.124     9.096 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/reg_176[31]_i_2/O
                         net (fo=17, routed)          1.301    10.397    firConvolutionLoopUnrollingFactor4_IP/U0/p_1_in[31]
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.457    15.051    
                         clock uncertainty           -0.035    15.016    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    14.654    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.578ns (48.368%)  route 2.752ns (51.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.822     5.066    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     7.520 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DOADO[31]
                         net (fo=2, routed)           1.452     8.972    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/shiftRegister_q0[31]
    SLICE_X107Y63        LUT4 (Prop_lut4_I0_O)        0.124     9.096 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/reg_176[31]_i_2/O
                         net (fo=17, routed)          1.300    10.396    firConvolutionLoopUnrollingFactor4_IP/U0/p_1_in[31]
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.457    15.051    
                         clock uncertainty           -0.035    15.016    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    14.654    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.578ns (48.368%)  route 2.752ns (51.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.822     5.066    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     7.520 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DOADO[31]
                         net (fo=2, routed)           1.452     8.972    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/shiftRegister_q0[31]
    SLICE_X107Y63        LUT4 (Prop_lut4_I0_O)        0.124     9.096 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/reg_176[31]_i_2/O
                         net (fo=17, routed)          1.300    10.396    firConvolutionLoopUnrollingFactor4_IP/U0/p_1_in[31]
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.457    15.051    
                         clock uncertainty           -0.035    15.016    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    14.654    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.578ns (48.568%)  route 2.730ns (51.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.822     5.066    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     7.520 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DOADO[31]
                         net (fo=2, routed)           1.452     8.972    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/shiftRegister_q0[31]
    SLICE_X107Y63        LUT4 (Prop_lut4_I0_O)        0.124     9.096 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/reg_176[31]_i_2/O
                         net (fo=17, routed)          1.278    10.374    firConvolutionLoopUnrollingFactor4_IP/U0/p_1_in[31]
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.457    15.051    
                         clock uncertainty           -0.035    15.016    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    14.654    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.578ns (48.568%)  route 2.730ns (51.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.822     5.066    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     7.520 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DOADO[31]
                         net (fo=2, routed)           1.452     8.972    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/shiftRegister_q0[31]
    SLICE_X107Y63        LUT4 (Prop_lut4_I0_O)        0.124     9.096 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/reg_176[31]_i_2/O
                         net (fo=17, routed)          1.278    10.374    firConvolutionLoopUnrollingFactor4_IP/U0/p_1_in[31]
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.457    15.051    
                         clock uncertainty           -0.035    15.016    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    14.654    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.578ns (48.568%)  route 2.730ns (51.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.822     5.066    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     7.520 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DOADO[31]
                         net (fo=2, routed)           1.452     8.972    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/shiftRegister_q0[31]
    SLICE_X107Y63        LUT4 (Prop_lut4_I0_O)        0.124     9.096 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/reg_176[31]_i_2/O
                         net (fo=17, routed)          1.278    10.374    firConvolutionLoopUnrollingFactor4_IP/U0/p_1_in[31]
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.457    15.051    
                         clock uncertainty           -0.035    15.016    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362    14.654    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.578ns (48.568%)  route 2.730ns (51.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.822     5.066    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     7.520 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DOADO[31]
                         net (fo=2, routed)           1.452     8.972    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/shiftRegister_q0[31]
    SLICE_X107Y63        LUT4 (Prop_lut4_I0_O)        0.124     9.096 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/reg_176[31]_i_2/O
                         net (fo=17, routed)          1.278    10.374    firConvolutionLoopUnrollingFactor4_IP/U0/p_1_in[31]
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.457    15.051    
                         clock uncertainty           -0.035    15.016    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    14.654    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.872     5.115    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y24          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.321 r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/PCOUT[0]
                         net (fo=1, routed)           0.002     9.323    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2_n_156
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.494    15.088    
                         clock uncertainty           -0.035    15.053    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.653    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.872     5.115    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y24          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.321 r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/PCOUT[10]
                         net (fo=1, routed)           0.002     9.323    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2_n_146
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.494    15.088    
                         clock uncertainty           -0.035    15.053    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.653    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 14.595 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.872     5.115    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y24          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.321 r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/PCOUT[11]
                         net (fo=1, routed)           0.002     9.323    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2_n_145
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.693    14.595    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
                         clock pessimism              0.494    15.088    
                         clock uncertainty           -0.035    15.053    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.653    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0
  -------------------------------------------------------------------
                         required time                         13.653    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  4.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.077%)  route 0.290ns (60.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.631     1.498    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X106Y64        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[11]/Q
                         net (fo=1, routed)           0.087     1.725    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_4[11]
    SLICE_X107Y64        LUT4 (Prop_lut4_I3_O)        0.045     1.770 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_i_31/O
                         net (fo=1, routed)           0.203     1.974    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/d0[11]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.916     2.032    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.483     1.549    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.845    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.077%)  route 0.290ns (60.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.631     1.498    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X106Y63        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[19]/Q
                         net (fo=1, routed)           0.087     1.725    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_4[19]
    SLICE_X107Y63        LUT4 (Prop_lut4_I3_O)        0.045     1.770 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_i_23/O
                         net (fo=1, routed)           0.203     1.974    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/d0[19]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.916     2.032    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.483     1.549    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.845    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.683%)  route 0.308ns (62.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.633     1.500    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X106Y60        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_182_reg[18]/Q
                         net (fo=1, routed)           0.105     1.746    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_4[18]
    SLICE_X107Y59        LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_i_24/O
                         net (fo=1, routed)           0.203     1.993    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/d0[18]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.916     2.032    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.483     1.549    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.845    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.338%)  route 0.375ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.604     1.471    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X105Y63        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y63        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[23]/Q
                         net (fo=1, routed)           0.375     1.986    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/Q[23]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.919     2.035    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.531    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.296     1.827    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/tmp_8_reg_323_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/i_reg_140_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.632     1.499    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X109Y62        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_8_reg_323_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  firConvolutionLoopUnrollingFactor4_IP/U0/tmp_8_reg_323_reg[1]/Q
                         net (fo=2, routed)           0.117     1.757    firConvolutionLoopUnrollingFactor4_IP/U0/tmp_8_reg_323[1]
    SLICE_X106Y62        FDSE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/i_reg_140_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.901     2.016    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X106Y62        FDSE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/i_reg_140_reg[1]/C
                         clock pessimism             -0.503     1.514    
    SLICE_X106Y62        FDSE (Hold_fdse_C_D)         0.070     1.584    firConvolutionLoopUnrollingFactor4_IP/U0/i_reg_140_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.715%)  route 0.370ns (69.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.604     1.471    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X104Y63        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[11]/Q
                         net (fo=1, routed)           0.370     2.005    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/Q[11]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.919     2.035    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.531    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.827    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.595%)  route 0.372ns (69.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.605     1.472    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X104Y62        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y62        FDRE (Prop_fdre_C_Q)         0.164     1.636 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[19]/Q
                         net (fo=1, routed)           0.372     2.008    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/Q[19]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.919     2.035    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.531    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.296     1.827    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.558%)  route 0.373ns (69.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.606     1.473    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X104Y61        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[10]/Q
                         net (fo=1, routed)           0.373     2.009    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/Q[10]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.919     2.035    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.531    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.827    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.236%)  route 0.396ns (73.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.606     1.473    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X105Y61        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[24]/Q
                         net (fo=1, routed)           0.396     2.010    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/Q[24]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.919     2.035    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.531    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.296     1.827    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.382%)  route 0.376ns (69.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.605     1.472    firConvolutionLoopUnrollingFactor4_IP/U0/ap_clk
    SLICE_X104Y62        FDRE                                         r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y62        FDRE (Prop_fdre_C_Q)         0.164     1.636 r  firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[14]/Q
                         net (fo=1, routed)           0.376     2.011    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/Q[14]
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.919     2.035    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.531    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.827    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y25     firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y12    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y12    firConvolutionLoopUnrollingFactor4_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y24     firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_fu_283_p2/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y60   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y62   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y62   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y63   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y63   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y60   firConvolutionLoopUnrollingFactor4_IP/U0/accumulator_reg_152_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y60   firConvolutionLoopUnrollingFactor4_IP/U0/accumulator_reg_152_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y60   firConvolutionLoopUnrollingFactor4_IP/U0/accumulator_reg_152_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y60   firConvolutionLoopUnrollingFactor4_IP/U0/accumulator_reg_152_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y61   firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y61   firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y62   firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y62   firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y62   firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y61   firConvolutionLoopUnrollingFactor4_IP/U0/reg_176_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y65   firConvolutionLoopUnrollingFactor4_IP/U0/accumulator_reg_152_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y65   firConvolutionLoopUnrollingFactor4_IP/U0/accumulator_reg_152_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y65   firConvolutionLoopUnrollingFactor4_IP/U0/accumulator_reg_152_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y65   firConvolutionLoopUnrollingFactor4_IP/U0/accumulator_reg_152_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y60   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y62   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y62   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y63   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y63   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y63   firConvolutionLoopUnrollingFactor4_IP/U0/tmp_10_reg_356_reg[14]/C



