#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\va_math.vpi";
S_000001b340802200 .scope module, "uart_top" "uart_top" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST_I";
    .port_info 1 /INPUT 1 "CLK_I";
    .port_info 2 /INPUT 1 "CYC_I";
    .port_info 3 /INPUT 1 "STB_I";
    .port_info 4 /INPUT 4 "ADR_I";
    .port_info 5 /INPUT 8 "DAT_I";
    .port_info 6 /INPUT 1 "WE_I";
    .port_info 7 /OUTPUT 1 "ACK_O";
    .port_info 8 /OUTPUT 8 "DAT_O";
    .port_info 9 /INPUT 1 "uart_rx_i";
    .port_info 10 /OUTPUT 1 "uart_tx_o";
    .port_info 11 /OUTPUT 1 "uart_irq_o";
L_000001b3407fd4d0 .functor BUFZ 1, v000001b3408634e0_0, C4<0>, C4<0>, C4<0>;
o000001b340813318 .functor BUFZ 1, C4<z>; HiZ drive
L_000001b3408e8b60 .functor AND 1, o000001b340813318, L_000001b34086e5d0, C4<1>, C4<1>;
L_000001b3408e8770 .functor AND 1, o000001b340813318, L_000001b34086e030, C4<1>, C4<1>;
L_000001b3408e8fc0 .functor AND 1, o000001b340813318, L_000001b34086f1b0, C4<1>, C4<1>;
o000001b340813348 .functor BUFZ 1, C4<z>; HiZ drive
L_000001b3408e8bd0 .functor AND 1, L_000001b3408e8770, o000001b340813348, C4<1>, C4<1>;
L_000001b3408e89a0 .functor AND 1, L_000001b3408e8b60, L_000001b34086e530, C4<1>, C4<1>;
v000001b340864ac0_0 .var "ACK_O", 0 0;
o000001b340813258 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001b340863d00_0 .net "ADR_I", 3 0, o000001b340813258;  0 drivers
o000001b340812a18 .functor BUFZ 1, C4<z>; HiZ drive
v000001b340864c00_0 .net "CLK_I", 0 0, o000001b340812a18;  0 drivers
o000001b340813288 .functor BUFZ 1, C4<z>; HiZ drive
v000001b340863300_0 .net "CYC_I", 0 0, o000001b340813288;  0 drivers
o000001b340812e98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b340864f20_0 .net "DAT_I", 7 0, o000001b340812e98;  0 drivers
v000001b340864700_0 .var "DAT_O", 7 0;
o000001b3408132e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b340863080_0 .net "RST_I", 0 0, o000001b3408132e8;  0 drivers
v000001b340863440_0 .net "STB_I", 0 0, o000001b340813318;  0 drivers
v000001b340863120_0 .net "WE_I", 0 0, o000001b340813348;  0 drivers
L_000001b3408a0118 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001b3408647a0_0 .net/2u *"_ivl_12", 3 0, L_000001b3408a0118;  1 drivers
v000001b340864840_0 .net *"_ivl_14", 0 0, L_000001b34086e030;  1 drivers
L_000001b3408a0160 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001b3408648e0_0 .net/2u *"_ivl_18", 3 0, L_000001b3408a0160;  1 drivers
L_000001b3408a0088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b3408631c0_0 .net/2u *"_ivl_2", 5 0, L_000001b3408a0088;  1 drivers
v000001b340864980_0 .net *"_ivl_20", 0 0, L_000001b34086f1b0;  1 drivers
v000001b340863620_0 .net *"_ivl_27", 0 0, L_000001b34086e530;  1 drivers
L_000001b3408a00d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001b340863760_0 .net/2u *"_ivl_6", 3 0, L_000001b3408a00d0;  1 drivers
v000001b34086db30_0 .net *"_ivl_8", 0 0, L_000001b34086e5d0;  1 drivers
v000001b34086d810_0 .net "uart_RBR", 7 0, L_000001b3408e8c40;  1 drivers
v000001b34086e2b0_0 .net "uart_SR", 7 0, L_000001b34086dd10;  1 drivers
v000001b34086ea30_0 .net "uart_irq_o", 0 0, L_000001b3407fd4d0;  1 drivers
v000001b34086e8f0_0 .net "uart_is_RBR", 0 0, L_000001b3408e8b60;  1 drivers
v000001b34086dbd0_0 .net "uart_is_SR", 0 0, L_000001b3408e8fc0;  1 drivers
v000001b34086ead0_0 .net "uart_is_THR", 0 0, L_000001b3408e8770;  1 drivers
o000001b340812bc8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b34086ecb0_0 .net "uart_rx_i", 0 0, o000001b340812bc8;  0 drivers
v000001b34086eb70_0 .net "uart_rx_valid", 0 0, v000001b3408634e0_0;  1 drivers
v000001b34086ec10_0 .net "uart_tx_busy", 0 0, v000001b340863c60_0;  1 drivers
v000001b34086d950_0 .net "uart_tx_done", 0 0, L_000001b3408e8540;  1 drivers
v000001b34086e170_0 .net "uart_tx_o", 0 0, L_000001b3408e8f50;  1 drivers
L_000001b34086dd10 .concat [ 1 1 6 0], v000001b340863c60_0, v000001b3408634e0_0, L_000001b3408a0088;
L_000001b34086e5d0 .cmp/eq 4, o000001b340813258, L_000001b3408a00d0;
L_000001b34086e030 .cmp/eq 4, o000001b340813258, L_000001b3408a0118;
L_000001b34086f1b0 .cmp/eq 4, o000001b340813258, L_000001b3408a0160;
L_000001b34086e530 .reduce/nor o000001b340813348;
S_000001b3407f0470 .scope module, "RX" "uart_rx" 2 59, 3 1 0, S_000001b340802200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rx_i";
    .port_info 2 /INPUT 1 "stb_i";
    .port_info 3 /OUTPUT 1 "valid_data_o";
    .port_info 4 /OUTPUT 8 "data_o";
P_000001b340802460 .param/l "DONE" 1 3 34, C4<10000>;
P_000001b340802498 .param/l "IDLE" 1 3 30, C4<00001>;
P_000001b3408024d0 .param/l "RECEIVE" 1 3 32, C4<00100>;
P_000001b340802508 .param/l "START" 1 3 31, C4<00010>;
P_000001b340802540 .param/l "STOP" 1 3 33, C4<01000>;
P_000001b340802578 .param/l "TICKS_PER_BIT" 0 3 3, +C4<00000000000000000000000000100000>;
L_000001b3408e8c40 .functor BUFZ 8, v000001b340863260_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b3407dae90_0 .net *"_ivl_12", 31 0, L_000001b34086e490;  1 drivers
L_000001b3408a02c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3407db930_0 .net *"_ivl_15", 26 0, L_000001b3408a02c8;  1 drivers
L_000001b3408a0310 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001b3407dbb10_0 .net/2u *"_ivl_16", 31 0, L_000001b3408a0310;  1 drivers
L_000001b3408a0358 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001b3407db390_0 .net/2u *"_ivl_20", 3 0, L_000001b3408a0358;  1 drivers
v000001b3407db070_0 .net *"_ivl_4", 31 0, L_000001b34086ed50;  1 drivers
L_000001b3408a0238 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3407db430_0 .net *"_ivl_7", 26 0, L_000001b3408a0238;  1 drivers
L_000001b3408a0280 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v000001b340863800_0 .net/2u *"_ivl_8", 31 0, L_000001b3408a0280;  1 drivers
v000001b340864660_0 .net "clk_i", 0 0, o000001b340812a18;  alias, 0 drivers
v000001b340864ca0_0 .net "data_o", 7 0, L_000001b3408e8c40;  alias, 1 drivers
v000001b340864de0_0 .net "full_rx_bits", 0 0, L_000001b34086e350;  1 drivers
v000001b340864e80_0 .net "full_ticks", 0 0, L_000001b34086d6d0;  1 drivers
v000001b340863f80_0 .net "half_ticks", 0 0, L_000001b34086e210;  1 drivers
v000001b340863940_0 .var "next_state", 4 0;
v000001b3408633a0_0 .var "rx_bit_counter", 3 0;
v000001b340863260_0 .var "rx_data", 7 0;
v000001b3408634e0_0 .var "rx_done", 0 0;
v000001b3408642a0_0 .net "rx_i", 0 0, o000001b340812bc8;  alias, 0 drivers
v000001b340863da0_0 .var "state", 4 0;
v000001b340864b60_0 .net "stb_i", 0 0, L_000001b3408e89a0;  1 drivers
v000001b3408638a0_0 .var "ticks_counter", 4 0;
v000001b340864020_0 .net "valid_data_o", 0 0, v000001b3408634e0_0;  alias, 1 drivers
E_000001b34080aa60 .event posedge, v000001b340864660_0;
E_000001b34080aae0/0 .event anyedge, v000001b340863da0_0, v000001b3408642a0_0, v000001b340863f80_0, v000001b340864e80_0;
E_000001b34080aae0/1 .event anyedge, v000001b340864de0_0, v000001b340864b60_0;
E_000001b34080aae0 .event/or E_000001b34080aae0/0, E_000001b34080aae0/1;
L_000001b34086ed50 .concat [ 5 27 0 0], v000001b3408638a0_0, L_000001b3408a0238;
L_000001b34086d6d0 .cmp/eq 32, L_000001b34086ed50, L_000001b3408a0280;
L_000001b34086e490 .concat [ 5 27 0 0], v000001b3408638a0_0, L_000001b3408a02c8;
L_000001b34086e210 .cmp/eq 32, L_000001b34086e490, L_000001b3408a0310;
L_000001b34086e350 .cmp/eq 4, v000001b3408633a0_0, L_000001b3408a0358;
S_000001b3407f0710 .scope module, "TX" "uart_tx" 2 49, 4 1 0, S_000001b340802200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "stb_i";
    .port_info 2 /INPUT 8 "data_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "busy_o";
    .port_info 5 /OUTPUT 1 "tx_o";
P_000001b340865040 .param/l "DONE" 1 4 37, C4<10000>;
P_000001b340865078 .param/l "IDLE" 1 4 33, C4<00001>;
P_000001b3408650b0 .param/l "SEND_BITS" 1 4 35, C4<00100>;
P_000001b3408650e8 .param/l "SEND_START" 1 4 34, C4<00010>;
P_000001b340865120 .param/l "SEND_STOP" 1 4 36, C4<01000>;
P_000001b340865158 .param/l "TICKS_PER_BIT" 0 4 3, +C4<00000000000000000000000000100000>;
L_000001b3408e8f50 .functor BUFZ 1, v000001b340863bc0_0, C4<0>, C4<0>, C4<0>;
L_000001b3408e8540 .functor BUFZ 1, v000001b340864200_0, C4<0>, C4<0>, C4<0>;
L_000001b3408a01f0 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v000001b340863e40_0 .net/2u *"_ivl_10", 31 0, L_000001b3408a01f0;  1 drivers
v000001b340863b20_0 .net *"_ivl_6", 31 0, L_000001b34086d8b0;  1 drivers
L_000001b3408a01a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b340864480_0 .net *"_ivl_9", 26 0, L_000001b3408a01a8;  1 drivers
v000001b340863c60_0 .var "busy_flag", 0 0;
v000001b3408640c0_0 .net "busy_o", 0 0, v000001b340863c60_0;  alias, 1 drivers
v000001b340864160_0 .net "clk_i", 0 0, o000001b340812a18;  alias, 0 drivers
v000001b3408639e0_0 .net "data_i", 7 0, o000001b340812e98;  alias, 0 drivers
v000001b340864200_0 .var "done_flag", 0 0;
v000001b340864340_0 .net "done_o", 0 0, L_000001b3408e8540;  alias, 1 drivers
v000001b340864d40_0 .net "full_ticks", 0 0, L_000001b34086f110;  1 drivers
v000001b3408643e0_0 .net "full_tx_bits", 0 0, L_000001b34086d630;  1 drivers
v000001b340864a20_0 .var "next_state", 4 0;
v000001b340863a80_0 .var "state", 4 0;
v000001b340864520_0 .net "stb_i", 0 0, L_000001b3408e8bd0;  1 drivers
v000001b340863580_0 .var "ticks_counter", 4 0;
v000001b3408636c0_0 .var "tx_bit_counter", 3 0;
v000001b3408645c0_0 .var "tx_data", 7 0;
v000001b340863ee0_0 .net "tx_o", 0 0, L_000001b3408e8f50;  alias, 1 drivers
v000001b340863bc0_0 .var "tx_output", 0 0;
E_000001b34080a020/0 .event anyedge, v000001b340863a80_0, v000001b340864520_0, v000001b340864d40_0, v000001b3408643e0_0;
E_000001b34080a020/1 .event anyedge, v000001b3408645c0_0;
E_000001b34080a020 .event/or E_000001b34080a020/0, E_000001b34080a020/1;
L_000001b34086d8b0 .concat [ 5 27 0 0], v000001b340863580_0, L_000001b3408a01a8;
L_000001b34086f110 .cmp/eq 32, L_000001b34086d8b0, L_000001b3408a01f0;
L_000001b34086d630 .part v000001b3408636c0_0, 3, 1;
    .scope S_000001b3407f0710;
T_0 ;
    %wait E_000001b34080a020;
    %load/vec4 v000001b340863a80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b340864200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b340863c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340863bc0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b340864a20_0, 0, 5;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b340864200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b340863c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340863bc0_0, 0, 1;
    %load/vec4 v000001b340864520_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 2, 0, 5;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v000001b340864a20_0, 0, 5;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b340864200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340863c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b340863bc0_0, 0, 1;
    %load/vec4 v000001b340864d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v000001b340864a20_0, 0, 5;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b340864200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340863c60_0, 0, 1;
    %load/vec4 v000001b3408643e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %load/vec4 v000001b3408645c0_0;
    %parti/s 1, 0, 2;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v000001b340863bc0_0, 0, 1;
    %load/vec4 v000001b3408643e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 4, 0, 5;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %store/vec4 v000001b340864a20_0, 0, 5;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b340864200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340863c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340863bc0_0, 0, 1;
    %load/vec4 v000001b340864d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 16, 0, 5;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %store/vec4 v000001b340864a20_0, 0, 5;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340864200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340863c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b340863bc0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b340864a20_0, 0, 5;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b3407f0710;
T_1 ;
    %wait E_000001b34080aa60;
    %load/vec4 v000001b340864a20_0;
    %assign/vec4 v000001b340863a80_0, 0;
    %load/vec4 v000001b340863a80_0;
    %cmpi/e 2, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v000001b340863a80_0;
    %cmpi/e 4, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001b340863a80_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001b340864d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b340863580_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001b340863580_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001b340863580_0, 0;
T_1.3 ;
T_1.0 ;
    %load/vec4 v000001b340863a80_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001b340864d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001b3408636c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001b3408636c0_0, 0;
    %load/vec4 v000001b3408645c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001b3408645c0_0, 0;
T_1.6 ;
T_1.4 ;
    %load/vec4 v000001b340863a80_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000001b340864520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3408636c0_0, 0;
    %load/vec4 v000001b3408639e0_0;
    %assign/vec4 v000001b3408645c0_0, 0;
T_1.10 ;
T_1.8 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b3407f0470;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b340863260_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b3408633a0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b3407f0470;
T_3 ;
    %wait E_000001b34080aae0;
    %load/vec4 v000001b340863da0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3408634e0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b340863940_0, 0, 5;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3408634e0_0, 0, 1;
    %load/vec4 v000001b3408642a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 2, 0, 5;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %store/vec4 v000001b340863940_0, 0, 5;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3408634e0_0, 0, 1;
    %load/vec4 v000001b340863f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b340863940_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b3408638a0_0, 0, 5;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001b340863940_0, 0, 5;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3408634e0_0, 0, 1;
    %load/vec4 v000001b340864e80_0;
    %load/vec4 v000001b340864de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 4, 0, 5;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v000001b340863940_0, 0, 5;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3408634e0_0, 0, 1;
    %load/vec4 v000001b340864e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 16, 0, 5;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v000001b340863940_0, 0, 5;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3408634e0_0, 0, 1;
    %load/vec4 v000001b340864b60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 5;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 16, 0, 5;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %store/vec4 v000001b340863940_0, 0, 5;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b3407f0470;
T_4 ;
    %wait E_000001b34080aa60;
    %load/vec4 v000001b340863da0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3408633a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b3408638a0_0, 0;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001b3408638a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001b3408638a0_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001b340864e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v000001b3408633a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001b3408633a0_0, 0;
    %load/vec4 v000001b3408642a0_0;
    %load/vec4 v000001b340863260_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b340863260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b3408638a0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001b3408638a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001b3408638a0_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001b3408638a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001b3408638a0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b3408638a0_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b3407f0470;
T_5 ;
    %wait E_000001b34080aa60;
    %load/vec4 v000001b340863940_0;
    %assign/vec4 v000001b340863da0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b340802200;
T_6 ;
    %wait E_000001b34080aa60;
    %load/vec4 v000001b340863440_0;
    %assign/vec4 v000001b340864ac0_0, 0;
    %load/vec4 v000001b340863120_0;
    %nor/r;
    %load/vec4 v000001b34086dbd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001b34086e2b0_0;
    %assign/vec4 v000001b340864700_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b340863120_0;
    %nor/r;
    %load/vec4 v000001b34086e8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001b34086d810_0;
    %assign/vec4 v000001b340864700_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "e:\Documents\ceRV32\src\uart_top.v";
    "./uart_rx.v";
    "./uart_tx.v";
