{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 19:29:19 2021 " "Info: Processing started: Mon Jun 07 19:29:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uchebproc -c uchebproc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uchebproc -c uchebproc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory rom:inst2\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|q_a\[15\] register proc:inst\|a\[7\]~reg0 97.16 MHz 10.292 ns Internal " "Info: Clock \"clk\" has Internal fmax of 97.16 MHz between source memory \"rom:inst2\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|q_a\[15\]\" and destination register \"proc:inst\|a\[7\]~reg0\" (period= 10.292 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.977 ns + Longest memory register " "Info: + Longest memory to register delay is 9.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom:inst2\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|q_a\[15\] 1 MEM M4K_X27_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y13; Fanout = 2; MEM Node = 'rom:inst2\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|q_a\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_pu61.tdf" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/db/altsyncram_pu61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.534 ns) 2.092 ns proc:inst\|Equal2~84 2 COMB LCCOMB_X23_Y13_N16 6 " "Info: 2: + IC(1.449 ns) + CELL(0.534 ns) = 2.092 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 6; COMB Node = 'proc:inst\|Equal2~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] proc:inst|Equal2~84 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.614 ns) 3.123 ns proc:inst\|Equal2~86 3 COMB LCCOMB_X23_Y13_N22 10 " "Info: 3: + IC(0.417 ns) + CELL(0.614 ns) = 3.123 ns; Loc. = LCCOMB_X23_Y13_N22; Fanout = 10; COMB Node = 'proc:inst\|Equal2~86'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { proc:inst|Equal2~84 proc:inst|Equal2~86 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 3.730 ns proc:inst\|Equal7~46 4 COMB LCCOMB_X23_Y13_N14 19 " "Info: 4: + IC(0.401 ns) + CELL(0.206 ns) = 3.730 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 19; COMB Node = 'proc:inst\|Equal7~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { proc:inst|Equal2~86 proc:inst|Equal7~46 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.624 ns) 5.951 ns proc:inst\|Add2~928 5 COMB LCCOMB_X17_Y13_N20 2 " "Info: 5: + IC(1.597 ns) + CELL(0.624 ns) = 5.951 ns; Loc. = LCCOMB_X17_Y13_N20; Fanout = 2; COMB Node = 'proc:inst\|Add2~928'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { proc:inst|Equal7~46 proc:inst|Add2~928 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.621 ns) 7.314 ns proc:inst\|Add2~933 6 COMB LCCOMB_X18_Y13_N2 2 " "Info: 6: + IC(0.742 ns) + CELL(0.621 ns) = 7.314 ns; Loc. = LCCOMB_X18_Y13_N2; Fanout = 2; COMB Node = 'proc:inst\|Add2~933'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { proc:inst|Add2~928 proc:inst|Add2~933 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.400 ns proc:inst\|Add2~935 7 COMB LCCOMB_X18_Y13_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 7.400 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 2; COMB Node = 'proc:inst\|Add2~935'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { proc:inst|Add2~933 proc:inst|Add2~935 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.486 ns proc:inst\|Add2~937 8 COMB LCCOMB_X18_Y13_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 7.486 ns; Loc. = LCCOMB_X18_Y13_N6; Fanout = 2; COMB Node = 'proc:inst\|Add2~937'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { proc:inst|Add2~935 proc:inst|Add2~937 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.572 ns proc:inst\|Add2~939 9 COMB LCCOMB_X18_Y13_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 7.572 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 2; COMB Node = 'proc:inst\|Add2~939'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { proc:inst|Add2~937 proc:inst|Add2~939 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.658 ns proc:inst\|Add2~941 10 COMB LCCOMB_X18_Y13_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.658 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 2; COMB Node = 'proc:inst\|Add2~941'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { proc:inst|Add2~939 proc:inst|Add2~941 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.744 ns proc:inst\|Add2~943 11 COMB LCCOMB_X18_Y13_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.744 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 2; COMB Node = 'proc:inst\|Add2~943'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { proc:inst|Add2~941 proc:inst|Add2~943 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 7.934 ns proc:inst\|Add2~945 12 COMB LCCOMB_X18_Y13_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 7.934 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 1; COMB Node = 'proc:inst\|Add2~945'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { proc:inst|Add2~943 proc:inst|Add2~945 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.440 ns proc:inst\|Add2~946 13 COMB LCCOMB_X18_Y13_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 8.440 ns; Loc. = LCCOMB_X18_Y13_N16; Fanout = 1; COMB Node = 'proc:inst\|Add2~946'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { proc:inst|Add2~945 proc:inst|Add2~946 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 9.180 ns proc:inst\|a~2091 14 COMB LCCOMB_X18_Y13_N24 1 " "Info: 14: + IC(0.370 ns) + CELL(0.370 ns) = 9.180 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 1; COMB Node = 'proc:inst\|a~2091'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { proc:inst|Add2~946 proc:inst|a~2091 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.319 ns) 9.869 ns proc:inst\|a~2092 15 COMB LCCOMB_X18_Y13_N26 1 " "Info: 15: + IC(0.370 ns) + CELL(0.319 ns) = 9.869 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 1; COMB Node = 'proc:inst\|a~2092'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { proc:inst|a~2091 proc:inst|a~2092 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.977 ns proc:inst\|a\[7\]~reg0 16 REG LCFF_X18_Y13_N27 6 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 9.977 ns; Loc. = LCFF_X18_Y13_N27; Fanout = 6; REG Node = 'proc:inst\|a\[7\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { proc:inst|a~2092 proc:inst|a[7]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.631 ns ( 46.42 % ) " "Info: Total cell delay = 4.631 ns ( 46.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.346 ns ( 53.58 % ) " "Info: Total interconnect delay = 5.346 ns ( 53.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.977 ns" { rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] proc:inst|Equal2~84 proc:inst|Equal2~86 proc:inst|Equal7~46 proc:inst|Add2~928 proc:inst|Add2~933 proc:inst|Add2~935 proc:inst|Add2~937 proc:inst|Add2~939 proc:inst|Add2~941 proc:inst|Add2~943 proc:inst|Add2~945 proc:inst|Add2~946 proc:inst|a~2091 proc:inst|a~2092 proc:inst|a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.977 ns" { rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] {} proc:inst|Equal2~84 {} proc:inst|Equal2~86 {} proc:inst|Equal7~46 {} proc:inst|Add2~928 {} proc:inst|Add2~933 {} proc:inst|Add2~935 {} proc:inst|Add2~937 {} proc:inst|Add2~939 {} proc:inst|Add2~941 {} proc:inst|Add2~943 {} proc:inst|Add2~945 {} proc:inst|Add2~946 {} proc:inst|a~2091 {} proc:inst|a~2092 {} proc:inst|a[7]~reg0 {} } { 0.000ns 1.449ns 0.417ns 0.401ns 1.597ns 0.742ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.370ns 0.370ns 0.000ns } { 0.109ns 0.534ns 0.614ns 0.206ns 0.624ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.095 ns - Smallest " "Info: - Smallest clock skew is -0.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.776 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 57 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 2.776 ns proc:inst\|a\[7\]~reg0 3 REG LCFF_X18_Y13_N27 6 " "Info: 3: + IC(0.891 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X18_Y13_N27; Fanout = 6; REG Node = 'proc:inst\|a\[7\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl proc:inst|a[7]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.90 % ) " "Info: Total cell delay = 1.746 ns ( 62.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 37.10 % ) " "Info: Total interconnect delay = 1.030 ns ( 37.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl proc:inst|a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|a[7]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.871 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 57 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.815 ns) 2.871 ns rom:inst2\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|q_a\[15\] 3 MEM M4K_X27_Y13 2 " "Info: 3: + IC(0.837 ns) + CELL(0.815 ns) = 2.871 ns; Loc. = M4K_X27_Y13; Fanout = 2; MEM Node = 'rom:inst2\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|q_a\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk~clkctrl rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_pu61.tdf" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/db/altsyncram_pu61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 66.00 % ) " "Info: Total cell delay = 1.895 ns ( 66.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 34.00 % ) " "Info: Total interconnect delay = 0.976 ns ( 34.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] {} } { 0.000ns 0.000ns 0.139ns 0.837ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl proc:inst|a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|a[7]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] {} } { 0.000ns 0.000ns 0.139ns 0.837ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_pu61.tdf" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/db/altsyncram_pu61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.977 ns" { rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] proc:inst|Equal2~84 proc:inst|Equal2~86 proc:inst|Equal7~46 proc:inst|Add2~928 proc:inst|Add2~933 proc:inst|Add2~935 proc:inst|Add2~937 proc:inst|Add2~939 proc:inst|Add2~941 proc:inst|Add2~943 proc:inst|Add2~945 proc:inst|Add2~946 proc:inst|a~2091 proc:inst|a~2092 proc:inst|a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.977 ns" { rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] {} proc:inst|Equal2~84 {} proc:inst|Equal2~86 {} proc:inst|Equal7~46 {} proc:inst|Add2~928 {} proc:inst|Add2~933 {} proc:inst|Add2~935 {} proc:inst|Add2~937 {} proc:inst|Add2~939 {} proc:inst|Add2~941 {} proc:inst|Add2~943 {} proc:inst|Add2~945 {} proc:inst|Add2~946 {} proc:inst|a~2091 {} proc:inst|a~2092 {} proc:inst|a[7]~reg0 {} } { 0.000ns 1.449ns 0.417ns 0.401ns 1.597ns 0.742ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.370ns 0.370ns 0.000ns } { 0.109ns 0.534ns 0.614ns 0.206ns 0.624ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.319ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl proc:inst|a[7]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|a[7]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst2|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[15] {} } { 0.000ns 0.000ns 0.139ns 0.837ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "proc:inst\|r\[2\]~reg0 reset clk 2.661 ns register " "Info: tsu for register \"proc:inst\|r\[2\]~reg0\" (data pin = \"reset\", clock pin = \"clk\") is 2.661 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.494 ns + Longest pin register " "Info: + Longest pin to register delay is 5.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns reset 1 PIN PIN_H1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H1; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 176 216 384 192 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.371 ns) + CELL(0.651 ns) 4.102 ns proc:inst\|r\[0\]~688 2 COMB LCCOMB_X24_Y14_N6 8 " "Info: 2: + IC(2.371 ns) + CELL(0.651 ns) = 4.102 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 8; COMB Node = 'proc:inst\|r\[0\]~688'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { reset proc:inst|r[0]~688 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 5.386 ns proc:inst\|r\[2\]~694 3 COMB LCCOMB_X22_Y14_N16 1 " "Info: 3: + IC(1.078 ns) + CELL(0.206 ns) = 5.386 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'proc:inst\|r\[2\]~694'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { proc:inst|r[0]~688 proc:inst|r[2]~694 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.494 ns proc:inst\|r\[2\]~reg0 4 REG LCFF_X22_Y14_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.494 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 3; REG Node = 'proc:inst\|r\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { proc:inst|r[2]~694 proc:inst|r[2]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.045 ns ( 37.22 % ) " "Info: Total cell delay = 2.045 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.449 ns ( 62.78 % ) " "Info: Total interconnect delay = 3.449 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { reset proc:inst|r[0]~688 proc:inst|r[2]~694 proc:inst|r[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.494 ns" { reset {} reset~combout {} proc:inst|r[0]~688 {} proc:inst|r[2]~694 {} proc:inst|r[2]~reg0 {} } { 0.000ns 0.000ns 2.371ns 1.078ns 0.000ns } { 0.000ns 1.080ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 57 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.793 ns proc:inst\|r\[2\]~reg0 3 REG LCFF_X22_Y14_N17 3 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 3; REG Node = 'proc:inst\|r\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl proc:inst|r[2]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.51 % ) " "Info: Total cell delay = 1.746 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 37.49 % ) " "Info: Total interconnect delay = 1.047 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl proc:inst|r[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|r[2]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { reset proc:inst|r[0]~688 proc:inst|r[2]~694 proc:inst|r[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.494 ns" { reset {} reset~combout {} proc:inst|r[0]~688 {} proc:inst|r[2]~694 {} proc:inst|r[2]~reg0 {} } { 0.000ns 0.000ns 2.371ns 1.078ns 0.000ns } { 0.000ns 1.080ns 0.651ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl proc:inst|r[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|r[2]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk b\[2\] proc:inst\|b\[2\]~reg0 9.005 ns register " "Info: tco from clock \"clk\" to destination pin \"b\[2\]\" through register \"proc:inst\|b\[2\]~reg0\" is 9.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.787 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 57 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 2.787 ns proc:inst\|b\[2\]~reg0 3 REG LCFF_X21_Y13_N19 5 " "Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.787 ns; Loc. = LCFF_X21_Y13_N19; Fanout = 5; REG Node = 'proc:inst\|b\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk~clkctrl proc:inst|b[2]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.65 % ) " "Info: Total cell delay = 1.746 ns ( 62.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.041 ns ( 37.35 % ) " "Info: Total interconnect delay = 1.041 ns ( 37.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { clk clk~clkctrl proc:inst|b[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|b[2]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.914 ns + Longest register pin " "Info: + Longest register to pin delay is 5.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns proc:inst\|b\[2\]~reg0 1 REG LCFF_X21_Y13_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y13_N19; Fanout = 5; REG Node = 'proc:inst\|b\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { proc:inst|b[2]~reg0 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.708 ns) + CELL(3.206 ns) 5.914 ns b\[2\] 2 PIN PIN_R9 0 " "Info: 2: + IC(2.708 ns) + CELL(3.206 ns) = 5.914 ns; Loc. = PIN_R9; Fanout = 0; PIN Node = 'b\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { proc:inst|b[2]~reg0 b[2] } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 328 704 880 344 "b\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.206 ns ( 54.21 % ) " "Info: Total cell delay = 3.206 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.708 ns ( 45.79 % ) " "Info: Total interconnect delay = 2.708 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { proc:inst|b[2]~reg0 b[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { proc:inst|b[2]~reg0 {} b[2] {} } { 0.000ns 2.708ns } { 0.000ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { clk clk~clkctrl proc:inst|b[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|b[2]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { proc:inst|b[2]~reg0 b[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { proc:inst|b[2]~reg0 {} b[2] {} } { 0.000ns 2.708ns } { 0.000ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "proc:inst\|stage reset clk -0.633 ns register " "Info: th for register \"proc:inst\|stage\" (data pin = \"reset\", clock pin = \"clk\") is -0.633 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.795 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 57 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 160 216 384 176 "clk" "" } { 232 688 712 248 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.795 ns proc:inst\|stage 3 REG LCFF_X24_Y14_N27 13 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.795 ns; Loc. = LCFF_X24_Y14_N27; Fanout = 13; REG Node = 'proc:inst\|stage'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl proc:inst|stage } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.47 % ) " "Info: Total cell delay = 1.746 ns ( 62.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 37.53 % ) " "Info: Total interconnect delay = 1.049 ns ( 37.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { clk clk~clkctrl proc:inst|stage } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|stage {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.734 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns reset 1 PIN PIN_H1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H1; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "uchebproc.bdf" "" { Schematic "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/uchebproc.bdf" { { 176 216 384 192 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.206 ns) 3.626 ns proc:inst\|stage~5 2 COMB LCCOMB_X24_Y14_N26 1 " "Info: 2: + IC(2.340 ns) + CELL(0.206 ns) = 3.626 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 1; COMB Node = 'proc:inst\|stage~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { reset proc:inst|stage~5 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.734 ns proc:inst\|stage 3 REG LCFF_X24_Y14_N27 13 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.734 ns; Loc. = LCFF_X24_Y14_N27; Fanout = 13; REG Node = 'proc:inst\|stage'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { proc:inst|stage~5 proc:inst|stage } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/resch/Desktop/”чебка/”чЄба мо/курсач/uchebproc/proc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 37.33 % ) " "Info: Total cell delay = 1.394 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.340 ns ( 62.67 % ) " "Info: Total interconnect delay = 2.340 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.734 ns" { reset proc:inst|stage~5 proc:inst|stage } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.734 ns" { reset {} reset~combout {} proc:inst|stage~5 {} proc:inst|stage {} } { 0.000ns 0.000ns 2.340ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { clk clk~clkctrl proc:inst|stage } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { clk {} clk~combout {} clk~clkctrl {} proc:inst|stage {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.734 ns" { reset proc:inst|stage~5 proc:inst|stage } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.734 ns" { reset {} reset~combout {} proc:inst|stage~5 {} proc:inst|stage {} } { 0.000ns 0.000ns 2.340ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 19:29:20 2021 " "Info: Processing ended: Mon Jun 07 19:29:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
