// Seed: 4120628648
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  assign id_2 = id_0;
endmodule
