$date
	Fri Nov 21 08:24:12 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 3 ! t_Flights [2:0] $end
$var wire 3 " t_Hlights [2:0] $end
$var wire 2 # t_state [1:0] $end
$var integer 32 $ cew_Error_Count [31:0] $end
$var integer 32 % cew_Test_Count [31:0] $end
$var reg 1 & t_car $end
$var reg 1 ' t_clk $end
$var reg 1 ( t_lto $end
$var reg 1 ) t_reset $end
$var reg 1 * t_sto $end
$scope module cut $end
$var wire 1 + car $end
$var wire 1 , clk $end
$var wire 1 - lto $end
$var wire 1 . reset $end
$var wire 1 / sto $end
$var reg 3 0 Flights [2:0] $end
$var reg 3 1 Hlights [2:0] $end
$var reg 3 2 inp [2:0] $end
$var reg 2 3 nextState [1:0] $end
$var reg 2 4 state [1:0] $end
$upscope $end
$scope task clockTick $end
$upscope $end
$scope task setState $end
$var reg 2 5 x [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
bx 4
bx 3
bx 2
bx 1
bx 0
x/
1.
x-
x,
x+
x*
1)
x(
x'
x&
b1 %
b0 $
bx #
bx "
bx !
$end
#1
b100 0
b100 !
b10 1
b10 "
b0 4
b0 #
0)
0.
#2
1)
1.
#3
b1 5
b100 %
#4
0)
0.
#5
1)
1.
#6
b1 3
b11 2
0'
0,
1&
1+
1(
1-
0*
0/
#9
b1 1
b1 "
b1 4
b1 #
1'
1,
#15
0'
0,
#18
b11 5
b111 %
#19
b10 1
b10 "
b0 4
b0 #
0)
0.
#20
1)
1.
#24
b1 1
b1 "
b1 4
b1 #
1'
1,
#30
0'
0,
#33
b11 3
b100 2
0&
0+
0(
0-
1*
1/
#36
b10 3
b10 0
b10 !
b100 1
b100 "
b11 4
b11 #
1'
1,
#42
0'
0,
#45
b10 5
b1010 %
#46
b0 3
b100 0
b100 !
b10 1
b10 "
b0 4
b0 #
0)
0.
#47
1)
1.
#48
b1 3
b11 2
1&
1+
1(
1-
0*
0/
#51
b1 1
b1 "
b1 4
b1 #
1'
1,
#57
0'
0,
#60
b11 3
b100 2
0&
0+
0(
0-
1*
1/
#63
b10 3
b10 0
b10 !
b100 1
b100 "
b11 4
b11 #
1'
1,
#69
0'
0,
#72
b10 2
1(
1-
0*
0/
#75
b1 0
b1 !
b10 4
b10 #
1'
1,
#81
0'
0,
#84
b1100 %
#85
