// Seed: 80059993
module module_0;
  wire id_1;
  ;
  reg
      id_2 = id_1,
      id_3 = id_1,
      id_4 = id_4,
      id_5 = 1'd0,
      id_6 = 1,
      id_7 = id_5,
      id_8 = -1,
      id_9 = 1,
      id_10 = id_4,
      id_11 = id_2,
      id_12 = id_2 ? id_10 : id_10 ^ id_1,
      id_13 = -1'b0,
      id_14 = 1;
  localparam id_15 = 1'b0;
  assign id_11 = id_6.id_7(id_15 - id_9, id_9);
  parameter id_16 = 1;
  always @(id_4 or posedge 1'd0) begin : LABEL_0
    if (id_15) id_9 = #(id_5) -1'b0;
  end
endmodule
module module_1 #(
    parameter id_17 = 32'd97,
    parameter id_22 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  output wire id_38;
  input wire id_37;
  module_0 modCall_1 ();
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire _id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire _id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  input logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  parameter id_39 = -1;
  wire id_40;
  wire id_41;
  ;
  assign id_8[-1-:""] = id_37;
  assign id_3[id_17+:id_22] = id_26;
endmodule
