module top_module(
input
a,
input
b,
input
C,
input d, output out, output out_n );

wire one;
wire two;
wire three;

assign one = a & b;
assign two = c & d;
assign three = one | two;
assign out = three;
assign out_n = ~ three;

endmodule
