

================================================================
== Vivado HLS Report for 'p_sc_stream_router_merge_eop'
================================================================
* Date:           Sun Feb 23 21:52:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.788|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+-----+-----+-----+-----+---------+
        |                                                                |                                                      |  Latency  |  Interval | Pipeline|
        |                            Instance                            |                        Module                        | min | max | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+-----+-----+-----+-----+---------+
        |grp_p_sc_stream_router_merge_eop_thread_sc_stream_router_fu_78  |p_sc_stream_router_merge_eop_thread_sc_stream_router  |    ?|    ?|    ?|    ?|   none  |
        +----------------------------------------------------------------+------------------------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     152|    226|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     152|    226|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+-------+-----+-----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_p_sc_stream_router_merge_eop_thread_sc_stream_router_fu_78  |p_sc_stream_router_merge_eop_thread_sc_stream_router  |        0|      0|  152|  226|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                           |                                                      |        0|      0|  152|  226|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|clk                   |  in |    1| ap_ctrl_hs | _sc_stream_router_merge_eop<128>::_sc_stream_router_merge_eop.1 | return value |
|reset                 |  in |    1| ap_ctrl_hs | _sc_stream_router_merge_eop<128>::_sc_stream_router_merge_eop.1 | return value |
|din_a_0_dout          |  in |  128|   ap_fifo  |                             din_a_0                             |    pointer   |
|din_a_0_empty_n       |  in |    1|   ap_fifo  |                             din_a_0                             |    pointer   |
|din_a_0_read          | out |    1|   ap_fifo  |                             din_a_0                             |    pointer   |
|din_a_1_dout          |  in |    1|   ap_fifo  |                             din_a_1                             |    pointer   |
|din_a_1_empty_n       |  in |    1|   ap_fifo  |                             din_a_1                             |    pointer   |
|din_a_1_read          | out |    1|   ap_fifo  |                             din_a_1                             |    pointer   |
|din_a_2_dout          |  in |   16|   ap_fifo  |                             din_a_2                             |    pointer   |
|din_a_2_empty_n       |  in |    1|   ap_fifo  |                             din_a_2                             |    pointer   |
|din_a_2_read          | out |    1|   ap_fifo  |                             din_a_2                             |    pointer   |
|din_b_0_dout          |  in |  128|   ap_fifo  |                             din_b_0                             |    pointer   |
|din_b_0_empty_n       |  in |    1|   ap_fifo  |                             din_b_0                             |    pointer   |
|din_b_0_read          | out |    1|   ap_fifo  |                             din_b_0                             |    pointer   |
|din_b_1_dout          |  in |    1|   ap_fifo  |                             din_b_1                             |    pointer   |
|din_b_1_empty_n       |  in |    1|   ap_fifo  |                             din_b_1                             |    pointer   |
|din_b_1_read          | out |    1|   ap_fifo  |                             din_b_1                             |    pointer   |
|din_b_2_dout          |  in |   16|   ap_fifo  |                             din_b_2                             |    pointer   |
|din_b_2_empty_n       |  in |    1|   ap_fifo  |                             din_b_2                             |    pointer   |
|din_b_2_read          | out |    1|   ap_fifo  |                             din_b_2                             |    pointer   |
|ctrl_channel_dout     |  in |    1|   ap_fifo  |                           ctrl_channel                          |    pointer   |
|ctrl_channel_empty_n  |  in |    1|   ap_fifo  |                           ctrl_channel                          |    pointer   |
|ctrl_channel_read     | out |    1|   ap_fifo  |                           ctrl_channel                          |    pointer   |
|dout_0_din            | out |  128|   ap_fifo  |                              dout_0                             |    pointer   |
|dout_0_full_n         |  in |    1|   ap_fifo  |                              dout_0                             |    pointer   |
|dout_0_write          | out |    1|   ap_fifo  |                              dout_0                             |    pointer   |
|dout_1_din            | out |    1|   ap_fifo  |                              dout_1                             |    pointer   |
|dout_1_full_n         |  in |    1|   ap_fifo  |                              dout_1                             |    pointer   |
|dout_1_write          | out |    1|   ap_fifo  |                              dout_1                             |    pointer   |
|dout_2_din            | out |   16|   ap_fifo  |                              dout_2                             |    pointer   |
|dout_2_full_n         |  in |    1|   ap_fifo  |                              dout_2                             |    pointer   |
|dout_2_write          | out |    1|   ap_fifo  |                              dout_2                             |    pointer   |
+----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

