

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Stream_Batch'
================================================================
* Date:           Wed Mar 26 22:47:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_1_MVAU_hls_2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.931 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |      646|      646|  12.920 us|  12.920 us|  641|  641|  loop auto-rewind flp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_249_1  |      644|      644|         6|          1|          1|   640|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.97>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sf = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:243]   --->   Operation 9 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_07335 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_07335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputBuf = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 12 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inputBuf_1 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 13 'alloca' 'inputBuf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputBuf_2 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 14 'alloca' 'inputBuf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputBuf_3 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 15 'alloca' 'inputBuf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inputBuf_4 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 16 'alloca' 'inputBuf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputBuf_5 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 17 'alloca' 'inputBuf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputBuf_6 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 18 'alloca' 'inputBuf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputBuf_7 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 19 'alloca' 'inputBuf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputBuf_8 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 20 'alloca' 'inputBuf_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_9 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 21 'alloca' 'inputBuf_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_10 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 22 'alloca' 'inputBuf_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_11 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 23 'alloca' 'inputBuf_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_12 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 24 'alloca' 'inputBuf_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inputBuf_13 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 25 'alloca' 'inputBuf_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf_14 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 26 'alloca' 'inputBuf_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_15 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 27 'alloca' 'inputBuf_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_16 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 28 'alloca' 'inputBuf_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_17 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 29 'alloca' 'inputBuf_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_18 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 30 'alloca' 'inputBuf_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_19 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 31 'alloca' 'inputBuf_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_20 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 32 'alloca' 'inputBuf_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_21 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 33 'alloca' 'inputBuf_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_22 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 34 'alloca' 'inputBuf_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_23 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 35 'alloca' 'inputBuf_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_24 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 36 'alloca' 'inputBuf_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuf_25 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 37 'alloca' 'inputBuf_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputBuf_26 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 38 'alloca' 'inputBuf_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputBuf_27 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 39 'alloca' 'inputBuf_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inputBuf_28 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 40 'alloca' 'inputBuf_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inputBuf_29 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 41 'alloca' 'inputBuf_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf_30 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 42 'alloca' 'inputBuf_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_31 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 43 'alloca' 'inputBuf_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_32 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 44 'alloca' 'inputBuf_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputBuf_33 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 45 'alloca' 'inputBuf_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inputBuf_34 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 46 'alloca' 'inputBuf_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputBuf_35 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 47 'alloca' 'inputBuf_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inputBuf_36 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 48 'alloca' 'inputBuf_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inputBuf_37 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 49 'alloca' 'inputBuf_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inputBuf_38 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 50 'alloca' 'inputBuf_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputBuf_39 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 51 'alloca' 'inputBuf_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%inputBuf_40 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 52 'alloca' 'inputBuf_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inputBuf_41 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 53 'alloca' 'inputBuf_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inputBuf_42 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 54 'alloca' 'inputBuf_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%inputBuf_43 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 55 'alloca' 'inputBuf_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inputBuf_44 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 56 'alloca' 'inputBuf_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inputBuf_45 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 57 'alloca' 'inputBuf_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inputBuf_46 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 58 'alloca' 'inputBuf_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inputBuf_47 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 59 'alloca' 'inputBuf_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%inputBuf_48 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 60 'alloca' 'inputBuf_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inputBuf_49 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 61 'alloca' 'inputBuf_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%inputBuf_50 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 62 'alloca' 'inputBuf_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%inputBuf_51 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 63 'alloca' 'inputBuf_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inputBuf_52 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 64 'alloca' 'inputBuf_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%inputBuf_53 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 65 'alloca' 'inputBuf_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%inputBuf_54 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 66 'alloca' 'inputBuf_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputBuf_55 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 67 'alloca' 'inputBuf_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inputBuf_56 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 68 'alloca' 'inputBuf_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inputBuf_57 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 69 'alloca' 'inputBuf_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inputBuf_58 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 70 'alloca' 'inputBuf_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_59 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 71 'alloca' 'inputBuf_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_60 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 72 'alloca' 'inputBuf_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_61 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 73 'alloca' 'inputBuf_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%inputBuf_62 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 74 'alloca' 'inputBuf_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inputBuf_63 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 75 'alloca' 'inputBuf_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%nf_1 = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:213->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 76 'alloca' 'nf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln213 = store i32 0, i32 %nf_1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:213->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 80 'store' 'store_ln213' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln249 = store i10 0, i10 %i" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 81 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln243 = store i32 0, i32 %sf" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:243]   --->   Operation 82 'store' 'store_ln243' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 83 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sf_1 = load i32 %sf" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 84 'load' 'sf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 85 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%nf_2 = load i32 %nf_1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 86 'load' 'nf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.73ns)   --->   "%icmp_ln249 = icmp_eq  i10 %i_1, i10 640" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 87 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i_1, i10 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 88 'add' 'i_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %for.body.split, void %for.end77" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 89 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i32 %sf_1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 90 'trunc' 'trunc_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:250]   --->   Operation 91 'specpipeline' 'specpipeline_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln231 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln231' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 93 'specloopname' 'specloopname_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (2.55ns)   --->   "%icmp_ln253 = icmp_eq  i32 %nf_2, i32 0" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:253]   --->   Operation 94 'icmp' 'icmp_ln253' <Predicate = (!icmp_ln249)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %if.else, void %if.then" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:253]   --->   Operation 95 'br' 'br_ln253' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_load = load i4 %inputBuf" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 96 'load' 'inputBuf_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%inputBuf_1_load = load i4 %inputBuf_1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 97 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%inputBuf_2_load = load i4 %inputBuf_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 98 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%inputBuf_3_load = load i4 %inputBuf_3" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 99 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%inputBuf_4_load = load i4 %inputBuf_4" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 100 'load' 'inputBuf_4_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%inputBuf_5_load = load i4 %inputBuf_5" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 101 'load' 'inputBuf_5_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%inputBuf_6_load = load i4 %inputBuf_6" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 102 'load' 'inputBuf_6_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%inputBuf_7_load = load i4 %inputBuf_7" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 103 'load' 'inputBuf_7_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%inputBuf_8_load = load i4 %inputBuf_8" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 104 'load' 'inputBuf_8_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%inputBuf_9_load = load i4 %inputBuf_9" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 105 'load' 'inputBuf_9_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%inputBuf_10_load = load i4 %inputBuf_10" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 106 'load' 'inputBuf_10_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%inputBuf_11_load = load i4 %inputBuf_11" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 107 'load' 'inputBuf_11_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%inputBuf_12_load = load i4 %inputBuf_12" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 108 'load' 'inputBuf_12_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%inputBuf_13_load = load i4 %inputBuf_13" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 109 'load' 'inputBuf_13_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%inputBuf_14_load = load i4 %inputBuf_14" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 110 'load' 'inputBuf_14_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%inputBuf_15_load = load i4 %inputBuf_15" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 111 'load' 'inputBuf_15_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%inputBuf_16_load = load i4 %inputBuf_16" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 112 'load' 'inputBuf_16_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%inputBuf_17_load = load i4 %inputBuf_17" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 113 'load' 'inputBuf_17_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%inputBuf_18_load = load i4 %inputBuf_18" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 114 'load' 'inputBuf_18_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%inputBuf_19_load = load i4 %inputBuf_19" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 115 'load' 'inputBuf_19_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%inputBuf_20_load = load i4 %inputBuf_20" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 116 'load' 'inputBuf_20_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%inputBuf_21_load = load i4 %inputBuf_21" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 117 'load' 'inputBuf_21_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%inputBuf_22_load = load i4 %inputBuf_22" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 118 'load' 'inputBuf_22_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%inputBuf_23_load = load i4 %inputBuf_23" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 119 'load' 'inputBuf_23_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%inputBuf_24_load = load i4 %inputBuf_24" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 120 'load' 'inputBuf_24_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%inputBuf_25_load = load i4 %inputBuf_25" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 121 'load' 'inputBuf_25_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%inputBuf_26_load = load i4 %inputBuf_26" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 122 'load' 'inputBuf_26_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%inputBuf_27_load = load i4 %inputBuf_27" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 123 'load' 'inputBuf_27_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%inputBuf_28_load = load i4 %inputBuf_28" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 124 'load' 'inputBuf_28_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%inputBuf_29_load = load i4 %inputBuf_29" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 125 'load' 'inputBuf_29_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%inputBuf_30_load = load i4 %inputBuf_30" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 126 'load' 'inputBuf_30_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%inputBuf_31_load = load i4 %inputBuf_31" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 127 'load' 'inputBuf_31_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%inputBuf_32_load = load i4 %inputBuf_32" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 128 'load' 'inputBuf_32_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%inputBuf_33_load = load i4 %inputBuf_33" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 129 'load' 'inputBuf_33_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%inputBuf_34_load = load i4 %inputBuf_34" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 130 'load' 'inputBuf_34_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%inputBuf_35_load = load i4 %inputBuf_35" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 131 'load' 'inputBuf_35_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%inputBuf_36_load = load i4 %inputBuf_36" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 132 'load' 'inputBuf_36_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%inputBuf_37_load = load i4 %inputBuf_37" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 133 'load' 'inputBuf_37_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%inputBuf_38_load = load i4 %inputBuf_38" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 134 'load' 'inputBuf_38_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%inputBuf_39_load = load i4 %inputBuf_39" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 135 'load' 'inputBuf_39_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%inputBuf_40_load = load i4 %inputBuf_40" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 136 'load' 'inputBuf_40_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%inputBuf_41_load = load i4 %inputBuf_41" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 137 'load' 'inputBuf_41_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%inputBuf_42_load = load i4 %inputBuf_42" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 138 'load' 'inputBuf_42_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%inputBuf_43_load = load i4 %inputBuf_43" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 139 'load' 'inputBuf_43_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%inputBuf_44_load = load i4 %inputBuf_44" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 140 'load' 'inputBuf_44_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%inputBuf_45_load = load i4 %inputBuf_45" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 141 'load' 'inputBuf_45_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%inputBuf_46_load = load i4 %inputBuf_46" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 142 'load' 'inputBuf_46_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%inputBuf_47_load = load i4 %inputBuf_47" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 143 'load' 'inputBuf_47_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%inputBuf_48_load = load i4 %inputBuf_48" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 144 'load' 'inputBuf_48_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%inputBuf_49_load = load i4 %inputBuf_49" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 145 'load' 'inputBuf_49_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%inputBuf_50_load = load i4 %inputBuf_50" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 146 'load' 'inputBuf_50_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%inputBuf_51_load = load i4 %inputBuf_51" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 147 'load' 'inputBuf_51_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%inputBuf_52_load = load i4 %inputBuf_52" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 148 'load' 'inputBuf_52_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%inputBuf_53_load = load i4 %inputBuf_53" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 149 'load' 'inputBuf_53_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%inputBuf_54_load = load i4 %inputBuf_54" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 150 'load' 'inputBuf_54_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%inputBuf_55_load = load i4 %inputBuf_55" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 151 'load' 'inputBuf_55_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%inputBuf_56_load = load i4 %inputBuf_56" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 152 'load' 'inputBuf_56_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%inputBuf_57_load = load i4 %inputBuf_57" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 153 'load' 'inputBuf_57_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%inputBuf_58_load = load i4 %inputBuf_58" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 154 'load' 'inputBuf_58_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%inputBuf_59_load = load i4 %inputBuf_59" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 155 'load' 'inputBuf_59_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%inputBuf_60_load = load i4 %inputBuf_60" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 156 'load' 'inputBuf_60_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%inputBuf_61_load = load i4 %inputBuf_61" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 157 'load' 'inputBuf_61_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%inputBuf_62_load = load i4 %inputBuf_62" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 158 'load' 'inputBuf_62_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%inputBuf_63_load = load i4 %inputBuf_63" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 159 'load' 'inputBuf_63_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (3.13ns)   --->   "%tmp = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.64i4.i4.i6, i6 0, i4 %inputBuf_load, i6 1, i4 %inputBuf_1_load, i6 2, i4 %inputBuf_2_load, i6 3, i4 %inputBuf_3_load, i6 4, i4 %inputBuf_4_load, i6 5, i4 %inputBuf_5_load, i6 6, i4 %inputBuf_6_load, i6 7, i4 %inputBuf_7_load, i6 8, i4 %inputBuf_8_load, i6 9, i4 %inputBuf_9_load, i6 10, i4 %inputBuf_10_load, i6 11, i4 %inputBuf_11_load, i6 12, i4 %inputBuf_12_load, i6 13, i4 %inputBuf_13_load, i6 14, i4 %inputBuf_14_load, i6 15, i4 %inputBuf_15_load, i6 16, i4 %inputBuf_16_load, i6 17, i4 %inputBuf_17_load, i6 18, i4 %inputBuf_18_load, i6 19, i4 %inputBuf_19_load, i6 20, i4 %inputBuf_20_load, i6 21, i4 %inputBuf_21_load, i6 22, i4 %inputBuf_22_load, i6 23, i4 %inputBuf_23_load, i6 24, i4 %inputBuf_24_load, i6 25, i4 %inputBuf_25_load, i6 26, i4 %inputBuf_26_load, i6 27, i4 %inputBuf_27_load, i6 28, i4 %inputBuf_28_load, i6 29, i4 %inputBuf_29_load, i6 30, i4 %inputBuf_30_load, i6 31, i4 %inputBuf_31_load, i6 32, i4 %inputBuf_32_load, i6 33, i4 %inputBuf_33_load, i6 34, i4 %inputBuf_34_load, i6 35, i4 %inputBuf_35_load, i6 36, i4 %inputBuf_36_load, i6 37, i4 %inputBuf_37_load, i6 38, i4 %inputBuf_38_load, i6 39, i4 %inputBuf_39_load, i6 40, i4 %inputBuf_40_load, i6 41, i4 %inputBuf_41_load, i6 42, i4 %inputBuf_42_load, i6 43, i4 %inputBuf_43_load, i6 44, i4 %inputBuf_44_load, i6 45, i4 %inputBuf_45_load, i6 46, i4 %inputBuf_46_load, i6 47, i4 %inputBuf_47_load, i6 48, i4 %inputBuf_48_load, i6 49, i4 %inputBuf_49_load, i6 50, i4 %inputBuf_50_load, i6 51, i4 %inputBuf_51_load, i6 52, i4 %inputBuf_52_load, i6 53, i4 %inputBuf_53_load, i6 54, i4 %inputBuf_54_load, i6 55, i4 %inputBuf_55_load, i6 56, i4 %inputBuf_56_load, i6 57, i4 %inputBuf_57_load, i6 58, i4 %inputBuf_58_load, i6 59, i4 %inputBuf_59_load, i6 60, i4 %inputBuf_60_load, i6 61, i4 %inputBuf_61_load, i6 62, i4 %inputBuf_62_load, i6 63, i4 %inputBuf_63_load, i4 0, i6 %trunc_ln249" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 160 'sparsemux' 'tmp' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 3.13> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_266_2"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 1.58>
ST_1 : Operation 162 [1/1] (0.51ns)   --->   "%in0_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:255]   --->   Operation 162 'read' 'in0_V_read' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%inputBuf_64 = trunc i8 %in0_V_read" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:255]   --->   Operation 163 'trunc' 'inputBuf_64' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.82ns)   --->   "%switch_ln257 = switch i6 %trunc_ln249, void %arrayidx.case.63, i6 0, void %arrayidx.case.0, i6 1, void %arrayidx.case.1, i6 2, void %arrayidx.case.2, i6 3, void %arrayidx.case.3, i6 4, void %arrayidx.case.4, i6 5, void %arrayidx.case.5, i6 6, void %arrayidx.case.6, i6 7, void %arrayidx.case.7, i6 8, void %arrayidx.case.8, i6 9, void %arrayidx.case.9, i6 10, void %arrayidx.case.10, i6 11, void %arrayidx.case.11, i6 12, void %arrayidx.case.12, i6 13, void %arrayidx.case.13, i6 14, void %arrayidx.case.14, i6 15, void %arrayidx.case.15, i6 16, void %arrayidx.case.16, i6 17, void %arrayidx.case.17, i6 18, void %arrayidx.case.18, i6 19, void %arrayidx.case.19, i6 20, void %arrayidx.case.20, i6 21, void %arrayidx.case.21, i6 22, void %arrayidx.case.22, i6 23, void %arrayidx.case.23, i6 24, void %arrayidx.case.24, i6 25, void %arrayidx.case.25, i6 26, void %arrayidx.case.26, i6 27, void %arrayidx.case.27, i6 28, void %arrayidx.case.28, i6 29, void %arrayidx.case.29, i6 30, void %arrayidx.case.30, i6 31, void %arrayidx.case.31, i6 32, void %arrayidx.case.32, i6 33, void %arrayidx.case.33, i6 34, void %arrayidx.case.34, i6 35, void %arrayidx.case.35, i6 36, void %arrayidx.case.36, i6 37, void %arrayidx.case.37, i6 38, void %arrayidx.case.38, i6 39, void %arrayidx.case.39, i6 40, void %arrayidx.case.40, i6 41, void %arrayidx.case.41, i6 42, void %arrayidx.case.42, i6 43, void %arrayidx.case.43, i6 44, void %arrayidx.case.44, i6 45, void %arrayidx.case.45, i6 46, void %arrayidx.case.46, i6 47, void %arrayidx.case.47, i6 48, void %arrayidx.case.48, i6 49, void %arrayidx.case.49, i6 50, void %arrayidx.case.50, i6 51, void %arrayidx.case.51, i6 52, void %arrayidx.case.52, i6 53, void %arrayidx.case.53, i6 54, void %arrayidx.case.54, i6 55, void %arrayidx.case.55, i6 56, void %arrayidx.case.56, i6 57, void %arrayidx.case.57, i6 58, void %arrayidx.case.58, i6 59, void %arrayidx.case.59, i6 60, void %arrayidx.case.60, i6 61, void %arrayidx.case.61, i6 62, void %if.then.VITIS_LOOP_266_2_crit_edge" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 164 'switch' 'switch_ln257' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 1.82>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_62" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 165 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 62)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 166 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 62)> <Delay = 1.58>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_61" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 167 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 61)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 168 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 61)> <Delay = 1.58>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_60" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 169 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 60)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 170 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 60)> <Delay = 1.58>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_59" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 171 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 59)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 172 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 59)> <Delay = 1.58>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_58" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 173 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 58)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 174 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 58)> <Delay = 1.58>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_57" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 175 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 57)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 176 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 57)> <Delay = 1.58>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_56" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 177 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 56)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 178 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 56)> <Delay = 1.58>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_55" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 179 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 55)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 180 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 55)> <Delay = 1.58>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_54" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 181 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 54)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 182 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 54)> <Delay = 1.58>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_53" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 183 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 53)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 184 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 53)> <Delay = 1.58>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_52" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 185 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 52)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 186 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 52)> <Delay = 1.58>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_51" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 187 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 51)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 188 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 51)> <Delay = 1.58>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_50" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 189 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 50)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 190 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 50)> <Delay = 1.58>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_49" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 191 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 49)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 192 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 49)> <Delay = 1.58>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_48" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 193 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 48)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 194 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 48)> <Delay = 1.58>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_47" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 195 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 47)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 196 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 47)> <Delay = 1.58>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_46" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 197 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 46)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 198 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 46)> <Delay = 1.58>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_45" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 199 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 45)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 200 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 45)> <Delay = 1.58>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_44" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 201 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 44)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 202 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 44)> <Delay = 1.58>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_43" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 203 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 43)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 204 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 43)> <Delay = 1.58>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_42" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 205 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 42)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 206 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 42)> <Delay = 1.58>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_41" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 207 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 41)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 208 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 41)> <Delay = 1.58>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_40" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 209 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 40)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 210 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 40)> <Delay = 1.58>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_39" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 211 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 39)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 212 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 39)> <Delay = 1.58>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_38" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 213 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 38)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 214 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 38)> <Delay = 1.58>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_37" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 215 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 37)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 216 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 37)> <Delay = 1.58>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_36" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 217 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 36)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 218 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 36)> <Delay = 1.58>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_35" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 219 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 35)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 220 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 35)> <Delay = 1.58>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_34" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 221 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 34)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 222 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 34)> <Delay = 1.58>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_33" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 223 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 33)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 224 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 33)> <Delay = 1.58>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_32" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 225 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 32)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 226 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 32)> <Delay = 1.58>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_31" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 227 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 31)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 228 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 31)> <Delay = 1.58>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_30" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 229 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 30)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 230 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 30)> <Delay = 1.58>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_29" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 231 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 29)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 232 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 29)> <Delay = 1.58>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_28" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 233 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 28)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 234 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 28)> <Delay = 1.58>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_27" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 235 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 27)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 236 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 27)> <Delay = 1.58>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_26" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 237 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 26)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 238 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 26)> <Delay = 1.58>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_25" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 239 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 25)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 240 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 25)> <Delay = 1.58>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_24" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 241 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 24)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 242 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 24)> <Delay = 1.58>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_23" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 243 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 23)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 244 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 23)> <Delay = 1.58>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_22" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 245 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 22)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 246 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 22)> <Delay = 1.58>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_21" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 247 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 21)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 248 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 21)> <Delay = 1.58>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_20" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 249 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 20)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 250 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 20)> <Delay = 1.58>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_19" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 251 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 19)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 252 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 19)> <Delay = 1.58>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_18" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 253 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 18)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 254 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 18)> <Delay = 1.58>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_17" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 255 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 17)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 256 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 17)> <Delay = 1.58>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_16" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 257 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 16)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 258 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 16)> <Delay = 1.58>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_15" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 259 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 15)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 260 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 15)> <Delay = 1.58>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_14" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 261 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 14)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 262 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 14)> <Delay = 1.58>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_13" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 263 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 13)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 264 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 13)> <Delay = 1.58>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_12" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 265 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 12)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 266 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 12)> <Delay = 1.58>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_11" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 267 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 11)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 268 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 11)> <Delay = 1.58>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_10" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 269 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 10)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 270 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 10)> <Delay = 1.58>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_9" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 271 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 9)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 272 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 9)> <Delay = 1.58>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_8" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 273 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 8)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 274 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 8)> <Delay = 1.58>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_7" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 275 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 7)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 276 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 7)> <Delay = 1.58>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_6" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 277 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 6)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 278 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 6)> <Delay = 1.58>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_5" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 279 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 5)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 280 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 5)> <Delay = 1.58>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_4" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 281 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 4)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 282 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 4)> <Delay = 1.58>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_3" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 283 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 3)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 284 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 3)> <Delay = 1.58>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 285 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 2)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 286 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 2)> <Delay = 1.58>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 287 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 1)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 288 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 1)> <Delay = 1.58>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 289 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 0)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 290 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 0)> <Delay = 1.58>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln231 = store i4 %inputBuf_64, i4 %inputBuf_63" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231]   --->   Operation 291 'store' 'store_ln231' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 63)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.58ns)   --->   "%br_ln257 = br void %VITIS_LOOP_266_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 292 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln249 == 63)> <Delay = 1.58>
ST_1 : Operation 293 [1/1] (0.51ns)   --->   "%weights_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %weights_V" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:265]   --->   Operation 293 'read' 'weights_V_read' <Predicate = (!icmp_ln249)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%W_packed = trunc i8 %weights_V_read" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:265]   --->   Operation 294 'trunc' 'W_packed' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (2.55ns)   --->   "%icmp_ln272 = icmp_eq  i32 %sf_1, i32 0" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 295 'icmp' 'icmp_ln272' <Predicate = (!icmp_ln249)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (2.55ns)   --->   "%sf_2 = add i32 %sf_1, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 296 'add' 'sf_2' <Predicate = (!icmp_ln249)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (2.55ns)   --->   "%icmp_ln290 = icmp_eq  i32 %sf_2, i32 64" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 297 'icmp' 'icmp_ln290' <Predicate = (!icmp_ln249)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %VITIS_LOOP_266_2.for.inc75_crit_edge, void %VITIS_LOOP_293_5" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 298 'br' 'br_ln290' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (1.58ns)   --->   "%store_ln243 = store i32 %sf_2, i32 %sf" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:243]   --->   Operation 299 'store' 'store_ln243' <Predicate = (!icmp_ln249 & !icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln290 = br void %for.inc75" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 300 'br' 'br_ln290' <Predicate = (!icmp_ln249 & !icmp_ln290)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_2, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 301 'add' 'nf' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (2.55ns)   --->   "%icmp_ln302 = icmp_eq  i32 %nf, i32 10" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 302 'icmp' 'icmp_ln302' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.69ns)   --->   "%nf_3 = select i1 %icmp_ln302, i32 0, i32 %nf" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 303 'select' 'nf_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (1.58ns)   --->   "%store_ln213 = store i32 %nf_3, i32 %nf_1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:213->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 304 'store' 'store_ln213' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 305 [1/1] (1.58ns)   --->   "%store_ln243 = store i32 0, i32 %sf" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:243]   --->   Operation 305 'store' 'store_ln243' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 306 [1/1] (1.58ns)   --->   "%store_ln249 = store i10 %i_2, i10 %i" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 306 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%inElem = phi i4 %tmp, void %if.else, i4 %inputBuf_64, void %arrayidx.case.63, i4 %inputBuf_64, void %arrayidx.case.61, i4 %inputBuf_64, void %arrayidx.case.60, i4 %inputBuf_64, void %arrayidx.case.59, i4 %inputBuf_64, void %arrayidx.case.58, i4 %inputBuf_64, void %arrayidx.case.57, i4 %inputBuf_64, void %arrayidx.case.56, i4 %inputBuf_64, void %arrayidx.case.55, i4 %inputBuf_64, void %arrayidx.case.54, i4 %inputBuf_64, void %arrayidx.case.53, i4 %inputBuf_64, void %arrayidx.case.52, i4 %inputBuf_64, void %arrayidx.case.51, i4 %inputBuf_64, void %arrayidx.case.50, i4 %inputBuf_64, void %arrayidx.case.49, i4 %inputBuf_64, void %arrayidx.case.48, i4 %inputBuf_64, void %arrayidx.case.47, i4 %inputBuf_64, void %arrayidx.case.46, i4 %inputBuf_64, void %arrayidx.case.45, i4 %inputBuf_64, void %arrayidx.case.44, i4 %inputBuf_64, void %arrayidx.case.43, i4 %inputBuf_64, void %arrayidx.case.42, i4 %inputBuf_64, void %arrayidx.case.41, i4 %inputBuf_64, void %arrayidx.case.40, i4 %inputBuf_64, void %arrayidx.case.39, i4 %inputBuf_64, void %arrayidx.case.38, i4 %inputBuf_64, void %arrayidx.case.37, i4 %inputBuf_64, void %arrayidx.case.36, i4 %inputBuf_64, void %arrayidx.case.35, i4 %inputBuf_64, void %arrayidx.case.34, i4 %inputBuf_64, void %arrayidx.case.33, i4 %inputBuf_64, void %arrayidx.case.32, i4 %inputBuf_64, void %arrayidx.case.31, i4 %inputBuf_64, void %arrayidx.case.30, i4 %inputBuf_64, void %arrayidx.case.29, i4 %inputBuf_64, void %arrayidx.case.28, i4 %inputBuf_64, void %arrayidx.case.27, i4 %inputBuf_64, void %arrayidx.case.26, i4 %inputBuf_64, void %arrayidx.case.25, i4 %inputBuf_64, void %arrayidx.case.24, i4 %inputBuf_64, void %arrayidx.case.23, i4 %inputBuf_64, void %arrayidx.case.22, i4 %inputBuf_64, void %arrayidx.case.21, i4 %inputBuf_64, void %arrayidx.case.20, i4 %inputBuf_64, void %arrayidx.case.19, i4 %inputBuf_64, void %arrayidx.case.18, i4 %inputBuf_64, void %arrayidx.case.17, i4 %inputBuf_64, void %arrayidx.case.16, i4 %inputBuf_64, void %arrayidx.case.15, i4 %inputBuf_64, void %arrayidx.case.14, i4 %inputBuf_64, void %arrayidx.case.13, i4 %inputBuf_64, void %arrayidx.case.12, i4 %inputBuf_64, void %arrayidx.case.11, i4 %inputBuf_64, void %arrayidx.case.10, i4 %inputBuf_64, void %arrayidx.case.9, i4 %inputBuf_64, void %arrayidx.case.8, i4 %inputBuf_64, void %arrayidx.case.7, i4 %inputBuf_64, void %arrayidx.case.6, i4 %inputBuf_64, void %arrayidx.case.5, i4 %inputBuf_64, void %arrayidx.case.4, i4 %inputBuf_64, void %arrayidx.case.3, i4 %inputBuf_64, void %arrayidx.case.2, i4 %inputBuf_64, void %arrayidx.case.1, i4 %inputBuf_64, void %arrayidx.case.0, i4 %inputBuf_64, void %if.then.VITIS_LOOP_266_2_crit_edge"   --->   Operation 307 'phi' 'inElem' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i4 %W_packed" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:90->/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 308 'sext' 'sext_ln90' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i4 %inElem" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:90->/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 309 'zext' 'zext_ln90' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 310 [3/3] (1.05ns) (grouped into DSP with root node res_1)   --->   "%r_1 = mul i8 %zext_ln90, i8 %sext_ln90" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:90->/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 310 'mul' 'r_1' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 311 [2/3] (1.05ns) (grouped into DSP with root node res_1)   --->   "%r_1 = mul i8 %zext_ln90, i8 %sext_ln90" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:90->/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 311 'mul' 'r_1' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%p_0_0_07335_load = load i32 %p_0_0_07335" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 312 'load' 'p_0_0_07335_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.69ns)   --->   "%res = select i1 %icmp_ln272, i32 0, i32 %p_0_0_07335_load" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 313 'select' 'res' <Predicate = (!icmp_ln249)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 314 [1/3] (0.00ns) (grouped into DSP with root node res_1)   --->   "%r_1 = mul i8 %zext_ln90, i8 %sext_ln90" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:90->/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 314 'mul' 'r_1' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into DSP with root node res_1)   --->   "%sext_ln169 = sext i8 %r_1" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 315 'sext' 'sext_ln169' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 316 [2/2] (2.10ns) (root node of the DSP)   --->   "%res_1 = add i32 %res, i32 %sext_ln169" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 316 'add' 'res_1' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%idxprom2_i = zext i32 %nf_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 317 'zext' 'idxprom2_i' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%p_ZL7threshs_0_addr = getelementptr i5 %p_ZL7threshs_0, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 318 'getelementptr' 'p_ZL7threshs_0_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 319 [2/2] (2.32ns)   --->   "%p_ZL7threshs_0_load = load i4 %p_ZL7threshs_0_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 319 'load' 'p_ZL7threshs_0_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%p_ZL7threshs_1_addr = getelementptr i6 %p_ZL7threshs_1, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 320 'getelementptr' 'p_ZL7threshs_1_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 321 [2/2] (2.32ns)   --->   "%p_ZL7threshs_1_load = load i4 %p_ZL7threshs_1_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 321 'load' 'p_ZL7threshs_1_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10> <ROM>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%p_ZL7threshs_2_addr = getelementptr i7 %p_ZL7threshs_2, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 322 'getelementptr' 'p_ZL7threshs_2_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 323 [2/2] (2.32ns)   --->   "%p_ZL7threshs_2_load = load i4 %p_ZL7threshs_2_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 323 'load' 'p_ZL7threshs_2_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%p_ZL7threshs_3_addr = getelementptr i6 %p_ZL7threshs_3, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 324 'getelementptr' 'p_ZL7threshs_3_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 325 [2/2] (2.32ns)   --->   "%p_ZL7threshs_3_load = load i4 %p_ZL7threshs_3_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 325 'load' 'p_ZL7threshs_3_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10> <ROM>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%p_ZL7threshs_4_addr = getelementptr i8 %p_ZL7threshs_4, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 326 'getelementptr' 'p_ZL7threshs_4_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 327 [2/2] (2.32ns)   --->   "%p_ZL7threshs_4_load = load i4 %p_ZL7threshs_4_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 327 'load' 'p_ZL7threshs_4_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%p_ZL7threshs_5_addr = getelementptr i8 %p_ZL7threshs_5, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 328 'getelementptr' 'p_ZL7threshs_5_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 329 [2/2] (2.32ns)   --->   "%p_ZL7threshs_5_load = load i4 %p_ZL7threshs_5_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 329 'load' 'p_ZL7threshs_5_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%p_ZL7threshs_6_addr = getelementptr i7 %p_ZL7threshs_6, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 330 'getelementptr' 'p_ZL7threshs_6_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 331 [2/2] (2.32ns)   --->   "%p_ZL7threshs_6_load = load i4 %p_ZL7threshs_6_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 331 'load' 'p_ZL7threshs_6_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%p_ZL7threshs_7_addr = getelementptr i5 %p_ZL7threshs_7, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 332 'getelementptr' 'p_ZL7threshs_7_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 333 [2/2] (2.32ns)   --->   "%p_ZL7threshs_7_load = load i4 %p_ZL7threshs_7_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 333 'load' 'p_ZL7threshs_7_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%p_ZL7threshs_8_addr = getelementptr i9 %p_ZL7threshs_8, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 334 'getelementptr' 'p_ZL7threshs_8_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 335 [2/2] (2.32ns)   --->   "%p_ZL7threshs_8_load = load i4 %p_ZL7threshs_8_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 335 'load' 'p_ZL7threshs_8_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%p_ZL7threshs_9_addr = getelementptr i9 %p_ZL7threshs_9, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 336 'getelementptr' 'p_ZL7threshs_9_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 337 [2/2] (2.32ns)   --->   "%p_ZL7threshs_9_load = load i4 %p_ZL7threshs_9_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 337 'load' 'p_ZL7threshs_9_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%p_ZL7threshs_10_addr = getelementptr i9 %p_ZL7threshs_10, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 338 'getelementptr' 'p_ZL7threshs_10_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 339 [2/2] (2.32ns)   --->   "%p_ZL7threshs_10_load = load i4 %p_ZL7threshs_10_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 339 'load' 'p_ZL7threshs_10_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%p_ZL7threshs_11_addr = getelementptr i9 %p_ZL7threshs_11, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 340 'getelementptr' 'p_ZL7threshs_11_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 341 [2/2] (2.32ns)   --->   "%p_ZL7threshs_11_load = load i4 %p_ZL7threshs_11_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 341 'load' 'p_ZL7threshs_11_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%p_ZL7threshs_12_addr = getelementptr i8 %p_ZL7threshs_12, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 342 'getelementptr' 'p_ZL7threshs_12_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 343 [2/2] (2.32ns)   --->   "%p_ZL7threshs_12_load = load i4 %p_ZL7threshs_12_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 343 'load' 'p_ZL7threshs_12_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%p_ZL7threshs_13_addr = getelementptr i8 %p_ZL7threshs_13, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 344 'getelementptr' 'p_ZL7threshs_13_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 345 [2/2] (2.32ns)   --->   "%p_ZL7threshs_13_load = load i4 %p_ZL7threshs_13_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 345 'load' 'p_ZL7threshs_13_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%p_ZL7threshs_14_addr = getelementptr i7 %p_ZL7threshs_14, i64 0, i64 %idxprom2_i" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 346 'getelementptr' 'p_ZL7threshs_14_addr' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_4 : Operation 347 [2/2] (2.32ns)   --->   "%p_ZL7threshs_14_load = load i4 %p_ZL7threshs_14_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 347 'load' 'p_ZL7threshs_14_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>

State 5 <SV = 4> <Delay = 13.9>
ST_5 : Operation 348 [1/2] (2.10ns) (root node of the DSP)   --->   "%res_1 = add i32 %res, i32 %sext_ln169" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 348 'add' 'res_1' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 349 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_0_load = load i4 %p_ZL7threshs_0_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 349 'load' 'p_ZL7threshs_0_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i5 %p_ZL7threshs_0_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 350 'zext' 'zext_ln108' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_slt  i32 %res_1, i32 %zext_ln108" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 351 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.97ns)   --->   "%result = xor i1 %icmp_ln108, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 352 'xor' 'result' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %result" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:215->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 353 'zext' 'zext_ln215' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 354 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_1_load = load i4 %p_ZL7threshs_1_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 354 'load' 'p_ZL7threshs_1_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10> <ROM>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i6 %p_ZL7threshs_1_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 355 'zext' 'zext_ln108_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (2.55ns)   --->   "%icmp_ln108_1 = icmp_slt  i32 %res_1, i32 %zext_ln108_1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 356 'icmp' 'icmp_ln108_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.97ns)   --->   "%xor_ln108 = xor i1 %icmp_ln108_1, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 357 'xor' 'xor_ln108' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i1 %xor_ln108" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 358 'zext' 'zext_ln218' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 359 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_2_load = load i4 %p_ZL7threshs_2_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 359 'load' 'p_ZL7threshs_2_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i7 %p_ZL7threshs_2_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 360 'zext' 'zext_ln108_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (2.55ns)   --->   "%icmp_ln108_2 = icmp_slt  i32 %res_1, i32 %zext_ln108_2" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 361 'icmp' 'icmp_ln108_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.97ns)   --->   "%xor_ln108_1 = xor i1 %icmp_ln108_2, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 362 'xor' 'xor_ln108_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i1 %xor_ln108_1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 363 'zext' 'zext_ln218_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 364 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_3_load = load i4 %p_ZL7threshs_3_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 364 'load' 'p_ZL7threshs_3_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10> <ROM>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i6 %p_ZL7threshs_3_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 365 'sext' 'sext_ln108' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i7 %sext_ln108" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 366 'zext' 'zext_ln108_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (2.55ns)   --->   "%icmp_ln108_3 = icmp_slt  i32 %res_1, i32 %zext_ln108_3" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 367 'icmp' 'icmp_ln108_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_2)   --->   "%xor_ln108_2 = xor i1 %icmp_ln108_3, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 368 'xor' 'xor_ln108_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_2)   --->   "%zext_ln218_2 = zext i1 %xor_ln108_2" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 369 'zext' 'zext_ln218_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 370 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_4_load = load i4 %p_ZL7threshs_4_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 370 'load' 'p_ZL7threshs_4_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln108_4 = zext i8 %p_ZL7threshs_4_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 371 'zext' 'zext_ln108_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (2.55ns)   --->   "%icmp_ln108_4 = icmp_slt  i32 %res_1, i32 %zext_ln108_4" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 372 'icmp' 'icmp_ln108_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_2)   --->   "%xor_ln108_3 = xor i1 %icmp_ln108_4, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 373 'xor' 'xor_ln108_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_2)   --->   "%zext_ln218_3 = zext i1 %xor_ln108_3" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 374 'zext' 'zext_ln218_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 375 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_5_load = load i4 %p_ZL7threshs_5_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 375 'load' 'p_ZL7threshs_5_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln108_5 = zext i8 %p_ZL7threshs_5_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 376 'zext' 'zext_ln108_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (2.55ns)   --->   "%icmp_ln108_5 = icmp_slt  i32 %res_1, i32 %zext_ln108_5" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 377 'icmp' 'icmp_ln108_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_3)   --->   "%xor_ln108_4 = xor i1 %icmp_ln108_5, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 378 'xor' 'xor_ln108_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_3)   --->   "%zext_ln218_4 = zext i1 %xor_ln108_4" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 379 'zext' 'zext_ln218_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 380 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_6_load = load i4 %p_ZL7threshs_6_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 380 'load' 'p_ZL7threshs_6_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i7 %p_ZL7threshs_6_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 381 'sext' 'sext_ln108_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln108_6 = zext i8 %sext_ln108_1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 382 'zext' 'zext_ln108_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (2.55ns)   --->   "%icmp_ln108_6 = icmp_slt  i32 %res_1, i32 %zext_ln108_6" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 383 'icmp' 'icmp_ln108_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_3)   --->   "%xor_ln108_5 = xor i1 %icmp_ln108_6, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 384 'xor' 'xor_ln108_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_3)   --->   "%zext_ln218_5 = zext i1 %xor_ln108_5" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 385 'zext' 'zext_ln218_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 386 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_7_load = load i4 %p_ZL7threshs_7_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 386 'load' 'p_ZL7threshs_7_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i5 %p_ZL7threshs_7_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 387 'sext' 'sext_ln108_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln108_7 = zext i8 %sext_ln108_2" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 388 'zext' 'zext_ln108_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (2.55ns)   --->   "%icmp_ln108_7 = icmp_slt  i32 %res_1, i32 %zext_ln108_7" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 389 'icmp' 'icmp_ln108_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_6)   --->   "%xor_ln108_6 = xor i1 %icmp_ln108_7, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 390 'xor' 'xor_ln108_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_6)   --->   "%zext_ln218_6 = zext i1 %xor_ln108_6" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 391 'zext' 'zext_ln218_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 392 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_8_load = load i4 %p_ZL7threshs_8_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 392 'load' 'p_ZL7threshs_8_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln108_8 = zext i9 %p_ZL7threshs_8_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 393 'zext' 'zext_ln108_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (2.55ns)   --->   "%icmp_ln108_8 = icmp_slt  i32 %res_1, i32 %zext_ln108_8" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 394 'icmp' 'icmp_ln108_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_6)   --->   "%xor_ln108_7 = xor i1 %icmp_ln108_8, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 395 'xor' 'xor_ln108_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_6)   --->   "%zext_ln218_7 = zext i1 %xor_ln108_7" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 396 'zext' 'zext_ln218_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 397 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_9_load = load i4 %p_ZL7threshs_9_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 397 'load' 'p_ZL7threshs_9_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln108_9 = zext i9 %p_ZL7threshs_9_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 398 'zext' 'zext_ln108_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (2.55ns)   --->   "%icmp_ln108_9 = icmp_slt  i32 %res_1, i32 %zext_ln108_9" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 399 'icmp' 'icmp_ln108_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_7)   --->   "%xor_ln108_8 = xor i1 %icmp_ln108_9, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 400 'xor' 'xor_ln108_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_7)   --->   "%zext_ln218_8 = zext i1 %xor_ln108_8" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 401 'zext' 'zext_ln218_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 402 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_10_load = load i4 %p_ZL7threshs_10_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 402 'load' 'p_ZL7threshs_10_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln108_10 = zext i9 %p_ZL7threshs_10_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 403 'zext' 'zext_ln108_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (2.55ns)   --->   "%icmp_ln108_10 = icmp_slt  i32 %res_1, i32 %zext_ln108_10" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 404 'icmp' 'icmp_ln108_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_7)   --->   "%xor_ln108_9 = xor i1 %icmp_ln108_10, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 405 'xor' 'xor_ln108_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_7)   --->   "%zext_ln218_9 = zext i1 %xor_ln108_9" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 406 'zext' 'zext_ln218_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 407 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_11_load = load i4 %p_ZL7threshs_11_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 407 'load' 'p_ZL7threshs_11_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln108_11 = zext i9 %p_ZL7threshs_11_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 408 'zext' 'zext_ln108_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (2.55ns)   --->   "%icmp_ln108_11 = icmp_slt  i32 %res_1, i32 %zext_ln108_11" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 409 'icmp' 'icmp_ln108_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_9)   --->   "%xor_ln108_10 = xor i1 %icmp_ln108_11, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 410 'xor' 'xor_ln108_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_9)   --->   "%zext_ln218_10 = zext i1 %xor_ln108_10" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 411 'zext' 'zext_ln218_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 412 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_12_load = load i4 %p_ZL7threshs_12_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 412 'load' 'p_ZL7threshs_12_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln108_3 = sext i8 %p_ZL7threshs_12_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 413 'sext' 'sext_ln108_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln108_12 = zext i9 %sext_ln108_3" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 414 'zext' 'zext_ln108_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (2.55ns)   --->   "%icmp_ln108_12 = icmp_slt  i32 %res_1, i32 %zext_ln108_12" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 415 'icmp' 'icmp_ln108_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_9)   --->   "%xor_ln108_11 = xor i1 %icmp_ln108_12, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 416 'xor' 'xor_ln108_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_9)   --->   "%zext_ln218_11 = zext i1 %xor_ln108_11" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 417 'zext' 'zext_ln218_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 418 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_13_load = load i4 %p_ZL7threshs_13_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 418 'load' 'p_ZL7threshs_13_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln108_4 = sext i8 %p_ZL7threshs_13_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 419 'sext' 'sext_ln108_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln108_13 = zext i9 %sext_ln108_4" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 420 'zext' 'zext_ln108_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (2.55ns)   --->   "%icmp_ln108_13 = icmp_slt  i32 %res_1, i32 %zext_ln108_13" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 421 'icmp' 'icmp_ln108_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_10)   --->   "%xor_ln108_12 = xor i1 %icmp_ln108_13, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 422 'xor' 'xor_ln108_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_10)   --->   "%zext_ln218_12 = zext i1 %xor_ln108_12" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 423 'zext' 'zext_ln218_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 424 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p_ZL7threshs_14_load = load i4 %p_ZL7threshs_14_addr" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 424 'load' 'p_ZL7threshs_14_load' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln108_5 = sext i7 %p_ZL7threshs_14_load" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 425 'sext' 'sext_ln108_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln108_14 = zext i9 %sext_ln108_5" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 426 'zext' 'zext_ln108_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (2.55ns)   --->   "%icmp_ln108_14 = icmp_slt  i32 %res_1, i32 %zext_ln108_14" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 427 'icmp' 'icmp_ln108_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_10)   --->   "%xor_ln108_13 = xor i1 %icmp_ln108_14, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 428 'xor' 'xor_ln108_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln218_10)   --->   "%zext_ln218_13 = zext i1 %xor_ln108_13" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 429 'zext' 'zext_ln218_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln218 = add i2 %zext_ln215, i2 %zext_ln218_1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 430 'add' 'add_ln218' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 431 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln218_1 = add i2 %add_ln218, i2 %zext_ln218" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 431 'add' 'add_ln218_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln218_14 = zext i2 %add_ln218_1" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 432 'zext' 'zext_ln218_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln218_2 = add i2 %zext_ln218_2, i2 %zext_ln218_3" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 433 'add' 'add_ln218_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln218_15 = zext i2 %add_ln218_2" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 434 'zext' 'zext_ln218_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln218_3 = add i2 %zext_ln218_4, i2 %zext_ln218_5" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 435 'add' 'add_ln218_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln218_16 = zext i2 %add_ln218_3" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 436 'zext' 'zext_ln218_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln218_4 = add i3 %zext_ln218_16, i3 %zext_ln218_15" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 437 'add' 'add_ln218_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 438 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln218_5 = add i3 %add_ln218_4, i3 %zext_ln218_14" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 438 'add' 'add_ln218_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln218_17 = zext i3 %add_ln218_5" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 439 'zext' 'zext_ln218_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln218_6 = add i2 %zext_ln218_6, i2 %zext_ln218_7" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 440 'add' 'add_ln218_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln218_18 = zext i2 %add_ln218_6" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 441 'zext' 'zext_ln218_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln218_7 = add i2 %zext_ln218_8, i2 %zext_ln218_9" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 442 'add' 'add_ln218_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln218_19 = zext i2 %add_ln218_7" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 443 'zext' 'zext_ln218_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (1.56ns)   --->   "%add_ln218_8 = add i3 %zext_ln218_19, i3 %zext_ln218_18" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 444 'add' 'add_ln218_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln218_20 = zext i3 %add_ln218_8" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 445 'zext' 'zext_ln218_20' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln218_9 = add i2 %zext_ln218_10, i2 %zext_ln218_11" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 446 'add' 'add_ln218_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln218_21 = zext i2 %add_ln218_9" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 447 'zext' 'zext_ln218_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln218_10 = add i2 %zext_ln218_12, i2 %zext_ln218_13" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 448 'add' 'add_ln218_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln218_22 = zext i2 %add_ln218_10" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 449 'zext' 'zext_ln218_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (1.56ns)   --->   "%add_ln218_11 = add i3 %zext_ln218_22, i3 %zext_ln218_21" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 450 'add' 'add_ln218_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln218_23 = zext i3 %add_ln218_11" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 451 'zext' 'zext_ln218_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln218_12 = add i4 %zext_ln218_23, i4 %zext_ln218_20" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 452 'add' 'add_ln218_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 453 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%result_2 = add i4 %add_ln218_12, i4 %zext_ln218_17" [/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295]   --->   Operation 453 'add' 'result_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%store_ln169 = store i32 %res_1, i32 %p_0_0_07335" [/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285]   --->   Operation 454 'store' 'store_ln169' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 455 'br' 'br_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i4 %result_2" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:298]   --->   Operation 456 'zext' 'zext_ln298' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (1.57ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %zext_ln298" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:298]   --->   Operation 457 'write' 'write_ln298' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.inc75" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 458 'br' 'br_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_6 : Operation 459 [1/1] (1.58ns)   --->   "%ret_ln308 = ret" [/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:308]   --->   Operation 459 'ret' 'ret_ln308' <Predicate = (icmp_ln249)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 8.978ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln213', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:213->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) of constant 0 on local variable 'nf', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:213->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295 [90]  (1.588 ns)
	'load' operation 32 bit ('nf', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302) on local variable 'nf', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:213->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295 [97]  (0.000 ns)
	'add' operation 32 bit ('nf', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302) [513]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln302', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302) [514]  (2.552 ns)
	'select' operation 32 bit ('nf', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302) [515]  (0.698 ns)
	'store' operation 0 bit ('store_ln213', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:213->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) of variable 'nf', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302 on local variable 'nf', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:213->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295 [516]  (1.588 ns)

 <State 2>: 1.050ns
The critical path consists of the following:
	'phi' operation 4 bit ('inputBuf') with incoming values : ('tmp', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261) ('inputBuf', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:255) [372]  (0.000 ns)
	'mul' operation 8 bit of DSP[382] ('r', /home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:90->/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285) [380]  (1.050 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[382] ('r', /home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:90->/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285) [380]  (1.050 ns)

 <State 4>: 2.798ns
The critical path consists of the following:
	'load' operation 32 bit ('p_0_0_07335_load', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:272) on local variable 'p_0_0_07335' [373]  (0.000 ns)
	'select' operation 32 bit ('res', /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:272) [377]  (0.698 ns)
	'add' operation 32 bit of DSP[382] ('res', /home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285) [382]  (2.100 ns)

 <State 5>: 13.931ns
The critical path consists of the following:
	'load' operation 5 bit ('p_ZL7threshs_0_load', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) on array 'p_ZL7threshs_0' [392]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln108', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) [394]  (2.552 ns)
	'xor' operation 1 bit ('result', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108->/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) [395]  (0.978 ns)
	'add' operation 2 bit ('add_ln218', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) [487]  (0.000 ns)
	'add' operation 2 bit ('add_ln218_1', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) [488]  (2.070 ns)
	'add' operation 3 bit ('add_ln218_5', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) [495]  (2.693 ns)
	'add' operation 4 bit ('result', /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218->/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295) [510]  (3.316 ns)

 <State 6>: 1.588ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
