
odev_proje.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ae8  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08005ba0  08005ba0  00006ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c74  08005c74  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005c74  08005c74  00007060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005c74  08005c74  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c74  08005c74  00006c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c78  08005c78  00006c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005c7c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000060  08005cdc  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  08005cdc  0000732c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011be1  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024ad  00000000  00000000  00018c69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  0001b118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c75  00000000  00000000  0001c0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d21  00000000  00000000  0001cd65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c01  00000000  00000000  00033a86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000942a3  00000000  00000000  00046687  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da92a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ebc  00000000  00000000  000da970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000de82c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000060 	.word	0x20000060
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08005b88 	.word	0x08005b88

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000064 	.word	0x20000064
 80000fc:	08005b88 	.word	0x08005b88

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_shi>:
 8000110:	b403      	push	{r0, r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0040      	lsls	r0, r0, #1
 8000118:	0049      	lsls	r1, r1, #1
 800011a:	5e09      	ldrsh	r1, [r1, r0]
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	448e      	add	lr, r1
 8000120:	bc03      	pop	{r0, r1}
 8000122:	4770      	bx	lr

08000124 <__udivsi3>:
 8000124:	2200      	movs	r2, #0
 8000126:	0843      	lsrs	r3, r0, #1
 8000128:	428b      	cmp	r3, r1
 800012a:	d374      	bcc.n	8000216 <__udivsi3+0xf2>
 800012c:	0903      	lsrs	r3, r0, #4
 800012e:	428b      	cmp	r3, r1
 8000130:	d35f      	bcc.n	80001f2 <__udivsi3+0xce>
 8000132:	0a03      	lsrs	r3, r0, #8
 8000134:	428b      	cmp	r3, r1
 8000136:	d344      	bcc.n	80001c2 <__udivsi3+0x9e>
 8000138:	0b03      	lsrs	r3, r0, #12
 800013a:	428b      	cmp	r3, r1
 800013c:	d328      	bcc.n	8000190 <__udivsi3+0x6c>
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d30d      	bcc.n	8000160 <__udivsi3+0x3c>
 8000144:	22ff      	movs	r2, #255	@ 0xff
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	ba12      	rev	r2, r2
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d302      	bcc.n	8000156 <__udivsi3+0x32>
 8000150:	1212      	asrs	r2, r2, #8
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	d065      	beq.n	8000222 <__udivsi3+0xfe>
 8000156:	0b03      	lsrs	r3, r0, #12
 8000158:	428b      	cmp	r3, r1
 800015a:	d319      	bcc.n	8000190 <__udivsi3+0x6c>
 800015c:	e000      	b.n	8000160 <__udivsi3+0x3c>
 800015e:	0a09      	lsrs	r1, r1, #8
 8000160:	0bc3      	lsrs	r3, r0, #15
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x46>
 8000166:	03cb      	lsls	r3, r1, #15
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b83      	lsrs	r3, r0, #14
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x52>
 8000172:	038b      	lsls	r3, r1, #14
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b43      	lsrs	r3, r0, #13
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x5e>
 800017e:	034b      	lsls	r3, r1, #13
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b03      	lsrs	r3, r0, #12
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x6a>
 800018a:	030b      	lsls	r3, r1, #12
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0ac3      	lsrs	r3, r0, #11
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x76>
 8000196:	02cb      	lsls	r3, r1, #11
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a83      	lsrs	r3, r0, #10
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x82>
 80001a2:	028b      	lsls	r3, r1, #10
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a43      	lsrs	r3, r0, #9
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x8e>
 80001ae:	024b      	lsls	r3, r1, #9
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a03      	lsrs	r3, r0, #8
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x9a>
 80001ba:	020b      	lsls	r3, r1, #8
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	d2cd      	bcs.n	800015e <__udivsi3+0x3a>
 80001c2:	09c3      	lsrs	r3, r0, #7
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xa8>
 80001c8:	01cb      	lsls	r3, r1, #7
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0983      	lsrs	r3, r0, #6
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xb4>
 80001d4:	018b      	lsls	r3, r1, #6
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0943      	lsrs	r3, r0, #5
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xc0>
 80001e0:	014b      	lsls	r3, r1, #5
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0903      	lsrs	r3, r0, #4
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xcc>
 80001ec:	010b      	lsls	r3, r1, #4
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	08c3      	lsrs	r3, r0, #3
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xd8>
 80001f8:	00cb      	lsls	r3, r1, #3
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0883      	lsrs	r3, r0, #2
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xe4>
 8000204:	008b      	lsls	r3, r1, #2
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0843      	lsrs	r3, r0, #1
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xf0>
 8000210:	004b      	lsls	r3, r1, #1
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	1a41      	subs	r1, r0, r1
 8000218:	d200      	bcs.n	800021c <__udivsi3+0xf8>
 800021a:	4601      	mov	r1, r0
 800021c:	4152      	adcs	r2, r2
 800021e:	4610      	mov	r0, r2
 8000220:	4770      	bx	lr
 8000222:	e7ff      	b.n	8000224 <__udivsi3+0x100>
 8000224:	b501      	push	{r0, lr}
 8000226:	2000      	movs	r0, #0
 8000228:	f000 f8f0 	bl	800040c <__aeabi_idiv0>
 800022c:	bd02      	pop	{r1, pc}
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_uidivmod>:
 8000230:	2900      	cmp	r1, #0
 8000232:	d0f7      	beq.n	8000224 <__udivsi3+0x100>
 8000234:	e776      	b.n	8000124 <__udivsi3>
 8000236:	4770      	bx	lr

08000238 <__divsi3>:
 8000238:	4603      	mov	r3, r0
 800023a:	430b      	orrs	r3, r1
 800023c:	d47f      	bmi.n	800033e <__divsi3+0x106>
 800023e:	2200      	movs	r2, #0
 8000240:	0843      	lsrs	r3, r0, #1
 8000242:	428b      	cmp	r3, r1
 8000244:	d374      	bcc.n	8000330 <__divsi3+0xf8>
 8000246:	0903      	lsrs	r3, r0, #4
 8000248:	428b      	cmp	r3, r1
 800024a:	d35f      	bcc.n	800030c <__divsi3+0xd4>
 800024c:	0a03      	lsrs	r3, r0, #8
 800024e:	428b      	cmp	r3, r1
 8000250:	d344      	bcc.n	80002dc <__divsi3+0xa4>
 8000252:	0b03      	lsrs	r3, r0, #12
 8000254:	428b      	cmp	r3, r1
 8000256:	d328      	bcc.n	80002aa <__divsi3+0x72>
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d30d      	bcc.n	800027a <__divsi3+0x42>
 800025e:	22ff      	movs	r2, #255	@ 0xff
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	ba12      	rev	r2, r2
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d302      	bcc.n	8000270 <__divsi3+0x38>
 800026a:	1212      	asrs	r2, r2, #8
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	d065      	beq.n	800033c <__divsi3+0x104>
 8000270:	0b03      	lsrs	r3, r0, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d319      	bcc.n	80002aa <__divsi3+0x72>
 8000276:	e000      	b.n	800027a <__divsi3+0x42>
 8000278:	0a09      	lsrs	r1, r1, #8
 800027a:	0bc3      	lsrs	r3, r0, #15
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x4c>
 8000280:	03cb      	lsls	r3, r1, #15
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b83      	lsrs	r3, r0, #14
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x58>
 800028c:	038b      	lsls	r3, r1, #14
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b43      	lsrs	r3, r0, #13
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x64>
 8000298:	034b      	lsls	r3, r1, #13
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b03      	lsrs	r3, r0, #12
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x70>
 80002a4:	030b      	lsls	r3, r1, #12
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0ac3      	lsrs	r3, r0, #11
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x7c>
 80002b0:	02cb      	lsls	r3, r1, #11
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a83      	lsrs	r3, r0, #10
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x88>
 80002bc:	028b      	lsls	r3, r1, #10
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a43      	lsrs	r3, r0, #9
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x94>
 80002c8:	024b      	lsls	r3, r1, #9
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a03      	lsrs	r3, r0, #8
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0xa0>
 80002d4:	020b      	lsls	r3, r1, #8
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	d2cd      	bcs.n	8000278 <__divsi3+0x40>
 80002dc:	09c3      	lsrs	r3, r0, #7
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xae>
 80002e2:	01cb      	lsls	r3, r1, #7
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0983      	lsrs	r3, r0, #6
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xba>
 80002ee:	018b      	lsls	r3, r1, #6
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0943      	lsrs	r3, r0, #5
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xc6>
 80002fa:	014b      	lsls	r3, r1, #5
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0903      	lsrs	r3, r0, #4
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xd2>
 8000306:	010b      	lsls	r3, r1, #4
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	08c3      	lsrs	r3, r0, #3
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xde>
 8000312:	00cb      	lsls	r3, r1, #3
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0883      	lsrs	r3, r0, #2
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xea>
 800031e:	008b      	lsls	r3, r1, #2
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0843      	lsrs	r3, r0, #1
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xf6>
 800032a:	004b      	lsls	r3, r1, #1
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	1a41      	subs	r1, r0, r1
 8000332:	d200      	bcs.n	8000336 <__divsi3+0xfe>
 8000334:	4601      	mov	r1, r0
 8000336:	4152      	adcs	r2, r2
 8000338:	4610      	mov	r0, r2
 800033a:	4770      	bx	lr
 800033c:	e05d      	b.n	80003fa <__divsi3+0x1c2>
 800033e:	0fca      	lsrs	r2, r1, #31
 8000340:	d000      	beq.n	8000344 <__divsi3+0x10c>
 8000342:	4249      	negs	r1, r1
 8000344:	1003      	asrs	r3, r0, #32
 8000346:	d300      	bcc.n	800034a <__divsi3+0x112>
 8000348:	4240      	negs	r0, r0
 800034a:	4053      	eors	r3, r2
 800034c:	2200      	movs	r2, #0
 800034e:	469c      	mov	ip, r3
 8000350:	0903      	lsrs	r3, r0, #4
 8000352:	428b      	cmp	r3, r1
 8000354:	d32d      	bcc.n	80003b2 <__divsi3+0x17a>
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d312      	bcc.n	8000382 <__divsi3+0x14a>
 800035c:	22fc      	movs	r2, #252	@ 0xfc
 800035e:	0189      	lsls	r1, r1, #6
 8000360:	ba12      	rev	r2, r2
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d30c      	bcc.n	8000382 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d308      	bcc.n	8000382 <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d304      	bcc.n	8000382 <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	d03a      	beq.n	80003f2 <__divsi3+0x1ba>
 800037c:	1192      	asrs	r2, r2, #6
 800037e:	e000      	b.n	8000382 <__divsi3+0x14a>
 8000380:	0989      	lsrs	r1, r1, #6
 8000382:	09c3      	lsrs	r3, r0, #7
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x154>
 8000388:	01cb      	lsls	r3, r1, #7
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0983      	lsrs	r3, r0, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x160>
 8000394:	018b      	lsls	r3, r1, #6
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0943      	lsrs	r3, r0, #5
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x16c>
 80003a0:	014b      	lsls	r3, r1, #5
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0903      	lsrs	r3, r0, #4
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x178>
 80003ac:	010b      	lsls	r3, r1, #4
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	08c3      	lsrs	r3, r0, #3
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x184>
 80003b8:	00cb      	lsls	r3, r1, #3
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0883      	lsrs	r3, r0, #2
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x190>
 80003c4:	008b      	lsls	r3, r1, #2
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	d2d9      	bcs.n	8000380 <__divsi3+0x148>
 80003cc:	0843      	lsrs	r3, r0, #1
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d301      	bcc.n	80003d6 <__divsi3+0x19e>
 80003d2:	004b      	lsls	r3, r1, #1
 80003d4:	1ac0      	subs	r0, r0, r3
 80003d6:	4152      	adcs	r2, r2
 80003d8:	1a41      	subs	r1, r0, r1
 80003da:	d200      	bcs.n	80003de <__divsi3+0x1a6>
 80003dc:	4601      	mov	r1, r0
 80003de:	4663      	mov	r3, ip
 80003e0:	4152      	adcs	r2, r2
 80003e2:	105b      	asrs	r3, r3, #1
 80003e4:	4610      	mov	r0, r2
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x1b4>
 80003e8:	4240      	negs	r0, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d500      	bpl.n	80003f0 <__divsi3+0x1b8>
 80003ee:	4249      	negs	r1, r1
 80003f0:	4770      	bx	lr
 80003f2:	4663      	mov	r3, ip
 80003f4:	105b      	asrs	r3, r3, #1
 80003f6:	d300      	bcc.n	80003fa <__divsi3+0x1c2>
 80003f8:	4240      	negs	r0, r0
 80003fa:	b501      	push	{r0, lr}
 80003fc:	2000      	movs	r0, #0
 80003fe:	f000 f805 	bl	800040c <__aeabi_idiv0>
 8000402:	bd02      	pop	{r1, pc}

08000404 <__aeabi_idivmod>:
 8000404:	2900      	cmp	r1, #0
 8000406:	d0f8      	beq.n	80003fa <__divsi3+0x1c2>
 8000408:	e716      	b.n	8000238 <__divsi3>
 800040a:	4770      	bx	lr

0800040c <__aeabi_idiv0>:
 800040c:	4770      	bx	lr
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <Send_Data_To_IoT>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Send_Data_To_IoT(void) // iot a verileri paket halinde göndermek için
{
 8000410:	b5b0      	push	{r4, r5, r7, lr}
 8000412:	b092      	sub	sp, #72	@ 0x48
 8000414:	af02      	add	r7, sp, #8
    char tx_buffer[64]; // Buffer boyutu artırıldı


    sprintf(tx_buffer, "A:%lu,B:%lu,D:%lu,S:%d\n", score[0], score[1], minutes, seconds);
 8000416:	4b10      	ldr	r3, [pc, #64]	@ (8000458 <Send_Data_To_IoT+0x48>)
 8000418:	681a      	ldr	r2, [r3, #0]
 800041a:	4b0f      	ldr	r3, [pc, #60]	@ (8000458 <Send_Data_To_IoT+0x48>)
 800041c:	685c      	ldr	r4, [r3, #4]
 800041e:	4b0f      	ldr	r3, [pc, #60]	@ (800045c <Send_Data_To_IoT+0x4c>)
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	b2db      	uxtb	r3, r3
 8000424:	001d      	movs	r5, r3
 8000426:	4b0e      	ldr	r3, [pc, #56]	@ (8000460 <Send_Data_To_IoT+0x50>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	b2db      	uxtb	r3, r3
 800042c:	490d      	ldr	r1, [pc, #52]	@ (8000464 <Send_Data_To_IoT+0x54>)
 800042e:	0038      	movs	r0, r7
 8000430:	9301      	str	r3, [sp, #4]
 8000432:	9500      	str	r5, [sp, #0]
 8000434:	0023      	movs	r3, r4
 8000436:	f004 ff0b 	bl	8005250 <siprintf>

    HAL_UART_Transmit(&huart2, (uint8_t*)tx_buffer, strlen(tx_buffer), 100);
 800043a:	003b      	movs	r3, r7
 800043c:	0018      	movs	r0, r3
 800043e:	f7ff fe5f 	bl	8000100 <strlen>
 8000442:	0003      	movs	r3, r0
 8000444:	b29a      	uxth	r2, r3
 8000446:	0039      	movs	r1, r7
 8000448:	4807      	ldr	r0, [pc, #28]	@ (8000468 <Send_Data_To_IoT+0x58>)
 800044a:	2364      	movs	r3, #100	@ 0x64
 800044c:	f003 fb1a 	bl	8003a84 <HAL_UART_Transmit>
}
 8000450:	46c0      	nop			@ (mov r8, r8)
 8000452:	46bd      	mov	sp, r7
 8000454:	b010      	add	sp, #64	@ 0x40
 8000456:	bdb0      	pop	{r4, r5, r7, pc}
 8000458:	200001c4 	.word	0x200001c4
 800045c:	200001cc 	.word	0x200001cc
 8000460:	200001cd 	.word	0x200001cd
 8000464:	08005ba0 	.word	0x08005ba0
 8000468:	2000012c 	.word	0x2000012c

0800046c <Delay_us_Rough>:


void Delay_us_Rough(uint32_t us)  // buzzer ses tonlaması yapmak için
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
    uint32_t count = us * 4;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	009b      	lsls	r3, r3, #2
 8000478:	60fb      	str	r3, [r7, #12]
    while(count--)
 800047a:	e000      	b.n	800047e <Delay_us_Rough+0x12>
    {
        __NOP();
 800047c:	46c0      	nop			@ (mov r8, r8)
    while(count--)
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	1e5a      	subs	r2, r3, #1
 8000482:	60fa      	str	r2, [r7, #12]
 8000484:	2b00      	cmp	r3, #0
 8000486:	d1f9      	bne.n	800047c <Delay_us_Rough+0x10>
    }
}
 8000488:	46c0      	nop			@ (mov r8, r8)
 800048a:	46c0      	nop			@ (mov r8, r8)
 800048c:	46bd      	mov	sp, r7
 800048e:	b004      	add	sp, #16
 8000490:	bd80      	pop	{r7, pc}
	...

08000494 <Play_Tone>:


void Play_Tone(uint32_t pitch, uint32_t duration_ms) //buzzer çaldıran fonksiyon
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
 800049c:	6039      	str	r1, [r7, #0]
    uint32_t elapsed = 0;
 800049e:	2300      	movs	r3, #0
 80004a0:	60fb      	str	r3, [r7, #12]
    while (elapsed < duration_ms * 1000)
 80004a2:	e01a      	b.n	80004da <Play_Tone+0x46>
    {
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 80004a4:	2380      	movs	r3, #128	@ 0x80
 80004a6:	015b      	lsls	r3, r3, #5
 80004a8:	4814      	ldr	r0, [pc, #80]	@ (80004fc <Play_Tone+0x68>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	0019      	movs	r1, r3
 80004ae:	f001 ffc9 	bl	8002444 <HAL_GPIO_WritePin>
        Delay_us_Rough(pitch);
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	0018      	movs	r0, r3
 80004b6:	f7ff ffd9 	bl	800046c <Delay_us_Rough>
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80004ba:	2380      	movs	r3, #128	@ 0x80
 80004bc:	015b      	lsls	r3, r3, #5
 80004be:	480f      	ldr	r0, [pc, #60]	@ (80004fc <Play_Tone+0x68>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	0019      	movs	r1, r3
 80004c4:	f001 ffbe 	bl	8002444 <HAL_GPIO_WritePin>
        Delay_us_Rough(pitch);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	0018      	movs	r0, r3
 80004cc:	f7ff ffce 	bl	800046c <Delay_us_Rough>

        elapsed += (pitch * 2); // ses için
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	68fa      	ldr	r2, [r7, #12]
 80004d6:	18d3      	adds	r3, r2, r3
 80004d8:	60fb      	str	r3, [r7, #12]
    while (elapsed < duration_ms * 1000)
 80004da:	683a      	ldr	r2, [r7, #0]
 80004dc:	0013      	movs	r3, r2
 80004de:	015b      	lsls	r3, r3, #5
 80004e0:	1a9b      	subs	r3, r3, r2
 80004e2:	009b      	lsls	r3, r3, #2
 80004e4:	189b      	adds	r3, r3, r2
 80004e6:	00db      	lsls	r3, r3, #3
 80004e8:	001a      	movs	r2, r3
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d3d9      	bcc.n	80004a4 <Play_Tone+0x10>
    }
}
 80004f0:	46c0      	nop			@ (mov r8, r8)
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	46bd      	mov	sp, r7
 80004f6:	b004      	add	sp, #16
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	46c0      	nop			@ (mov r8, r8)
 80004fc:	50000400 	.word	0x50000400

08000500 <Play_Referee_Whistle>:


void Play_Referee_Whistle(void) // hakem düdüğü sesi (maç bitiminde)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
    for(int i=0; i<8; i++)
 8000506:	2300      	movs	r3, #0
 8000508:	607b      	str	r3, [r7, #4]
 800050a:	e00a      	b.n	8000522 <Play_Referee_Whistle+0x22>
    {
        Play_Tone(150, 40);
 800050c:	2128      	movs	r1, #40	@ 0x28
 800050e:	2096      	movs	r0, #150	@ 0x96
 8000510:	f7ff ffc0 	bl	8000494 <Play_Tone>
        Play_Tone(250, 40);
 8000514:	2128      	movs	r1, #40	@ 0x28
 8000516:	20fa      	movs	r0, #250	@ 0xfa
 8000518:	f7ff ffbc 	bl	8000494 <Play_Tone>
    for(int i=0; i<8; i++)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	3301      	adds	r3, #1
 8000520:	607b      	str	r3, [r7, #4]
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	2b07      	cmp	r3, #7
 8000526:	ddf1      	ble.n	800050c <Play_Referee_Whistle+0xc>
    }
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000528:	2380      	movs	r3, #128	@ 0x80
 800052a:	015b      	lsls	r3, r3, #5
 800052c:	4804      	ldr	r0, [pc, #16]	@ (8000540 <Play_Referee_Whistle+0x40>)
 800052e:	2200      	movs	r2, #0
 8000530:	0019      	movs	r1, r3
 8000532:	f001 ff87 	bl	8002444 <HAL_GPIO_WritePin>
}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	b002      	add	sp, #8
 800053c:	bd80      	pop	{r7, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	50000400 	.word	0x50000400

08000544 <Play_Goal_Sound>:

void Play_Goal_Sound(void) // gol atılınca çıkan sevinç efekti. (gool)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
    for(int i=500; i>100; i-=10)
 800054a:	23fa      	movs	r3, #250	@ 0xfa
 800054c:	005b      	lsls	r3, r3, #1
 800054e:	607b      	str	r3, [r7, #4]
 8000550:	e007      	b.n	8000562 <Play_Goal_Sound+0x1e>
    {
        Play_Tone(i, 10);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	210a      	movs	r1, #10
 8000556:	0018      	movs	r0, r3
 8000558:	f7ff ff9c 	bl	8000494 <Play_Tone>
    for(int i=500; i>100; i-=10)
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	3b0a      	subs	r3, #10
 8000560:	607b      	str	r3, [r7, #4]
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	2b64      	cmp	r3, #100	@ 0x64
 8000566:	dcf4      	bgt.n	8000552 <Play_Goal_Sound+0xe>
    }
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000568:	2380      	movs	r3, #128	@ 0x80
 800056a:	015b      	lsls	r3, r3, #5
 800056c:	4804      	ldr	r0, [pc, #16]	@ (8000580 <Play_Goal_Sound+0x3c>)
 800056e:	2200      	movs	r2, #0
 8000570:	0019      	movs	r1, r3
 8000572:	f001 ff67 	bl	8002444 <HAL_GPIO_WritePin>
}
 8000576:	46c0      	nop			@ (mov r8, r8)
 8000578:	46bd      	mov	sp, r7
 800057a:	b002      	add	sp, #8
 800057c:	bd80      	pop	{r7, pc}
 800057e:	46c0      	nop			@ (mov r8, r8)
 8000580:	50000400 	.word	0x50000400

08000584 <Play_LED_Sequence>:


void Play_LED_Sequence(void) // maç başladığında ve bittiğinde sıralı led yakımı
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
    for(int i=0; i<3; i++)
 800058a:	2300      	movs	r3, #0
 800058c:	607b      	str	r3, [r7, #4]
 800058e:	e064      	b.n	800065a <Play_LED_Sequence+0xd6>
    {
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000590:	4b36      	ldr	r3, [pc, #216]	@ (800066c <Play_LED_Sequence+0xe8>)
 8000592:	2201      	movs	r2, #1
 8000594:	2108      	movs	r1, #8
 8000596:	0018      	movs	r0, r3
 8000598:	f001 ff54 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 800059c:	2032      	movs	r0, #50	@ 0x32
 800059e:	f000 fec1 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,1);
 80005a2:	4b32      	ldr	r3, [pc, #200]	@ (800066c <Play_LED_Sequence+0xe8>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	2104      	movs	r1, #4
 80005a8:	0018      	movs	r0, r3
 80005aa:	f001 ff4b 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80005ae:	2032      	movs	r0, #50	@ 0x32
 80005b0:	f000 feb8 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, 1);
 80005b4:	4b2d      	ldr	r3, [pc, #180]	@ (800066c <Play_LED_Sequence+0xe8>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	2102      	movs	r1, #2
 80005ba:	0018      	movs	r0, r3
 80005bc:	f001 ff42 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80005c0:	2032      	movs	r0, #50	@ 0x32
 80005c2:	f000 feaf 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(LED_WHITE_GPIO_Port, LED_WHITE_Pin, 1);
 80005c6:	4b29      	ldr	r3, [pc, #164]	@ (800066c <Play_LED_Sequence+0xe8>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	2101      	movs	r1, #1
 80005cc:	0018      	movs	r0, r3
 80005ce:	f001 ff39 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80005d2:	2032      	movs	r0, #50	@ 0x32
 80005d4:	f000 fea6 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, 1);
 80005d8:	2380      	movs	r3, #128	@ 0x80
 80005da:	0219      	lsls	r1, r3, #8
 80005dc:	23a0      	movs	r3, #160	@ 0xa0
 80005de:	05db      	lsls	r3, r3, #23
 80005e0:	2201      	movs	r2, #1
 80005e2:	0018      	movs	r0, r3
 80005e4:	f001 ff2e 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(500);
 80005e8:	23fa      	movs	r3, #250	@ 0xfa
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fe99 	bl	8001324 <HAL_Delay>

        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80005f2:	4b1e      	ldr	r3, [pc, #120]	@ (800066c <Play_LED_Sequence+0xe8>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	2108      	movs	r1, #8
 80005f8:	0018      	movs	r0, r3
 80005fa:	f001 ff23 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80005fe:	2032      	movs	r0, #50	@ 0x32
 8000600:	f000 fe90 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,0);
 8000604:	4b19      	ldr	r3, [pc, #100]	@ (800066c <Play_LED_Sequence+0xe8>)
 8000606:	2200      	movs	r2, #0
 8000608:	2104      	movs	r1, #4
 800060a:	0018      	movs	r0, r3
 800060c:	f001 ff1a 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8000610:	2032      	movs	r0, #50	@ 0x32
 8000612:	f000 fe87 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, 0);
 8000616:	4b15      	ldr	r3, [pc, #84]	@ (800066c <Play_LED_Sequence+0xe8>)
 8000618:	2200      	movs	r2, #0
 800061a:	2102      	movs	r1, #2
 800061c:	0018      	movs	r0, r3
 800061e:	f001 ff11 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8000622:	2032      	movs	r0, #50	@ 0x32
 8000624:	f000 fe7e 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(LED_WHITE_GPIO_Port, LED_WHITE_Pin, 0);
 8000628:	4b10      	ldr	r3, [pc, #64]	@ (800066c <Play_LED_Sequence+0xe8>)
 800062a:	2200      	movs	r2, #0
 800062c:	2101      	movs	r1, #1
 800062e:	0018      	movs	r0, r3
 8000630:	f001 ff08 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8000634:	2032      	movs	r0, #50	@ 0x32
 8000636:	f000 fe75 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, 0);
 800063a:	2380      	movs	r3, #128	@ 0x80
 800063c:	0219      	lsls	r1, r3, #8
 800063e:	23a0      	movs	r3, #160	@ 0xa0
 8000640:	05db      	lsls	r3, r3, #23
 8000642:	2200      	movs	r2, #0
 8000644:	0018      	movs	r0, r3
 8000646:	f001 fefd 	bl	8002444 <HAL_GPIO_WritePin>
        HAL_Delay(500);
 800064a:	23fa      	movs	r3, #250	@ 0xfa
 800064c:	005b      	lsls	r3, r3, #1
 800064e:	0018      	movs	r0, r3
 8000650:	f000 fe68 	bl	8001324 <HAL_Delay>
    for(int i=0; i<3; i++)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3301      	adds	r3, #1
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b02      	cmp	r3, #2
 800065e:	dd97      	ble.n	8000590 <Play_LED_Sequence+0xc>
    }
}
 8000660:	46c0      	nop			@ (mov r8, r8)
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	b002      	add	sp, #8
 8000668:	bd80      	pop	{r7, pc}
 800066a:	46c0      	nop			@ (mov r8, r8)
 800066c:	50000c00 	.word	0x50000c00

08000670 <Play_Buzzer>:
  }
}


void Play_Buzzer(uint16_t duration_ms)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	0002      	movs	r2, r0
 8000678:	1dbb      	adds	r3, r7, #6
 800067a:	801a      	strh	r2, [r3, #0]
  HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
 800067c:	2380      	movs	r3, #128	@ 0x80
 800067e:	015b      	lsls	r3, r3, #5
 8000680:	480a      	ldr	r0, [pc, #40]	@ (80006ac <Play_Buzzer+0x3c>)
 8000682:	2201      	movs	r2, #1
 8000684:	0019      	movs	r1, r3
 8000686:	f001 fedd 	bl	8002444 <HAL_GPIO_WritePin>
  HAL_Delay(duration_ms);
 800068a:	1dbb      	adds	r3, r7, #6
 800068c:	881b      	ldrh	r3, [r3, #0]
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fe48 	bl	8001324 <HAL_Delay>
  HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 8000694:	2380      	movs	r3, #128	@ 0x80
 8000696:	015b      	lsls	r3, r3, #5
 8000698:	4804      	ldr	r0, [pc, #16]	@ (80006ac <Play_Buzzer+0x3c>)
 800069a:	2200      	movs	r2, #0
 800069c:	0019      	movs	r1, r3
 800069e:	f001 fed1 	bl	8002444 <HAL_GPIO_WritePin>
}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b002      	add	sp, #8
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			@ (mov r8, r8)
 80006ac:	50000400 	.word	0x50000400

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
    (void)score;
    (void)minutes;
 80006b4:	4b48      	ldr	r3, [pc, #288]	@ (80007d8 <main+0x128>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
    (void)seconds;
 80006b8:	4b48      	ldr	r3, [pc, #288]	@ (80007dc <main+0x12c>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006bc:	f000 fdac 	bl	8001218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c0:	f000 f8a6 	bl	8000810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c4:	f000 fa12 	bl	8000aec <MX_GPIO_Init>
  MX_TIM3_Init();
 80006c8:	f000 f96a 	bl	80009a0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80006cc:	f000 f9c0 	bl	8000a50 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80006d0:	f000 f8fa 	bl	80008c8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 80006d4:	4b42      	ldr	r3, [pc, #264]	@ (80007e0 <main+0x130>)
 80006d6:	0018      	movs	r0, r3
 80006d8:	f002 fda2 	bl	8003220 <HAL_TIM_Base_Start_IT>

  // RX Kesmesini başlat (USART2 üzerinden)
  HAL_UART_Receive_IT(&huart2, &gelen_veri, 1);
 80006dc:	4941      	ldr	r1, [pc, #260]	@ (80007e4 <main+0x134>)
 80006de:	4b42      	ldr	r3, [pc, #264]	@ (80007e8 <main+0x138>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	0018      	movs	r0, r3
 80006e4:	f003 fa72 	bl	8003bcc <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      if (anim_request_start ==1) // animasyon (yarı) başladığında ledleri yakmaya başla
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <main+0x13c>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d104      	bne.n	80006fc <main+0x4c>
      {
          Play_LED_Sequence();
 80006f2:	f7ff ff47 	bl	8000584 <Play_LED_Sequence>
          anim_request_start=0;
 80006f6:	4b3d      	ldr	r3, [pc, #244]	@ (80007ec <main+0x13c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
      }
      if (anim_request_end ==1) // animasyon (yarı) bittiğinde ledleri yakmaya başla +buzzer
 80006fc:	4b3c      	ldr	r3, [pc, #240]	@ (80007f0 <main+0x140>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	b2db      	uxtb	r3, r3
 8000702:	2b01      	cmp	r3, #1
 8000704:	d106      	bne.n	8000714 <main+0x64>
      {
          Play_LED_Sequence();
 8000706:	f7ff ff3d 	bl	8000584 <Play_LED_Sequence>
          Play_Referee_Whistle();
 800070a:	f7ff fef9 	bl	8000500 <Play_Referee_Whistle>
          anim_request_end=0;
 800070e:	4b38      	ldr	r3, [pc, #224]	@ (80007f0 <main+0x140>)
 8000710:	2200      	movs	r2, #0
 8000712:	701a      	strb	r2, [r3, #0]
      }

      if (is_match_finished == 1) // maç bittiyse
 8000714:	4b37      	ldr	r3, [pc, #220]	@ (80007f4 <main+0x144>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	b2db      	uxtb	r3, r3
 800071a:	2b01      	cmp	r3, #1
 800071c:	d117      	bne.n	800074e <main+0x9e>
          {
              HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, GPIO_PIN_SET);
 800071e:	4b36      	ldr	r3, [pc, #216]	@ (80007f8 <main+0x148>)
 8000720:	2201      	movs	r2, #1
 8000722:	2108      	movs	r1, #8
 8000724:	0018      	movs	r0, r3
 8000726:	f001 fe8d 	bl	8002444 <HAL_GPIO_WritePin>
              Play_Buzzer(200);
 800072a:	20c8      	movs	r0, #200	@ 0xc8
 800072c:	f7ff ffa0 	bl	8000670 <Play_Buzzer>
              HAL_Delay(800);
 8000730:	23c8      	movs	r3, #200	@ 0xc8
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	0018      	movs	r0, r3
 8000736:	f000 fdf5 	bl	8001324 <HAL_Delay>
              HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, GPIO_PIN_RESET);
 800073a:	4b2f      	ldr	r3, [pc, #188]	@ (80007f8 <main+0x148>)
 800073c:	2200      	movs	r2, #0
 800073e:	2108      	movs	r1, #8
 8000740:	0018      	movs	r0, r3
 8000742:	f001 fe7f 	bl	8002444 <HAL_GPIO_WritePin>
              HAL_Delay(200);
 8000746:	20c8      	movs	r0, #200	@ 0xc8
 8000748:	f000 fdec 	bl	8001324 <HAL_Delay>
 800074c:	e015      	b.n	800077a <main+0xca>
          }
          else if (is_match_running == 1) // maç devam ediyorsa mavi ledi toggle yap
 800074e:	4b2b      	ldr	r3, [pc, #172]	@ (80007fc <main+0x14c>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	b2db      	uxtb	r3, r3
 8000754:	2b01      	cmp	r3, #1
 8000756:	d10a      	bne.n	800076e <main+0xbe>
          {
              HAL_GPIO_TogglePin(RGB_B_GPIO_Port, RGB_B_Pin);
 8000758:	4b27      	ldr	r3, [pc, #156]	@ (80007f8 <main+0x148>)
 800075a:	2108      	movs	r1, #8
 800075c:	0018      	movs	r0, r3
 800075e:	f001 fe8e 	bl	800247e <HAL_GPIO_TogglePin>
              HAL_Delay(500);
 8000762:	23fa      	movs	r3, #250	@ 0xfa
 8000764:	005b      	lsls	r3, r3, #1
 8000766:	0018      	movs	r0, r3
 8000768:	f000 fddc 	bl	8001324 <HAL_Delay>
 800076c:	e005      	b.n	800077a <main+0xca>
          }
          else // diğer durumlarda blue ledi resetle. (Ledin maç sonrası yanmaması için)
          {
              HAL_GPIO_WritePin(RGB_B_GPIO_Port, RGB_B_Pin, GPIO_PIN_RESET);
 800076e:	4b22      	ldr	r3, [pc, #136]	@ (80007f8 <main+0x148>)
 8000770:	2200      	movs	r2, #0
 8000772:	2108      	movs	r1, #8
 8000774:	0018      	movs	r0, r3
 8000776:	f001 fe65 	bl	8002444 <HAL_GPIO_WritePin>

          }
      // 1. ADC'yi Başlat
          HAL_ADC_Start(&hadc1);
 800077a:	4b21      	ldr	r3, [pc, #132]	@ (8000800 <main+0x150>)
 800077c:	0018      	movs	r0, r3
 800077e:	f001 f8d3 	bl	8001928 <HAL_ADC_Start>

          // 2. Çevirme işleminin bitmesini bekle (Maksimum 10ms)
          if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8000782:	4b1f      	ldr	r3, [pc, #124]	@ (8000800 <main+0x150>)
 8000784:	210a      	movs	r1, #10
 8000786:	0018      	movs	r0, r3
 8000788:	f001 f91c 	bl	80019c4 <HAL_ADC_PollForConversion>
 800078c:	1e03      	subs	r3, r0, #0
 800078e:	d106      	bne.n	800079e <main+0xee>
          {
              // 3. Değeri Oku
              ldr_value = HAL_ADC_GetValue(&hadc1);
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <main+0x150>)
 8000792:	0018      	movs	r0, r3
 8000794:	f001 f9aa 	bl	8001aec <HAL_ADC_GetValue>
 8000798:	0002      	movs	r2, r0
 800079a:	4b1a      	ldr	r3, [pc, #104]	@ (8000804 <main+0x154>)
 800079c:	601a      	str	r2, [r3, #0]
          }

          // --- KARAR ANI (STADYUM IŞIKLARI) ---
          if (ldr_value < 1500)
 800079e:	4b19      	ldr	r3, [pc, #100]	@ (8000804 <main+0x154>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a19      	ldr	r2, [pc, #100]	@ (8000808 <main+0x158>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d80b      	bhi.n	80007c0 <main+0x110>
          {
              // Hava Karardı -> Ekstra LED'leri Yak
              if(is_match_finished == 0) {           // Maç bitmemişse yak
 80007a8:	4b12      	ldr	r3, [pc, #72]	@ (80007f4 <main+0x144>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d19a      	bne.n	80006e8 <main+0x38>
                   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80007b2:	4b16      	ldr	r3, [pc, #88]	@ (800080c <main+0x15c>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	2108      	movs	r1, #8
 80007b8:	0018      	movs	r0, r3
 80007ba:	f001 fe43 	bl	8002444 <HAL_GPIO_WritePin>
 80007be:	e793      	b.n	80006e8 <main+0x38>
              }
          }
          else
          {
              if(is_match_running == 0)
 80007c0:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <main+0x14c>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d18e      	bne.n	80006e8 <main+0x38>
              {
                  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <main+0x15c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	2108      	movs	r1, #8
 80007d0:	0018      	movs	r0, r3
 80007d2:	f001 fe37 	bl	8002444 <HAL_GPIO_WritePin>
      if (anim_request_start ==1) // animasyon (yarı) başladığında ledleri yakmaya başla
 80007d6:	e787      	b.n	80006e8 <main+0x38>
 80007d8:	200001cc 	.word	0x200001cc
 80007dc:	200001cd 	.word	0x200001cd
 80007e0:	200000e0 	.word	0x200000e0
 80007e4:	200001d4 	.word	0x200001d4
 80007e8:	2000012c 	.word	0x2000012c
 80007ec:	200001ce 	.word	0x200001ce
 80007f0:	200001cf 	.word	0x200001cf
 80007f4:	200001c1 	.word	0x200001c1
 80007f8:	50000400 	.word	0x50000400
 80007fc:	200001c0 	.word	0x200001c0
 8000800:	2000007c 	.word	0x2000007c
 8000804:	200001d0 	.word	0x200001d0
 8000808:	000005db 	.word	0x000005db
 800080c:	50000c00 	.word	0x50000c00

08000810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b093      	sub	sp, #76	@ 0x4c
 8000814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000816:	2414      	movs	r4, #20
 8000818:	193b      	adds	r3, r7, r4
 800081a:	0018      	movs	r0, r3
 800081c:	2334      	movs	r3, #52	@ 0x34
 800081e:	001a      	movs	r2, r3
 8000820:	2100      	movs	r1, #0
 8000822:	f004 fd37 	bl	8005294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	0018      	movs	r0, r3
 800082a:	2310      	movs	r3, #16
 800082c:	001a      	movs	r2, r3
 800082e:	2100      	movs	r1, #0
 8000830:	f004 fd30 	bl	8005294 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000834:	2380      	movs	r3, #128	@ 0x80
 8000836:	009b      	lsls	r3, r3, #2
 8000838:	0018      	movs	r0, r3
 800083a:	f001 fe6f 	bl	800251c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800083e:	193b      	adds	r3, r7, r4
 8000840:	2202      	movs	r2, #2
 8000842:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000844:	193b      	adds	r3, r7, r4
 8000846:	2280      	movs	r2, #128	@ 0x80
 8000848:	0052      	lsls	r2, r2, #1
 800084a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800084c:	0021      	movs	r1, r4
 800084e:	187b      	adds	r3, r7, r1
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000854:	187b      	adds	r3, r7, r1
 8000856:	2240      	movs	r2, #64	@ 0x40
 8000858:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085a:	187b      	adds	r3, r7, r1
 800085c:	2202      	movs	r2, #2
 800085e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000860:	187b      	adds	r3, r7, r1
 8000862:	2202      	movs	r2, #2
 8000864:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000866:	187b      	adds	r3, r7, r1
 8000868:	2200      	movs	r2, #0
 800086a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2208      	movs	r2, #8
 8000870:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2280      	movs	r2, #128	@ 0x80
 8000876:	0292      	lsls	r2, r2, #10
 8000878:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800087a:	187b      	adds	r3, r7, r1
 800087c:	2280      	movs	r2, #128	@ 0x80
 800087e:	0592      	lsls	r2, r2, #22
 8000880:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000882:	187b      	adds	r3, r7, r1
 8000884:	0018      	movs	r0, r3
 8000886:	f001 fe95 	bl	80025b4 <HAL_RCC_OscConfig>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800088e:	f000 faf3 	bl	8000e78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	2207      	movs	r2, #7
 8000896:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	2202      	movs	r2, #2
 800089c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008a4:	1d3b      	adds	r3, r7, #4
 80008a6:	2280      	movs	r2, #128	@ 0x80
 80008a8:	01d2      	lsls	r2, r2, #7
 80008aa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	2102      	movs	r1, #2
 80008b0:	0018      	movs	r0, r3
 80008b2:	f002 f98f 	bl	8002bd4 <HAL_RCC_ClockConfig>
 80008b6:	1e03      	subs	r3, r0, #0
 80008b8:	d001      	beq.n	80008be <SystemClock_Config+0xae>
  {
    Error_Handler();
 80008ba:	f000 fadd 	bl	8000e78 <Error_Handler>
  }
}
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	b013      	add	sp, #76	@ 0x4c
 80008c4:	bd90      	pop	{r4, r7, pc}
	...

080008c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ce:	1d3b      	adds	r3, r7, #4
 80008d0:	0018      	movs	r0, r3
 80008d2:	230c      	movs	r3, #12
 80008d4:	001a      	movs	r2, r3
 80008d6:	2100      	movs	r1, #0
 80008d8:	f004 fcdc 	bl	8005294 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000994 <MX_ADC1_Init+0xcc>)
 80008de:	4a2e      	ldr	r2, [pc, #184]	@ (8000998 <MX_ADC1_Init+0xd0>)
 80008e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000994 <MX_ADC1_Init+0xcc>)
 80008e4:	2280      	movs	r2, #128	@ 0x80
 80008e6:	0612      	lsls	r2, r2, #24
 80008e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000994 <MX_ADC1_Init+0xcc>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008f0:	4b28      	ldr	r3, [pc, #160]	@ (8000994 <MX_ADC1_Init+0xcc>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008f6:	4b27      	ldr	r3, [pc, #156]	@ (8000994 <MX_ADC1_Init+0xcc>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008fc:	4b25      	ldr	r3, [pc, #148]	@ (8000994 <MX_ADC1_Init+0xcc>)
 80008fe:	2204      	movs	r2, #4
 8000900:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000902:	4b24      	ldr	r3, [pc, #144]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000904:	2200      	movs	r2, #0
 8000906:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000908:	4b22      	ldr	r3, [pc, #136]	@ (8000994 <MX_ADC1_Init+0xcc>)
 800090a:	2200      	movs	r2, #0
 800090c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800090e:	4b21      	ldr	r3, [pc, #132]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000910:	2200      	movs	r2, #0
 8000912:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000914:	4b1f      	ldr	r3, [pc, #124]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000916:	2201      	movs	r2, #1
 8000918:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800091a:	4b1e      	ldr	r3, [pc, #120]	@ (8000994 <MX_ADC1_Init+0xcc>)
 800091c:	2220      	movs	r2, #32
 800091e:	2100      	movs	r1, #0
 8000920:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000922:	4b1c      	ldr	r3, [pc, #112]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000924:	2200      	movs	r2, #0
 8000926:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000928:	4b1a      	ldr	r3, [pc, #104]	@ (8000994 <MX_ADC1_Init+0xcc>)
 800092a:	2200      	movs	r2, #0
 800092c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800092e:	4b19      	ldr	r3, [pc, #100]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000930:	222c      	movs	r2, #44	@ 0x2c
 8000932:	2100      	movs	r1, #0
 8000934:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000936:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000938:	2200      	movs	r2, #0
 800093a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800093c:	4b15      	ldr	r3, [pc, #84]	@ (8000994 <MX_ADC1_Init+0xcc>)
 800093e:	2200      	movs	r2, #0
 8000940:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000942:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000944:	2200      	movs	r2, #0
 8000946:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000948:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <MX_ADC1_Init+0xcc>)
 800094a:	223c      	movs	r2, #60	@ 0x3c
 800094c:	2100      	movs	r1, #0
 800094e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000950:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000952:	2200      	movs	r2, #0
 8000954:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000956:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <MX_ADC1_Init+0xcc>)
 8000958:	0018      	movs	r0, r3
 800095a:	f000 fe3d 	bl	80015d8 <HAL_ADC_Init>
 800095e:	1e03      	subs	r3, r0, #0
 8000960:	d001      	beq.n	8000966 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000962:	f000 fa89 	bl	8000e78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	4a0c      	ldr	r2, [pc, #48]	@ (800099c <MX_ADC1_Init+0xd4>)
 800096a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	2200      	movs	r2, #0
 8000970:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000978:	1d3a      	adds	r2, r7, #4
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_ADC1_Init+0xcc>)
 800097c:	0011      	movs	r1, r2
 800097e:	0018      	movs	r0, r3
 8000980:	f001 f8c0 	bl	8001b04 <HAL_ADC_ConfigChannel>
 8000984:	1e03      	subs	r3, r0, #0
 8000986:	d001      	beq.n	800098c <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000988:	f000 fa76 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800098c:	46c0      	nop			@ (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	b004      	add	sp, #16
 8000992:	bd80      	pop	{r7, pc}
 8000994:	2000007c 	.word	0x2000007c
 8000998:	40012400 	.word	0x40012400
 800099c:	14000020 	.word	0x14000020

080009a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b088      	sub	sp, #32
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009a6:	2310      	movs	r3, #16
 80009a8:	18fb      	adds	r3, r7, r3
 80009aa:	0018      	movs	r0, r3
 80009ac:	2310      	movs	r3, #16
 80009ae:	001a      	movs	r2, r3
 80009b0:	2100      	movs	r1, #0
 80009b2:	f004 fc6f 	bl	8005294 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	0018      	movs	r0, r3
 80009ba:	230c      	movs	r3, #12
 80009bc:	001a      	movs	r2, r3
 80009be:	2100      	movs	r1, #0
 80009c0:	f004 fc68 	bl	8005294 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 80009c6:	4a1f      	ldr	r2, [pc, #124]	@ (8000a44 <MX_TIM3_Init+0xa4>)
 80009c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1023;
 80009ca:	4b1d      	ldr	r3, [pc, #116]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 80009cc:	4a1e      	ldr	r2, [pc, #120]	@ (8000a48 <MX_TIM3_Init+0xa8>)
 80009ce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 62499;
 80009d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 80009d8:	4a1c      	ldr	r2, [pc, #112]	@ (8000a4c <MX_TIM3_Init+0xac>)
 80009da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009dc:	4b18      	ldr	r3, [pc, #96]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e2:	4b17      	ldr	r3, [pc, #92]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009e8:	4b15      	ldr	r3, [pc, #84]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 80009ea:	0018      	movs	r0, r3
 80009ec:	f002 fbc0 	bl	8003170 <HAL_TIM_Base_Init>
 80009f0:	1e03      	subs	r3, r0, #0
 80009f2:	d001      	beq.n	80009f8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80009f4:	f000 fa40 	bl	8000e78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009f8:	2110      	movs	r1, #16
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2280      	movs	r2, #128	@ 0x80
 80009fe:	0152      	lsls	r2, r2, #5
 8000a00:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a02:	187a      	adds	r2, r7, r1
 8000a04:	4b0e      	ldr	r3, [pc, #56]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 8000a06:	0011      	movs	r1, r2
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f002 fd5f 	bl	80034cc <HAL_TIM_ConfigClockSource>
 8000a0e:	1e03      	subs	r3, r0, #0
 8000a10:	d001      	beq.n	8000a16 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000a12:	f000 fa31 	bl	8000e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a22:	1d3a      	adds	r2, r7, #4
 8000a24:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_TIM3_Init+0xa0>)
 8000a26:	0011      	movs	r1, r2
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f002 ff5b 	bl	80038e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a2e:	1e03      	subs	r3, r0, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000a32:	f000 fa21 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a36:	46c0      	nop			@ (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b008      	add	sp, #32
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			@ (mov r8, r8)
 8000a40:	200000e0 	.word	0x200000e0
 8000a44:	40000400 	.word	0x40000400
 8000a48:	000003ff 	.word	0x000003ff
 8000a4c:	0000f423 	.word	0x0000f423

08000a50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function (GÜNCELLENDİ)
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a54:	4b23      	ldr	r3, [pc, #140]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a56:	4a24      	ldr	r2, [pc, #144]	@ (8000ae8 <MX_USART2_UART_Init+0x98>)
 8000a58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000a5a:	4b22      	ldr	r3, [pc, #136]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a5c:	2296      	movs	r2, #150	@ 0x96
 8000a5e:	0192      	lsls	r2, r2, #6
 8000a60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a62:	4b20      	ldr	r3, [pc, #128]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a68:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a76:	220c      	movs	r2, #12
 8000a78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a80:	4b18      	ldr	r3, [pc, #96]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a86:	4b17      	ldr	r3, [pc, #92]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a8c:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a92:	4b14      	ldr	r3, [pc, #80]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a98:	4b12      	ldr	r3, [pc, #72]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f002 ff9c 	bl	80039d8 <HAL_UART_Init>
 8000aa0:	1e03      	subs	r3, r0, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000aa4:	f000 f9e8 	bl	8000e78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000aaa:	2100      	movs	r1, #0
 8000aac:	0018      	movs	r0, r3
 8000aae:	f004 faef 	bl	8005090 <HAL_UARTEx_SetTxFifoThreshold>
 8000ab2:	1e03      	subs	r3, r0, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000ab6:	f000 f9df 	bl	8000e78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000abc:	2100      	movs	r1, #0
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f004 fb26 	bl	8005110 <HAL_UARTEx_SetRxFifoThreshold>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ac8:	f000 f9d6 	bl	8000e78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000acc:	4b05      	ldr	r3, [pc, #20]	@ (8000ae4 <MX_USART2_UART_Init+0x94>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f004 faa4 	bl	800501c <HAL_UARTEx_DisableFifoMode>
 8000ad4:	1e03      	subs	r3, r0, #0
 8000ad6:	d001      	beq.n	8000adc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000ad8:	f000 f9ce 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000adc:	46c0      	nop			@ (mov r8, r8)
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	46c0      	nop			@ (mov r8, r8)
 8000ae4:	2000012c 	.word	0x2000012c
 8000ae8:	40004400 	.word	0x40004400

08000aec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aec:	b590      	push	{r4, r7, lr}
 8000aee:	b08b      	sub	sp, #44	@ 0x2c
 8000af0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af2:	2414      	movs	r4, #20
 8000af4:	193b      	adds	r3, r7, r4
 8000af6:	0018      	movs	r0, r3
 8000af8:	2314      	movs	r3, #20
 8000afa:	001a      	movs	r2, r3
 8000afc:	2100      	movs	r1, #0
 8000afe:	f004 fbc9 	bl	8005294 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b02:	4b57      	ldr	r3, [pc, #348]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b06:	4b56      	ldr	r3, [pc, #344]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b08:	2104      	movs	r1, #4
 8000b0a:	430a      	orrs	r2, r1
 8000b0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b0e:	4b54      	ldr	r3, [pc, #336]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b12:	2204      	movs	r2, #4
 8000b14:	4013      	ands	r3, r2
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b1a:	4b51      	ldr	r3, [pc, #324]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b1e:	4b50      	ldr	r3, [pc, #320]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b20:	2120      	movs	r1, #32
 8000b22:	430a      	orrs	r2, r1
 8000b24:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b26:	4b4e      	ldr	r3, [pc, #312]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b2a:	2220      	movs	r2, #32
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b32:	4b4b      	ldr	r3, [pc, #300]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b36:	4b4a      	ldr	r3, [pc, #296]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b38:	2101      	movs	r1, #1
 8000b3a:	430a      	orrs	r2, r1
 8000b3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b3e:	4b48      	ldr	r3, [pc, #288]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b42:	2201      	movs	r2, #1
 8000b44:	4013      	ands	r3, r2
 8000b46:	60bb      	str	r3, [r7, #8]
 8000b48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4a:	4b45      	ldr	r3, [pc, #276]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b4e:	4b44      	ldr	r3, [pc, #272]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b50:	2102      	movs	r1, #2
 8000b52:	430a      	orrs	r2, r1
 8000b54:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b56:	4b42      	ldr	r3, [pc, #264]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b62:	4b3f      	ldr	r3, [pc, #252]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b66:	4b3e      	ldr	r3, [pc, #248]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b68:	2108      	movs	r1, #8
 8000b6a:	430a      	orrs	r2, r1
 8000b6c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b6e:	4b3c      	ldr	r3, [pc, #240]	@ (8000c60 <MX_GPIO_Init+0x174>)
 8000b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b72:	2208      	movs	r2, #8
 8000b74:	4013      	ands	r3, r2
 8000b76:	603b      	str	r3, [r7, #0]
 8000b78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|RGB_B_Pin, GPIO_PIN_RESET);
 8000b7a:	493a      	ldr	r1, [pc, #232]	@ (8000c64 <MX_GPIO_Init+0x178>)
 8000b7c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c68 <MX_GPIO_Init+0x17c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	0018      	movs	r0, r3
 8000b82:	f001 fc5f 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 8000b86:	2380      	movs	r3, #128	@ 0x80
 8000b88:	0219      	lsls	r1, r3, #8
 8000b8a:	23a0      	movs	r3, #160	@ 0xa0
 8000b8c:	05db      	lsls	r3, r3, #23
 8000b8e:	2200      	movs	r2, #0
 8000b90:	0018      	movs	r0, r3
 8000b92:	f001 fc57 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_WHITE_Pin|LED_BLUE_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000b96:	4b35      	ldr	r3, [pc, #212]	@ (8000c6c <MX_GPIO_Init+0x180>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	210f      	movs	r1, #15
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f001 fc51 	bl	8002444 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTON1_Pin BUTON2_Pin BUTON3_Pin */
  GPIO_InitStruct.Pin = BUTON1_Pin|BUTON2_Pin|BUTON3_Pin;
 8000ba2:	193b      	adds	r3, r7, r4
 8000ba4:	4a32      	ldr	r2, [pc, #200]	@ (8000c70 <MX_GPIO_Init+0x184>)
 8000ba6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ba8:	193b      	adds	r3, r7, r4
 8000baa:	2284      	movs	r2, #132	@ 0x84
 8000bac:	0392      	lsls	r2, r2, #14
 8000bae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bb0:	193b      	adds	r3, r7, r4
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	4a2b      	ldr	r2, [pc, #172]	@ (8000c68 <MX_GPIO_Init+0x17c>)
 8000bba:	0019      	movs	r1, r3
 8000bbc:	0010      	movs	r0, r2
 8000bbe:	f001 fadd 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin RGB_B_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|RGB_B_Pin;
 8000bc2:	193b      	adds	r3, r7, r4
 8000bc4:	4a27      	ldr	r2, [pc, #156]	@ (8000c64 <MX_GPIO_Init+0x178>)
 8000bc6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc8:	193b      	adds	r3, r7, r4
 8000bca:	2201      	movs	r2, #1
 8000bcc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	193b      	adds	r3, r7, r4
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bda:	193b      	adds	r3, r7, r4
 8000bdc:	4a22      	ldr	r2, [pc, #136]	@ (8000c68 <MX_GPIO_Init+0x17c>)
 8000bde:	0019      	movs	r1, r3
 8000be0:	0010      	movs	r0, r2
 8000be2:	f001 facb 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_5_Pin */
  GPIO_InitStruct.Pin = LED_5_Pin;
 8000be6:	0021      	movs	r1, r4
 8000be8:	187b      	adds	r3, r7, r1
 8000bea:	2280      	movs	r2, #128	@ 0x80
 8000bec:	0212      	lsls	r2, r2, #8
 8000bee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf0:	000c      	movs	r4, r1
 8000bf2:	193b      	adds	r3, r7, r4
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	193b      	adds	r3, r7, r4
 8000c00:	2200      	movs	r2, #0
 8000c02:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 8000c04:	193a      	adds	r2, r7, r4
 8000c06:	23a0      	movs	r3, #160	@ 0xa0
 8000c08:	05db      	lsls	r3, r3, #23
 8000c0a:	0011      	movs	r1, r2
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f001 fab5 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_WHITE_Pin LED_BLUE_Pin LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_WHITE_Pin|LED_BLUE_Pin|LED_GREEN_Pin|LED_RED_Pin;
 8000c12:	0021      	movs	r1, r4
 8000c14:	187b      	adds	r3, r7, r1
 8000c16:	220f      	movs	r2, #15
 8000c18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1a:	187b      	adds	r3, r7, r1
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	187b      	adds	r3, r7, r1
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c26:	187b      	adds	r3, r7, r1
 8000c28:	2200      	movs	r2, #0
 8000c2a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000c6c <MX_GPIO_Init+0x180>)
 8000c30:	0019      	movs	r1, r3
 8000c32:	0010      	movs	r0, r2
 8000c34:	f001 faa2 	bl	800217c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2006      	movs	r0, #6
 8000c3e:	f001 fa6b 	bl	8002118 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000c42:	2006      	movs	r0, #6
 8000c44:	f001 fa7d 	bl	8002142 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	2007      	movs	r0, #7
 8000c4e:	f001 fa63 	bl	8002118 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000c52:	2007      	movs	r0, #7
 8000c54:	f001 fa75 	bl	8002142 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c58:	46c0      	nop			@ (mov r8, r8)
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b00b      	add	sp, #44	@ 0x2c
 8000c5e:	bd90      	pop	{r4, r7, pc}
 8000c60:	40021000 	.word	0x40021000
 8000c64:	00001008 	.word	0x00001008
 8000c68:	50000400 	.word	0x50000400
 8000c6c:	50000c00 	.word	0x50000c00
 8000c70:	00000c04 	.word	0x00000c04

08000c74 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) // kullanıcı butonlara bastığında ne olacağını yönlendirir
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	0002      	movs	r2, r0
 8000c7c:	1dbb      	adds	r3, r7, #6
 8000c7e:	801a      	strh	r2, [r3, #0]
  static uint32_t last_interrupt_time = 0;
  uint32_t current_time = HAL_GetTick();
 8000c80:	f000 fb46 	bl	8001310 <HAL_GetTick>
 8000c84:	0003      	movs	r3, r0
 8000c86:	60fb      	str	r3, [r7, #12]

  if ((current_time - last_interrupt_time) < 200) return;
 8000c88:	4b42      	ldr	r3, [pc, #264]	@ (8000d94 <HAL_GPIO_EXTI_Falling_Callback+0x120>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	1ad3      	subs	r3, r2, r3
 8000c90:	2bc7      	cmp	r3, #199	@ 0xc7
 8000c92:	d800      	bhi.n	8000c96 <HAL_GPIO_EXTI_Falling_Callback+0x22>
 8000c94:	e07a      	b.n	8000d8c <HAL_GPIO_EXTI_Falling_Callback+0x118>
  last_interrupt_time = current_time;
 8000c96:	4b3f      	ldr	r3, [pc, #252]	@ (8000d94 <HAL_GPIO_EXTI_Falling_Callback+0x120>)
 8000c98:	68fa      	ldr	r2, [r7, #12]
 8000c9a:	601a      	str	r2, [r3, #0]


  if (GPIO_Pin == BUTON1_Pin) // buton1 maç durdur/başlat
 8000c9c:	1dbb      	adds	r3, r7, #6
 8000c9e:	881b      	ldrh	r3, [r3, #0]
 8000ca0:	2b04      	cmp	r3, #4
 8000ca2:	d12f      	bne.n	8000d04 <HAL_GPIO_EXTI_Falling_Callback+0x90>
  {
     if (is_match_finished)
 8000ca4:	4b3c      	ldr	r3, [pc, #240]	@ (8000d98 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d018      	beq.n	8000ce0 <HAL_GPIO_EXTI_Falling_Callback+0x6c>
     {

         is_match_finished = 0;
 8000cae:	4b3a      	ldr	r3, [pc, #232]	@ (8000d98 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
         is_match_running = 0;
 8000cb4:	4b39      	ldr	r3, [pc, #228]	@ (8000d9c <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
         match_period = 1;
 8000cba:	4b39      	ldr	r3, [pc, #228]	@ (8000da0 <HAL_GPIO_EXTI_Falling_Callback+0x12c>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]
         minutes = 0;
 8000cc0:	4b38      	ldr	r3, [pc, #224]	@ (8000da4 <HAL_GPIO_EXTI_Falling_Callback+0x130>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]
         seconds = 0;
 8000cc6:	4b38      	ldr	r3, [pc, #224]	@ (8000da8 <HAL_GPIO_EXTI_Falling_Callback+0x134>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]
         score[0] = 0;
 8000ccc:	4b37      	ldr	r3, [pc, #220]	@ (8000dac <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
         score[1] = 0;
 8000cd2:	4b36      	ldr	r3, [pc, #216]	@ (8000dac <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	605a      	str	r2, [r3, #4]
         anim_request_start = 1;
 8000cd8:	4b35      	ldr	r3, [pc, #212]	@ (8000db0 <HAL_GPIO_EXTI_Falling_Callback+0x13c>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	701a      	strb	r2, [r3, #0]
 8000cde:	e056      	b.n	8000d8e <HAL_GPIO_EXTI_Falling_Callback+0x11a>
     }
     else
     {

         if (is_match_running == 0) {
 8000ce0:	4b2e      	ldr	r3, [pc, #184]	@ (8000d9c <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d102      	bne.n	8000cf0 <HAL_GPIO_EXTI_Falling_Callback+0x7c>
             anim_request_start = 1;
 8000cea:	4b31      	ldr	r3, [pc, #196]	@ (8000db0 <HAL_GPIO_EXTI_Falling_Callback+0x13c>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	701a      	strb	r2, [r3, #0]
         }
         is_match_running = !is_match_running;
 8000cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d9c <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	425a      	negs	r2, r3
 8000cf8:	4153      	adcs	r3, r2
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	001a      	movs	r2, r3
 8000cfe:	4b27      	ldr	r3, [pc, #156]	@ (8000d9c <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000d00:	701a      	strb	r2, [r3, #0]
 8000d02:	e044      	b.n	8000d8e <HAL_GPIO_EXTI_Falling_Callback+0x11a>
     }
  }

  else if (GPIO_Pin == BUTON2_Pin) // takım seçtirir a/b
 8000d04:	1dbb      	adds	r3, r7, #6
 8000d06:	881a      	ldrh	r2, [r3, #0]
 8000d08:	2380      	movs	r3, #128	@ 0x80
 8000d0a:	00db      	lsls	r3, r3, #3
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d109      	bne.n	8000d24 <HAL_GPIO_EXTI_Falling_Callback+0xb0>
  {
      current_team = !current_team;
 8000d10:	4b28      	ldr	r3, [pc, #160]	@ (8000db4 <HAL_GPIO_EXTI_Falling_Callback+0x140>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	425a      	negs	r2, r3
 8000d18:	4153      	adcs	r3, r2
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	4b25      	ldr	r3, [pc, #148]	@ (8000db4 <HAL_GPIO_EXTI_Falling_Callback+0x140>)
 8000d20:	701a      	strb	r2, [r3, #0]
 8000d22:	e034      	b.n	8000d8e <HAL_GPIO_EXTI_Falling_Callback+0x11a>
  }
  else if (GPIO_Pin == BUTON3_Pin) // seçili takıma skor artırır (eğer maç durdurulmuşsa skor azaltır)
 8000d24:	1dbb      	adds	r3, r7, #6
 8000d26:	881a      	ldrh	r2, [r3, #0]
 8000d28:	2380      	movs	r3, #128	@ 0x80
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d12e      	bne.n	8000d8e <HAL_GPIO_EXTI_Falling_Callback+0x11a>
    {
       if(is_match_running == 1)
 8000d30:	4b1a      	ldr	r3, [pc, #104]	@ (8000d9c <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d10c      	bne.n	8000d54 <HAL_GPIO_EXTI_Falling_Callback+0xe0>
       {
          score[current_team]++;
 8000d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000db4 <HAL_GPIO_EXTI_Falling_Callback+0x140>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	4a1a      	ldr	r2, [pc, #104]	@ (8000dac <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000d42:	0099      	lsls	r1, r3, #2
 8000d44:	588a      	ldr	r2, [r1, r2]
 8000d46:	1c51      	adds	r1, r2, #1
 8000d48:	4a18      	ldr	r2, [pc, #96]	@ (8000dac <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	5099      	str	r1, [r3, r2]
          Play_Goal_Sound();
 8000d4e:	f7ff fbf9 	bl	8000544 <Play_Goal_Sound>
 8000d52:	e018      	b.n	8000d86 <HAL_GPIO_EXTI_Falling_Callback+0x112>
       }
       else
       {
          if(score[current_team] > 0) // gol iptali durumunda iptal mesajı buzzer çaldırır
 8000d54:	4b17      	ldr	r3, [pc, #92]	@ (8000db4 <HAL_GPIO_EXTI_Falling_Callback+0x140>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	001a      	movs	r2, r3
 8000d5c:	4b13      	ldr	r3, [pc, #76]	@ (8000dac <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000d5e:	0092      	lsls	r2, r2, #2
 8000d60:	58d3      	ldr	r3, [r2, r3]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d00f      	beq.n	8000d86 <HAL_GPIO_EXTI_Falling_Callback+0x112>
          {
              score[current_team]--;
 8000d66:	4b13      	ldr	r3, [pc, #76]	@ (8000db4 <HAL_GPIO_EXTI_Falling_Callback+0x140>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	4a0f      	ldr	r2, [pc, #60]	@ (8000dac <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000d6e:	0099      	lsls	r1, r3, #2
 8000d70:	588a      	ldr	r2, [r1, r2]
 8000d72:	1e51      	subs	r1, r2, #1
 8000d74:	4a0d      	ldr	r2, [pc, #52]	@ (8000dac <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	5099      	str	r1, [r3, r2]
              Play_Tone(300, 200);
 8000d7a:	2396      	movs	r3, #150	@ 0x96
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	21c8      	movs	r1, #200	@ 0xc8
 8000d80:	0018      	movs	r0, r3
 8000d82:	f7ff fb87 	bl	8000494 <Play_Tone>
          }
       }
       Send_Data_To_IoT();
 8000d86:	f7ff fb43 	bl	8000410 <Send_Data_To_IoT>
 8000d8a:	e000      	b.n	8000d8e <HAL_GPIO_EXTI_Falling_Callback+0x11a>
  if ((current_time - last_interrupt_time) < 200) return;
 8000d8c:	46c0      	nop			@ (mov r8, r8)
    }

}
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	b004      	add	sp, #16
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	200001d8 	.word	0x200001d8
 8000d98:	200001c1 	.word	0x200001c1
 8000d9c:	200001c0 	.word	0x200001c0
 8000da0:	20000000 	.word	0x20000000
 8000da4:	200001cc 	.word	0x200001cc
 8000da8:	200001cd 	.word	0x200001cd
 8000dac:	200001c4 	.word	0x200001c4
 8000db0:	200001ce 	.word	0x200001ce
 8000db4:	200001c2 	.word	0x200001c2

08000db8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // kronometreyi işletir.
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a25      	ldr	r2, [pc, #148]	@ (8000e5c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d144      	bne.n	8000e54 <HAL_TIM_PeriodElapsedCallback+0x9c>
  {
    if (is_match_running == 1)
 8000dca:	4b25      	ldr	r3, [pc, #148]	@ (8000e60 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d13f      	bne.n	8000e54 <HAL_TIM_PeriodElapsedCallback+0x9c>
    {
      seconds++;
 8000dd4:	4b23      	ldr	r3, [pc, #140]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	3301      	adds	r3, #1
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4b21      	ldr	r3, [pc, #132]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000de0:	701a      	strb	r2, [r3, #0]
      if (seconds >= 60) { seconds = 0; minutes++; }
 8000de2:	4b20      	ldr	r3, [pc, #128]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	2b3b      	cmp	r3, #59	@ 0x3b
 8000dea:	d909      	bls.n	8000e00 <HAL_TIM_PeriodElapsedCallback+0x48>
 8000dec:	4b1d      	ldr	r3, [pc, #116]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	701a      	strb	r2, [r3, #0]
 8000df2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	3301      	adds	r3, #1
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000dfe:	701a      	strb	r2, [r3, #0]

      if (minutes == 1 && seconds == 0 && match_period == 1) // maç süresi 2 dakika ayarlandı
 8000e00:	4b19      	ldr	r3, [pc, #100]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d114      	bne.n	8000e34 <HAL_TIM_PeriodElapsedCallback+0x7c>
 8000e0a:	4b16      	ldr	r3, [pc, #88]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d10f      	bne.n	8000e34 <HAL_TIM_PeriodElapsedCallback+0x7c>
 8000e14:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d10b      	bne.n	8000e34 <HAL_TIM_PeriodElapsedCallback+0x7c>
      {
          is_match_running = 0;
 8000e1c:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
          match_period = 2;
 8000e22:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000e24:	2202      	movs	r2, #2
 8000e26:	601a      	str	r2, [r3, #0]
          anim_request_end = 1;
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
          Send_Data_To_IoT();
 8000e2e:	f7ff faef 	bl	8000410 <Send_Data_To_IoT>
        anim_request_end = 1;
        Send_Data_To_IoT();
      }
    }
  }
}
 8000e32:	e00f      	b.n	8000e54 <HAL_TIM_PeriodElapsedCallback+0x9c>
      else if (minutes >= 2) // 2. yarı başlangıcı
 8000e34:	4b0c      	ldr	r3, [pc, #48]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d90a      	bls.n	8000e54 <HAL_TIM_PeriodElapsedCallback+0x9c>
        is_match_running = 0;
 8000e3e:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
        is_match_finished = 1;
 8000e44:	4b0b      	ldr	r3, [pc, #44]	@ (8000e74 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	701a      	strb	r2, [r3, #0]
        anim_request_end = 1;
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	701a      	strb	r2, [r3, #0]
        Send_Data_To_IoT();
 8000e50:	f7ff fade 	bl	8000410 <Send_Data_To_IoT>
}
 8000e54:	46c0      	nop			@ (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b002      	add	sp, #8
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40000400 	.word	0x40000400
 8000e60:	200001c0 	.word	0x200001c0
 8000e64:	200001cd 	.word	0x200001cd
 8000e68:	200001cc 	.word	0x200001cc
 8000e6c:	20000000 	.word	0x20000000
 8000e70:	200001cf 	.word	0x200001cf
 8000e74:	200001c1 	.word	0x200001c1

08000e78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e7c:	b672      	cpsid	i
}
 8000e7e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	e7fd      	b.n	8000e80 <Error_Handler+0x8>

08000e84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000e8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000e90:	2101      	movs	r1, #1
 8000e92:	430a      	orrs	r2, r1
 8000e94:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ea2:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000ea4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ea6:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000ea8:	2180      	movs	r1, #128	@ 0x80
 8000eaa:	0549      	lsls	r1, r1, #21
 8000eac:	430a      	orrs	r2, r1
 8000eae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000eb0:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000eb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000eb4:	2380      	movs	r3, #128	@ 0x80
 8000eb6:	055b      	lsls	r3, r3, #21
 8000eb8:	4013      	ands	r3, r2
 8000eba:	603b      	str	r3, [r7, #0]
 8000ebc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ebe:	46c0      	nop			@ (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	40021000 	.word	0x40021000

08000ecc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ecc:	b590      	push	{r4, r7, lr}
 8000ece:	b08b      	sub	sp, #44	@ 0x2c
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	2414      	movs	r4, #20
 8000ed6:	193b      	adds	r3, r7, r4
 8000ed8:	0018      	movs	r0, r3
 8000eda:	2314      	movs	r3, #20
 8000edc:	001a      	movs	r2, r3
 8000ede:	2100      	movs	r1, #0
 8000ee0:	f004 f9d8 	bl	8005294 <memset>
  if(hadc->Instance==ADC1)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a18      	ldr	r2, [pc, #96]	@ (8000f4c <HAL_ADC_MspInit+0x80>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d129      	bne.n	8000f42 <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000eee:	4b18      	ldr	r3, [pc, #96]	@ (8000f50 <HAL_ADC_MspInit+0x84>)
 8000ef0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ef2:	4b17      	ldr	r3, [pc, #92]	@ (8000f50 <HAL_ADC_MspInit+0x84>)
 8000ef4:	2180      	movs	r1, #128	@ 0x80
 8000ef6:	0349      	lsls	r1, r1, #13
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	641a      	str	r2, [r3, #64]	@ 0x40
 8000efc:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <HAL_ADC_MspInit+0x84>)
 8000efe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f00:	2380      	movs	r3, #128	@ 0x80
 8000f02:	035b      	lsls	r3, r3, #13
 8000f04:	4013      	ands	r3, r2
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <HAL_ADC_MspInit+0x84>)
 8000f0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f0e:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <HAL_ADC_MspInit+0x84>)
 8000f10:	2101      	movs	r1, #1
 8000f12:	430a      	orrs	r2, r1
 8000f14:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f16:	4b0e      	ldr	r3, [pc, #56]	@ (8000f50 <HAL_ADC_MspInit+0x84>)
 8000f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = A1_5_LDR_Pin;
 8000f22:	193b      	adds	r3, r7, r4
 8000f24:	2220      	movs	r2, #32
 8000f26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f28:	193b      	adds	r3, r7, r4
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	193b      	adds	r3, r7, r4
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(A1_5_LDR_GPIO_Port, &GPIO_InitStruct);
 8000f34:	193a      	adds	r2, r7, r4
 8000f36:	23a0      	movs	r3, #160	@ 0xa0
 8000f38:	05db      	lsls	r3, r3, #23
 8000f3a:	0011      	movs	r1, r2
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f001 f91d 	bl	800217c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b00b      	add	sp, #44	@ 0x2c
 8000f48:	bd90      	pop	{r4, r7, pc}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	40012400 	.word	0x40012400
 8000f50:	40021000 	.word	0x40021000

08000f54 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a0d      	ldr	r2, [pc, #52]	@ (8000f98 <HAL_TIM_Base_MspInit+0x44>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d113      	bne.n	8000f8e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f66:	4b0d      	ldr	r3, [pc, #52]	@ (8000f9c <HAL_TIM_Base_MspInit+0x48>)
 8000f68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <HAL_TIM_Base_MspInit+0x48>)
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f72:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <HAL_TIM_Base_MspInit+0x48>)
 8000f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f76:	2202      	movs	r2, #2
 8000f78:	4013      	ands	r3, r2
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2100      	movs	r1, #0
 8000f82:	2010      	movs	r0, #16
 8000f84:	f001 f8c8 	bl	8002118 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f88:	2010      	movs	r0, #16
 8000f8a:	f001 f8da 	bl	8002142 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000f8e:	46c0      	nop			@ (mov r8, r8)
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b004      	add	sp, #16
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	46c0      	nop			@ (mov r8, r8)
 8000f98:	40000400 	.word	0x40000400
 8000f9c:	40021000 	.word	0x40021000

08000fa0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b093      	sub	sp, #76	@ 0x4c
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	2334      	movs	r3, #52	@ 0x34
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	0018      	movs	r0, r3
 8000fae:	2314      	movs	r3, #20
 8000fb0:	001a      	movs	r2, r3
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	f004 f96e 	bl	8005294 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb8:	241c      	movs	r4, #28
 8000fba:	193b      	adds	r3, r7, r4
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	2318      	movs	r3, #24
 8000fc0:	001a      	movs	r2, r3
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	f004 f966 	bl	8005294 <memset>
  if(huart->Instance==USART1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a3e      	ldr	r2, [pc, #248]	@ (80010c8 <HAL_UART_MspInit+0x128>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d140      	bne.n	8001054 <HAL_UART_MspInit+0xb4>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000fd2:	193b      	adds	r3, r7, r4
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000fd8:	193b      	adds	r3, r7, r4
 8000fda:	2200      	movs	r2, #0
 8000fdc:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f001 ff9f 	bl	8002f24 <HAL_RCCEx_PeriphCLKConfig>
 8000fe6:	1e03      	subs	r3, r0, #0
 8000fe8:	d001      	beq.n	8000fee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000fea:	f7ff ff45 	bl	8000e78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fee:	4b37      	ldr	r3, [pc, #220]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8000ff0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ff2:	4b36      	ldr	r3, [pc, #216]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8000ff4:	2180      	movs	r1, #128	@ 0x80
 8000ff6:	01c9      	lsls	r1, r1, #7
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ffc:	4b33      	ldr	r3, [pc, #204]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8000ffe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001000:	2380      	movs	r3, #128	@ 0x80
 8001002:	01db      	lsls	r3, r3, #7
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
 8001008:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100a:	4b30      	ldr	r3, [pc, #192]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 800100c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800100e:	4b2f      	ldr	r3, [pc, #188]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8001010:	2101      	movs	r1, #1
 8001012:	430a      	orrs	r2, r1
 8001014:	635a      	str	r2, [r3, #52]	@ 0x34
 8001016:	4b2d      	ldr	r3, [pc, #180]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8001018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800101a:	2201      	movs	r2, #1
 800101c:	4013      	ands	r3, r2
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001022:	2134      	movs	r1, #52	@ 0x34
 8001024:	187b      	adds	r3, r7, r1
 8001026:	22c0      	movs	r2, #192	@ 0xc0
 8001028:	00d2      	lsls	r2, r2, #3
 800102a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102c:	187b      	adds	r3, r7, r1
 800102e:	2202      	movs	r2, #2
 8001030:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	187b      	adds	r3, r7, r1
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	187b      	adds	r3, r7, r1
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800103e:	187b      	adds	r3, r7, r1
 8001040:	2201      	movs	r2, #1
 8001042:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001044:	187a      	adds	r2, r7, r1
 8001046:	23a0      	movs	r3, #160	@ 0xa0
 8001048:	05db      	lsls	r3, r3, #23
 800104a:	0011      	movs	r1, r2
 800104c:	0018      	movs	r0, r3
 800104e:	f001 f895 	bl	800217c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001052:	e035      	b.n	80010c0 <HAL_UART_MspInit+0x120>
  else if(huart->Instance==USART2)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a1d      	ldr	r2, [pc, #116]	@ (80010d0 <HAL_UART_MspInit+0x130>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d130      	bne.n	80010c0 <HAL_UART_MspInit+0x120>
    __HAL_RCC_USART2_CLK_ENABLE();
 800105e:	4b1b      	ldr	r3, [pc, #108]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8001060:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001062:	4b1a      	ldr	r3, [pc, #104]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8001064:	2180      	movs	r1, #128	@ 0x80
 8001066:	0289      	lsls	r1, r1, #10
 8001068:	430a      	orrs	r2, r1
 800106a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800106c:	4b17      	ldr	r3, [pc, #92]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 800106e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001070:	2380      	movs	r3, #128	@ 0x80
 8001072:	029b      	lsls	r3, r3, #10
 8001074:	4013      	ands	r3, r2
 8001076:	613b      	str	r3, [r7, #16]
 8001078:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 800107c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8001080:	2101      	movs	r1, #1
 8001082:	430a      	orrs	r2, r1
 8001084:	635a      	str	r2, [r3, #52]	@ 0x34
 8001086:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <HAL_UART_MspInit+0x12c>)
 8001088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800108a:	2201      	movs	r2, #1
 800108c:	4013      	ands	r3, r2
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001092:	2134      	movs	r1, #52	@ 0x34
 8001094:	187b      	adds	r3, r7, r1
 8001096:	220c      	movs	r2, #12
 8001098:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109a:	187b      	adds	r3, r7, r1
 800109c:	2202      	movs	r2, #2
 800109e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	187b      	adds	r3, r7, r1
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	187b      	adds	r3, r7, r1
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80010ac:	187b      	adds	r3, r7, r1
 80010ae:	2201      	movs	r2, #1
 80010b0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b2:	187a      	adds	r2, r7, r1
 80010b4:	23a0      	movs	r3, #160	@ 0xa0
 80010b6:	05db      	lsls	r3, r3, #23
 80010b8:	0011      	movs	r1, r2
 80010ba:	0018      	movs	r0, r3
 80010bc:	f001 f85e 	bl	800217c <HAL_GPIO_Init>
}
 80010c0:	46c0      	nop			@ (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	b013      	add	sp, #76	@ 0x4c
 80010c6:	bd90      	pop	{r4, r7, pc}
 80010c8:	40013800 	.word	0x40013800
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40004400 	.word	0x40004400

080010d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d8:	46c0      	nop			@ (mov r8, r8)
 80010da:	e7fd      	b.n	80010d8 <NMI_Handler+0x4>

080010dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e0:	46c0      	nop			@ (mov r8, r8)
 80010e2:	e7fd      	b.n	80010e0 <HardFault_Handler+0x4>

080010e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010e8:	46c0      	nop			@ (mov r8, r8)
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fc:	f000 f8f6 	bl	80012ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001100:	46c0      	nop			@ (mov r8, r8)
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTON1_Pin);
 800110a:	2004      	movs	r0, #4
 800110c:	f001 f9d2 	bl	80024b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001110:	46c0      	nop			@ (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTON2_Pin);
 800111a:	2380      	movs	r3, #128	@ 0x80
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	0018      	movs	r0, r3
 8001120:	f001 f9c8 	bl	80024b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTON3_Pin);
 8001124:	2380      	movs	r3, #128	@ 0x80
 8001126:	011b      	lsls	r3, r3, #4
 8001128:	0018      	movs	r0, r3
 800112a:	f001 f9c3 	bl	80024b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800112e:	46c0      	nop			@ (mov r8, r8)
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001138:	4b03      	ldr	r3, [pc, #12]	@ (8001148 <TIM3_IRQHandler+0x14>)
 800113a:	0018      	movs	r0, r3
 800113c:	f002 f8be 	bl	80032bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001140:	46c0      	nop			@ (mov r8, r8)
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			@ (mov r8, r8)
 8001148:	200000e0 	.word	0x200000e0

0800114c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001154:	4a14      	ldr	r2, [pc, #80]	@ (80011a8 <_sbrk+0x5c>)
 8001156:	4b15      	ldr	r3, [pc, #84]	@ (80011ac <_sbrk+0x60>)
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001160:	4b13      	ldr	r3, [pc, #76]	@ (80011b0 <_sbrk+0x64>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d102      	bne.n	800116e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001168:	4b11      	ldr	r3, [pc, #68]	@ (80011b0 <_sbrk+0x64>)
 800116a:	4a12      	ldr	r2, [pc, #72]	@ (80011b4 <_sbrk+0x68>)
 800116c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800116e:	4b10      	ldr	r3, [pc, #64]	@ (80011b0 <_sbrk+0x64>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	18d3      	adds	r3, r2, r3
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	429a      	cmp	r2, r3
 800117a:	d207      	bcs.n	800118c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800117c:	f004 f892 	bl	80052a4 <__errno>
 8001180:	0003      	movs	r3, r0
 8001182:	220c      	movs	r2, #12
 8001184:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001186:	2301      	movs	r3, #1
 8001188:	425b      	negs	r3, r3
 800118a:	e009      	b.n	80011a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800118c:	4b08      	ldr	r3, [pc, #32]	@ (80011b0 <_sbrk+0x64>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001192:	4b07      	ldr	r3, [pc, #28]	@ (80011b0 <_sbrk+0x64>)
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	18d2      	adds	r2, r2, r3
 800119a:	4b05      	ldr	r3, [pc, #20]	@ (80011b0 <_sbrk+0x64>)
 800119c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800119e:	68fb      	ldr	r3, [r7, #12]
}
 80011a0:	0018      	movs	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	b006      	add	sp, #24
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20002000 	.word	0x20002000
 80011ac:	00000400 	.word	0x00000400
 80011b0:	200001dc 	.word	0x200001dc
 80011b4:	20000330 	.word	0x20000330

080011b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011bc:	46c0      	nop			@ (mov r8, r8)
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011c4:	480d      	ldr	r0, [pc, #52]	@ (80011fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011c6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80011c8:	f7ff fff6 	bl	80011b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011cc:	480c      	ldr	r0, [pc, #48]	@ (8001200 <LoopForever+0x6>)
  ldr r1, =_edata
 80011ce:	490d      	ldr	r1, [pc, #52]	@ (8001204 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001208 <LoopForever+0xe>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d4:	e002      	b.n	80011dc <LoopCopyDataInit>

080011d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011da:	3304      	adds	r3, #4

080011dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e0:	d3f9      	bcc.n	80011d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e2:	4a0a      	ldr	r2, [pc, #40]	@ (800120c <LoopForever+0x12>)
  ldr r4, =_ebss
 80011e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001210 <LoopForever+0x16>)
  movs r3, #0
 80011e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e8:	e001      	b.n	80011ee <LoopFillZerobss>

080011ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ec:	3204      	adds	r2, #4

080011ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f0:	d3fb      	bcc.n	80011ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011f2:	f004 f85d 	bl	80052b0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80011f6:	f7ff fa5b 	bl	80006b0 <main>

080011fa <LoopForever>:

LoopForever:
  b LoopForever
 80011fa:	e7fe      	b.n	80011fa <LoopForever>
  ldr   r0, =_estack
 80011fc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001204:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001208:	08005c7c 	.word	0x08005c7c
  ldr r2, =_sbss
 800120c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001210:	2000032c 	.word	0x2000032c

08001214 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001214:	e7fe      	b.n	8001214 <ADC1_IRQHandler>
	...

08001218 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800121e:	1dfb      	adds	r3, r7, #7
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001224:	4b0b      	ldr	r3, [pc, #44]	@ (8001254 <HAL_Init+0x3c>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <HAL_Init+0x3c>)
 800122a:	2180      	movs	r1, #128	@ 0x80
 800122c:	0049      	lsls	r1, r1, #1
 800122e:	430a      	orrs	r2, r1
 8001230:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001232:	2003      	movs	r0, #3
 8001234:	f000 f810 	bl	8001258 <HAL_InitTick>
 8001238:	1e03      	subs	r3, r0, #0
 800123a:	d003      	beq.n	8001244 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800123c:	1dfb      	adds	r3, r7, #7
 800123e:	2201      	movs	r2, #1
 8001240:	701a      	strb	r2, [r3, #0]
 8001242:	e001      	b.n	8001248 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001244:	f7ff fe1e 	bl	8000e84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001248:	1dfb      	adds	r3, r7, #7
 800124a:	781b      	ldrb	r3, [r3, #0]
}
 800124c:	0018      	movs	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	b002      	add	sp, #8
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40022000 	.word	0x40022000

08001258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001260:	230f      	movs	r3, #15
 8001262:	18fb      	adds	r3, r7, r3
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001268:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <HAL_InitTick+0x88>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d02b      	beq.n	80012c8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001270:	4b1c      	ldr	r3, [pc, #112]	@ (80012e4 <HAL_InitTick+0x8c>)
 8001272:	681c      	ldr	r4, [r3, #0]
 8001274:	4b1a      	ldr	r3, [pc, #104]	@ (80012e0 <HAL_InitTick+0x88>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	0019      	movs	r1, r3
 800127a:	23fa      	movs	r3, #250	@ 0xfa
 800127c:	0098      	lsls	r0, r3, #2
 800127e:	f7fe ff51 	bl	8000124 <__udivsi3>
 8001282:	0003      	movs	r3, r0
 8001284:	0019      	movs	r1, r3
 8001286:	0020      	movs	r0, r4
 8001288:	f7fe ff4c 	bl	8000124 <__udivsi3>
 800128c:	0003      	movs	r3, r0
 800128e:	0018      	movs	r0, r3
 8001290:	f000 ff67 	bl	8002162 <HAL_SYSTICK_Config>
 8001294:	1e03      	subs	r3, r0, #0
 8001296:	d112      	bne.n	80012be <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b03      	cmp	r3, #3
 800129c:	d80a      	bhi.n	80012b4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	2301      	movs	r3, #1
 80012a2:	425b      	negs	r3, r3
 80012a4:	2200      	movs	r2, #0
 80012a6:	0018      	movs	r0, r3
 80012a8:	f000 ff36 	bl	8002118 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012ac:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <HAL_InitTick+0x90>)
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	e00d      	b.n	80012d0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80012b4:	230f      	movs	r3, #15
 80012b6:	18fb      	adds	r3, r7, r3
 80012b8:	2201      	movs	r2, #1
 80012ba:	701a      	strb	r2, [r3, #0]
 80012bc:	e008      	b.n	80012d0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012be:	230f      	movs	r3, #15
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	2201      	movs	r2, #1
 80012c4:	701a      	strb	r2, [r3, #0]
 80012c6:	e003      	b.n	80012d0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012c8:	230f      	movs	r3, #15
 80012ca:	18fb      	adds	r3, r7, r3
 80012cc:	2201      	movs	r2, #1
 80012ce:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80012d0:	230f      	movs	r3, #15
 80012d2:	18fb      	adds	r3, r7, r3
 80012d4:	781b      	ldrb	r3, [r3, #0]
}
 80012d6:	0018      	movs	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	b005      	add	sp, #20
 80012dc:	bd90      	pop	{r4, r7, pc}
 80012de:	46c0      	nop			@ (mov r8, r8)
 80012e0:	2000000c 	.word	0x2000000c
 80012e4:	20000004 	.word	0x20000004
 80012e8:	20000008 	.word	0x20000008

080012ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <HAL_IncTick+0x1c>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	001a      	movs	r2, r3
 80012f6:	4b05      	ldr	r3, [pc, #20]	@ (800130c <HAL_IncTick+0x20>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	18d2      	adds	r2, r2, r3
 80012fc:	4b03      	ldr	r3, [pc, #12]	@ (800130c <HAL_IncTick+0x20>)
 80012fe:	601a      	str	r2, [r3, #0]
}
 8001300:	46c0      	nop			@ (mov r8, r8)
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	2000000c 	.word	0x2000000c
 800130c:	200001e0 	.word	0x200001e0

08001310 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  return uwTick;
 8001314:	4b02      	ldr	r3, [pc, #8]	@ (8001320 <HAL_GetTick+0x10>)
 8001316:	681b      	ldr	r3, [r3, #0]
}
 8001318:	0018      	movs	r0, r3
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	46c0      	nop			@ (mov r8, r8)
 8001320:	200001e0 	.word	0x200001e0

08001324 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800132c:	f7ff fff0 	bl	8001310 <HAL_GetTick>
 8001330:	0003      	movs	r3, r0
 8001332:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	3301      	adds	r3, #1
 800133c:	d005      	beq.n	800134a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800133e:	4b0a      	ldr	r3, [pc, #40]	@ (8001368 <HAL_Delay+0x44>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	001a      	movs	r2, r3
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	189b      	adds	r3, r3, r2
 8001348:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800134a:	46c0      	nop			@ (mov r8, r8)
 800134c:	f7ff ffe0 	bl	8001310 <HAL_GetTick>
 8001350:	0002      	movs	r2, r0
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	68fa      	ldr	r2, [r7, #12]
 8001358:	429a      	cmp	r2, r3
 800135a:	d8f7      	bhi.n	800134c <HAL_Delay+0x28>
  {
  }
}
 800135c:	46c0      	nop			@ (mov r8, r8)
 800135e:	46c0      	nop			@ (mov r8, r8)
 8001360:	46bd      	mov	sp, r7
 8001362:	b004      	add	sp, #16
 8001364:	bd80      	pop	{r7, pc}
 8001366:	46c0      	nop			@ (mov r8, r8)
 8001368:	2000000c 	.word	0x2000000c

0800136c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a05      	ldr	r2, [pc, #20]	@ (8001390 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800137c:	401a      	ands	r2, r3
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	431a      	orrs	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	601a      	str	r2, [r3, #0]
}
 8001386:	46c0      	nop			@ (mov r8, r8)
 8001388:	46bd      	mov	sp, r7
 800138a:	b002      	add	sp, #8
 800138c:	bd80      	pop	{r7, pc}
 800138e:	46c0      	nop			@ (mov r8, r8)
 8001390:	fe3fffff 	.word	0xfe3fffff

08001394 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	23e0      	movs	r3, #224	@ 0xe0
 80013a2:	045b      	lsls	r3, r3, #17
 80013a4:	4013      	ands	r3, r2
}
 80013a6:	0018      	movs	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b002      	add	sp, #8
 80013ac:	bd80      	pop	{r7, pc}

080013ae <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b084      	sub	sp, #16
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	60f8      	str	r0, [r7, #12]
 80013b6:	60b9      	str	r1, [r7, #8]
 80013b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	2104      	movs	r1, #4
 80013c2:	400a      	ands	r2, r1
 80013c4:	2107      	movs	r1, #7
 80013c6:	4091      	lsls	r1, r2
 80013c8:	000a      	movs	r2, r1
 80013ca:	43d2      	mvns	r2, r2
 80013cc:	401a      	ands	r2, r3
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	2104      	movs	r1, #4
 80013d2:	400b      	ands	r3, r1
 80013d4:	6879      	ldr	r1, [r7, #4]
 80013d6:	4099      	lsls	r1, r3
 80013d8:	000b      	movs	r3, r1
 80013da:	431a      	orrs	r2, r3
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80013e0:	46c0      	nop			@ (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b004      	add	sp, #16
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	2104      	movs	r1, #4
 80013fa:	400a      	ands	r2, r1
 80013fc:	2107      	movs	r1, #7
 80013fe:	4091      	lsls	r1, r2
 8001400:	000a      	movs	r2, r1
 8001402:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	2104      	movs	r1, #4
 8001408:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800140a:	40da      	lsrs	r2, r3
 800140c:	0013      	movs	r3, r2
}
 800140e:	0018      	movs	r0, r3
 8001410:	46bd      	mov	sp, r7
 8001412:	b002      	add	sp, #8
 8001414:	bd80      	pop	{r7, pc}

08001416 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68da      	ldr	r2, [r3, #12]
 8001422:	23c0      	movs	r3, #192	@ 0xc0
 8001424:	011b      	lsls	r3, r3, #4
 8001426:	4013      	ands	r3, r2
 8001428:	d101      	bne.n	800142e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800142a:	2301      	movs	r3, #1
 800142c:	e000      	b.n	8001430 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800142e:	2300      	movs	r3, #0
}
 8001430:	0018      	movs	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	b002      	add	sp, #8
 8001436:	bd80      	pop	{r7, pc}

08001438 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001448:	68ba      	ldr	r2, [r7, #8]
 800144a:	211f      	movs	r1, #31
 800144c:	400a      	ands	r2, r1
 800144e:	210f      	movs	r1, #15
 8001450:	4091      	lsls	r1, r2
 8001452:	000a      	movs	r2, r1
 8001454:	43d2      	mvns	r2, r2
 8001456:	401a      	ands	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	0e9b      	lsrs	r3, r3, #26
 800145c:	210f      	movs	r1, #15
 800145e:	4019      	ands	r1, r3
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	201f      	movs	r0, #31
 8001464:	4003      	ands	r3, r0
 8001466:	4099      	lsls	r1, r3
 8001468:	000b      	movs	r3, r1
 800146a:	431a      	orrs	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001470:	46c0      	nop			@ (mov r8, r8)
 8001472:	46bd      	mov	sp, r7
 8001474:	b004      	add	sp, #16
 8001476:	bd80      	pop	{r7, pc}

08001478 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	035b      	lsls	r3, r3, #13
 800148a:	0b5b      	lsrs	r3, r3, #13
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001492:	46c0      	nop			@ (mov r8, r8)
 8001494:	46bd      	mov	sp, r7
 8001496:	b002      	add	sp, #8
 8001498:	bd80      	pop	{r7, pc}

0800149a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a8:	683a      	ldr	r2, [r7, #0]
 80014aa:	0352      	lsls	r2, r2, #13
 80014ac:	0b52      	lsrs	r2, r2, #13
 80014ae:	43d2      	mvns	r2, r2
 80014b0:	401a      	ands	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014b6:	46c0      	nop			@ (mov r8, r8)
 80014b8:	46bd      	mov	sp, r7
 80014ba:	b002      	add	sp, #8
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	68ba      	ldr	r2, [r7, #8]
 80014d2:	0212      	lsls	r2, r2, #8
 80014d4:	43d2      	mvns	r2, r2
 80014d6:	401a      	ands	r2, r3
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	021b      	lsls	r3, r3, #8
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	400b      	ands	r3, r1
 80014e0:	4904      	ldr	r1, [pc, #16]	@ (80014f4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80014e2:	400b      	ands	r3, r1
 80014e4:	431a      	orrs	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80014ea:	46c0      	nop			@ (mov r8, r8)
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b004      	add	sp, #16
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	46c0      	nop			@ (mov r8, r8)
 80014f4:	07ffff00 	.word	0x07ffff00

080014f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	4a05      	ldr	r2, [pc, #20]	@ (800151c <LL_ADC_EnableInternalRegulator+0x24>)
 8001506:	4013      	ands	r3, r2
 8001508:	2280      	movs	r2, #128	@ 0x80
 800150a:	0552      	lsls	r2, r2, #21
 800150c:	431a      	orrs	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001512:	46c0      	nop			@ (mov r8, r8)
 8001514:	46bd      	mov	sp, r7
 8001516:	b002      	add	sp, #8
 8001518:	bd80      	pop	{r7, pc}
 800151a:	46c0      	nop			@ (mov r8, r8)
 800151c:	6fffffe8 	.word	0x6fffffe8

08001520 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689a      	ldr	r2, [r3, #8]
 800152c:	2380      	movs	r3, #128	@ 0x80
 800152e:	055b      	lsls	r3, r3, #21
 8001530:	401a      	ands	r2, r3
 8001532:	2380      	movs	r3, #128	@ 0x80
 8001534:	055b      	lsls	r3, r3, #21
 8001536:	429a      	cmp	r2, r3
 8001538:	d101      	bne.n	800153e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800153a:	2301      	movs	r3, #1
 800153c:	e000      	b.n	8001540 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800153e:	2300      	movs	r3, #0
}
 8001540:	0018      	movs	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	b002      	add	sp, #8
 8001546:	bd80      	pop	{r7, pc}

08001548 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	4a04      	ldr	r2, [pc, #16]	@ (8001568 <LL_ADC_Enable+0x20>)
 8001556:	4013      	ands	r3, r2
 8001558:	2201      	movs	r2, #1
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001560:	46c0      	nop			@ (mov r8, r8)
 8001562:	46bd      	mov	sp, r7
 8001564:	b002      	add	sp, #8
 8001566:	bd80      	pop	{r7, pc}
 8001568:	7fffffe8 	.word	0x7fffffe8

0800156c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	2201      	movs	r2, #1
 800157a:	4013      	ands	r3, r2
 800157c:	2b01      	cmp	r3, #1
 800157e:	d101      	bne.n	8001584 <LL_ADC_IsEnabled+0x18>
 8001580:	2301      	movs	r3, #1
 8001582:	e000      	b.n	8001586 <LL_ADC_IsEnabled+0x1a>
 8001584:	2300      	movs	r3, #0
}
 8001586:	0018      	movs	r0, r3
 8001588:	46bd      	mov	sp, r7
 800158a:	b002      	add	sp, #8
 800158c:	bd80      	pop	{r7, pc}
	...

08001590 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	4a04      	ldr	r2, [pc, #16]	@ (80015b0 <LL_ADC_REG_StartConversion+0x20>)
 800159e:	4013      	ands	r3, r2
 80015a0:	2204      	movs	r2, #4
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80015a8:	46c0      	nop			@ (mov r8, r8)
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b002      	add	sp, #8
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	7fffffe8 	.word	0x7fffffe8

080015b4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	2204      	movs	r2, #4
 80015c2:	4013      	ands	r3, r2
 80015c4:	2b04      	cmp	r3, #4
 80015c6:	d101      	bne.n	80015cc <LL_ADC_REG_IsConversionOngoing+0x18>
 80015c8:	2301      	movs	r3, #1
 80015ca:	e000      	b.n	80015ce <LL_ADC_REG_IsConversionOngoing+0x1a>
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	0018      	movs	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	b002      	add	sp, #8
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015e0:	231f      	movs	r3, #31
 80015e2:	18fb      	adds	r3, r7, r3
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e17f      	b.n	80018fe <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10a      	bne.n	800161c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	0018      	movs	r0, r3
 800160a:	f7ff fc5f 	bl	8000ecc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2254      	movs	r2, #84	@ 0x54
 8001618:	2100      	movs	r1, #0
 800161a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	0018      	movs	r0, r3
 8001622:	f7ff ff7d 	bl	8001520 <LL_ADC_IsInternalRegulatorEnabled>
 8001626:	1e03      	subs	r3, r0, #0
 8001628:	d115      	bne.n	8001656 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	0018      	movs	r0, r3
 8001630:	f7ff ff62 	bl	80014f8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001634:	4bb4      	ldr	r3, [pc, #720]	@ (8001908 <HAL_ADC_Init+0x330>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	49b4      	ldr	r1, [pc, #720]	@ (800190c <HAL_ADC_Init+0x334>)
 800163a:	0018      	movs	r0, r3
 800163c:	f7fe fd72 	bl	8000124 <__udivsi3>
 8001640:	0003      	movs	r3, r0
 8001642:	3301      	adds	r3, #1
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001648:	e002      	b.n	8001650 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	3b01      	subs	r3, #1
 800164e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1f9      	bne.n	800164a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	0018      	movs	r0, r3
 800165c:	f7ff ff60 	bl	8001520 <LL_ADC_IsInternalRegulatorEnabled>
 8001660:	1e03      	subs	r3, r0, #0
 8001662:	d10f      	bne.n	8001684 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001668:	2210      	movs	r2, #16
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001674:	2201      	movs	r2, #1
 8001676:	431a      	orrs	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800167c:	231f      	movs	r3, #31
 800167e:	18fb      	adds	r3, r7, r3
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	0018      	movs	r0, r3
 800168a:	f7ff ff93 	bl	80015b4 <LL_ADC_REG_IsConversionOngoing>
 800168e:	0003      	movs	r3, r0
 8001690:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001696:	2210      	movs	r2, #16
 8001698:	4013      	ands	r3, r2
 800169a:	d000      	beq.n	800169e <HAL_ADC_Init+0xc6>
 800169c:	e122      	b.n	80018e4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d000      	beq.n	80016a6 <HAL_ADC_Init+0xce>
 80016a4:	e11e      	b.n	80018e4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016aa:	4a99      	ldr	r2, [pc, #612]	@ (8001910 <HAL_ADC_Init+0x338>)
 80016ac:	4013      	ands	r3, r2
 80016ae:	2202      	movs	r2, #2
 80016b0:	431a      	orrs	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	0018      	movs	r0, r3
 80016bc:	f7ff ff56 	bl	800156c <LL_ADC_IsEnabled>
 80016c0:	1e03      	subs	r3, r0, #0
 80016c2:	d000      	beq.n	80016c6 <HAL_ADC_Init+0xee>
 80016c4:	e0ad      	b.n	8001822 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	7e1b      	ldrb	r3, [r3, #24]
 80016ce:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80016d0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	7e5b      	ldrb	r3, [r3, #25]
 80016d6:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80016d8:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	7e9b      	ldrb	r3, [r3, #26]
 80016de:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80016e0:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d002      	beq.n	80016f0 <HAL_ADC_Init+0x118>
 80016ea:	2380      	movs	r3, #128	@ 0x80
 80016ec:	015b      	lsls	r3, r3, #5
 80016ee:	e000      	b.n	80016f2 <HAL_ADC_Init+0x11a>
 80016f0:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80016f2:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80016f8:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	da04      	bge.n	800170c <HAL_ADC_Init+0x134>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	691b      	ldr	r3, [r3, #16]
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	e001      	b.n	8001710 <HAL_ADC_Init+0x138>
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001710:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	212c      	movs	r1, #44	@ 0x2c
 8001716:	5c5b      	ldrb	r3, [r3, r1]
 8001718:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800171a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4313      	orrs	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2220      	movs	r2, #32
 8001726:	5c9b      	ldrb	r3, [r3, r2]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d115      	bne.n	8001758 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	7e9b      	ldrb	r3, [r3, #26]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d105      	bne.n	8001740 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2280      	movs	r2, #128	@ 0x80
 8001738:	0252      	lsls	r2, r2, #9
 800173a:	4313      	orrs	r3, r2
 800173c:	61bb      	str	r3, [r7, #24]
 800173e:	e00b      	b.n	8001758 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001744:	2220      	movs	r2, #32
 8001746:	431a      	orrs	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001750:	2201      	movs	r2, #1
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175c:	2b00      	cmp	r3, #0
 800175e:	d00a      	beq.n	8001776 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001764:	23e0      	movs	r3, #224	@ 0xe0
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800176e:	4313      	orrs	r3, r2
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	4313      	orrs	r3, r2
 8001774:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	4a65      	ldr	r2, [pc, #404]	@ (8001914 <HAL_ADC_Init+0x33c>)
 800177e:	4013      	ands	r3, r2
 8001780:	0019      	movs	r1, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	430a      	orrs	r2, r1
 800178a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	0f9b      	lsrs	r3, r3, #30
 8001792:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001798:	4313      	orrs	r3, r2
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	4313      	orrs	r3, r2
 800179e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	223c      	movs	r2, #60	@ 0x3c
 80017a4:	5c9b      	ldrb	r3, [r3, r2]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d111      	bne.n	80017ce <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	0f9b      	lsrs	r3, r3, #30
 80017b0:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017b6:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80017bc:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80017c2:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	2201      	movs	r2, #1
 80017ca:	4313      	orrs	r3, r2
 80017cc:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	4a50      	ldr	r2, [pc, #320]	@ (8001918 <HAL_ADC_Init+0x340>)
 80017d6:	4013      	ands	r3, r2
 80017d8:	0019      	movs	r1, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	697a      	ldr	r2, [r7, #20]
 80017e0:	430a      	orrs	r2, r1
 80017e2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	23c0      	movs	r3, #192	@ 0xc0
 80017ea:	061b      	lsls	r3, r3, #24
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d018      	beq.n	8001822 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80017f4:	2380      	movs	r3, #128	@ 0x80
 80017f6:	05db      	lsls	r3, r3, #23
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d012      	beq.n	8001822 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	061b      	lsls	r3, r3, #24
 8001804:	429a      	cmp	r2, r3
 8001806:	d00c      	beq.n	8001822 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001808:	4b44      	ldr	r3, [pc, #272]	@ (800191c <HAL_ADC_Init+0x344>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a44      	ldr	r2, [pc, #272]	@ (8001920 <HAL_ADC_Init+0x348>)
 800180e:	4013      	ands	r3, r2
 8001810:	0019      	movs	r1, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	23f0      	movs	r3, #240	@ 0xf0
 8001818:	039b      	lsls	r3, r3, #14
 800181a:	401a      	ands	r2, r3
 800181c:	4b3f      	ldr	r3, [pc, #252]	@ (800191c <HAL_ADC_Init+0x344>)
 800181e:	430a      	orrs	r2, r1
 8001820:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6818      	ldr	r0, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800182a:	001a      	movs	r2, r3
 800182c:	2100      	movs	r1, #0
 800182e:	f7ff fdbe 	bl	80013ae <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6818      	ldr	r0, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800183a:	493a      	ldr	r1, [pc, #232]	@ (8001924 <HAL_ADC_Init+0x34c>)
 800183c:	001a      	movs	r2, r3
 800183e:	f7ff fdb6 	bl	80013ae <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	691b      	ldr	r3, [r3, #16]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d109      	bne.n	800185e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2110      	movs	r1, #16
 8001856:	4249      	negs	r1, r1
 8001858:	430a      	orrs	r2, r1
 800185a:	629a      	str	r2, [r3, #40]	@ 0x28
 800185c:	e018      	b.n	8001890 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	691a      	ldr	r2, [r3, #16]
 8001862:	2380      	movs	r3, #128	@ 0x80
 8001864:	039b      	lsls	r3, r3, #14
 8001866:	429a      	cmp	r2, r3
 8001868:	d112      	bne.n	8001890 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	3b01      	subs	r3, #1
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	221c      	movs	r2, #28
 800187a:	4013      	ands	r3, r2
 800187c:	2210      	movs	r2, #16
 800187e:	4252      	negs	r2, r2
 8001880:	409a      	lsls	r2, r3
 8001882:	0011      	movs	r1, r2
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	430a      	orrs	r2, r1
 800188e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2100      	movs	r1, #0
 8001896:	0018      	movs	r0, r3
 8001898:	f7ff fda6 	bl	80013e8 <LL_ADC_GetSamplingTimeCommonChannels>
 800189c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d10b      	bne.n	80018be <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b0:	2203      	movs	r2, #3
 80018b2:	4393      	bics	r3, r2
 80018b4:	2201      	movs	r2, #1
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018bc:	e01c      	b.n	80018f8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c2:	2212      	movs	r2, #18
 80018c4:	4393      	bics	r3, r2
 80018c6:	2210      	movs	r2, #16
 80018c8:	431a      	orrs	r2, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d2:	2201      	movs	r2, #1
 80018d4:	431a      	orrs	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80018da:	231f      	movs	r3, #31
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	2201      	movs	r2, #1
 80018e0:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018e2:	e009      	b.n	80018f8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e8:	2210      	movs	r2, #16
 80018ea:	431a      	orrs	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80018f0:	231f      	movs	r3, #31
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80018f8:	231f      	movs	r3, #31
 80018fa:	18fb      	adds	r3, r7, r3
 80018fc:	781b      	ldrb	r3, [r3, #0]
}
 80018fe:	0018      	movs	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	b008      	add	sp, #32
 8001904:	bd80      	pop	{r7, pc}
 8001906:	46c0      	nop			@ (mov r8, r8)
 8001908:	20000004 	.word	0x20000004
 800190c:	00030d40 	.word	0x00030d40
 8001910:	fffffefd 	.word	0xfffffefd
 8001914:	ffde0201 	.word	0xffde0201
 8001918:	1ffffc02 	.word	0x1ffffc02
 800191c:	40012708 	.word	0x40012708
 8001920:	ffc3ffff 	.word	0xffc3ffff
 8001924:	07ffff04 	.word	0x07ffff04

08001928 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001928:	b5b0      	push	{r4, r5, r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	0018      	movs	r0, r3
 8001936:	f7ff fe3d 	bl	80015b4 <LL_ADC_REG_IsConversionOngoing>
 800193a:	1e03      	subs	r3, r0, #0
 800193c:	d135      	bne.n	80019aa <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2254      	movs	r2, #84	@ 0x54
 8001942:	5c9b      	ldrb	r3, [r3, r2]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d101      	bne.n	800194c <HAL_ADC_Start+0x24>
 8001948:	2302      	movs	r3, #2
 800194a:	e035      	b.n	80019b8 <HAL_ADC_Start+0x90>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2254      	movs	r2, #84	@ 0x54
 8001950:	2101      	movs	r1, #1
 8001952:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001954:	250f      	movs	r5, #15
 8001956:	197c      	adds	r4, r7, r5
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	0018      	movs	r0, r3
 800195c:	f000 faaa 	bl	8001eb4 <ADC_Enable>
 8001960:	0003      	movs	r3, r0
 8001962:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001964:	197b      	adds	r3, r7, r5
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d119      	bne.n	80019a0 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001970:	4a13      	ldr	r2, [pc, #76]	@ (80019c0 <HAL_ADC_Start+0x98>)
 8001972:	4013      	ands	r3, r2
 8001974:	2280      	movs	r2, #128	@ 0x80
 8001976:	0052      	lsls	r2, r2, #1
 8001978:	431a      	orrs	r2, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	221c      	movs	r2, #28
 800198a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2254      	movs	r2, #84	@ 0x54
 8001990:	2100      	movs	r1, #0
 8001992:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	0018      	movs	r0, r3
 800199a:	f7ff fdf9 	bl	8001590 <LL_ADC_REG_StartConversion>
 800199e:	e008      	b.n	80019b2 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2254      	movs	r2, #84	@ 0x54
 80019a4:	2100      	movs	r1, #0
 80019a6:	5499      	strb	r1, [r3, r2]
 80019a8:	e003      	b.n	80019b2 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80019aa:	230f      	movs	r3, #15
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	2202      	movs	r2, #2
 80019b0:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80019b2:	230f      	movs	r3, #15
 80019b4:	18fb      	adds	r3, r7, r3
 80019b6:	781b      	ldrb	r3, [r3, #0]
}
 80019b8:	0018      	movs	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b004      	add	sp, #16
 80019be:	bdb0      	pop	{r4, r5, r7, pc}
 80019c0:	fffff0fe 	.word	0xfffff0fe

080019c4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	695b      	ldr	r3, [r3, #20]
 80019d2:	2b08      	cmp	r3, #8
 80019d4:	d102      	bne.n	80019dc <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80019d6:	2308      	movs	r3, #8
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	e00f      	b.n	80019fc <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	2201      	movs	r2, #1
 80019e4:	4013      	ands	r3, r2
 80019e6:	d007      	beq.n	80019f8 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ec:	2220      	movs	r2, #32
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e072      	b.n	8001ade <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80019f8:	2304      	movs	r3, #4
 80019fa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80019fc:	f7ff fc88 	bl	8001310 <HAL_GetTick>
 8001a00:	0003      	movs	r3, r0
 8001a02:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001a04:	e01f      	b.n	8001a46 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	d01c      	beq.n	8001a46 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001a0c:	f7ff fc80 	bl	8001310 <HAL_GetTick>
 8001a10:	0002      	movs	r2, r0
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d302      	bcc.n	8001a22 <HAL_ADC_PollForConversion+0x5e>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d111      	bne.n	8001a46 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d10b      	bne.n	8001a46 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a32:	2204      	movs	r2, #4
 8001a34:	431a      	orrs	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2254      	movs	r2, #84	@ 0x54
 8001a3e:	2100      	movs	r1, #0
 8001a40:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e04b      	b.n	8001ade <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d0d9      	beq.n	8001a06 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a56:	2280      	movs	r2, #128	@ 0x80
 8001a58:	0092      	lsls	r2, r2, #2
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	0018      	movs	r0, r3
 8001a66:	f7ff fcd6 	bl	8001416 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a6a:	1e03      	subs	r3, r0, #0
 8001a6c:	d02e      	beq.n	8001acc <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	7e9b      	ldrb	r3, [r3, #26]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d12a      	bne.n	8001acc <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2208      	movs	r2, #8
 8001a7e:	4013      	ands	r3, r2
 8001a80:	2b08      	cmp	r3, #8
 8001a82:	d123      	bne.n	8001acc <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	0018      	movs	r0, r3
 8001a8a:	f7ff fd93 	bl	80015b4 <LL_ADC_REG_IsConversionOngoing>
 8001a8e:	1e03      	subs	r3, r0, #0
 8001a90:	d110      	bne.n	8001ab4 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	210c      	movs	r1, #12
 8001a9e:	438a      	bics	r2, r1
 8001aa0:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa6:	4a10      	ldr	r2, [pc, #64]	@ (8001ae8 <HAL_ADC_PollForConversion+0x124>)
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	2201      	movs	r2, #1
 8001aac:	431a      	orrs	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ab2:	e00b      	b.n	8001acc <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab8:	2220      	movs	r2, #32
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	431a      	orrs	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	7e1b      	ldrb	r3, [r3, #24]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d103      	bne.n	8001adc <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	220c      	movs	r2, #12
 8001ada:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	0018      	movs	r0, r3
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	b004      	add	sp, #16
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	46c0      	nop			@ (mov r8, r8)
 8001ae8:	fffffefe 	.word	0xfffffefe

08001aec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001afa:	0018      	movs	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	b002      	add	sp, #8
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b0e:	2317      	movs	r3, #23
 8001b10:	18fb      	adds	r3, r7, r3
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2254      	movs	r2, #84	@ 0x54
 8001b1e:	5c9b      	ldrb	r3, [r3, r2]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d101      	bne.n	8001b28 <HAL_ADC_ConfigChannel+0x24>
 8001b24:	2302      	movs	r3, #2
 8001b26:	e1c0      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x3a6>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2254      	movs	r2, #84	@ 0x54
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	0018      	movs	r0, r3
 8001b36:	f7ff fd3d 	bl	80015b4 <LL_ADC_REG_IsConversionOngoing>
 8001b3a:	1e03      	subs	r3, r0, #0
 8001b3c:	d000      	beq.n	8001b40 <HAL_ADC_ConfigChannel+0x3c>
 8001b3e:	e1a3      	b.n	8001e88 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d100      	bne.n	8001b4a <HAL_ADC_ConfigChannel+0x46>
 8001b48:	e143      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691a      	ldr	r2, [r3, #16]
 8001b4e:	2380      	movs	r3, #128	@ 0x80
 8001b50:	061b      	lsls	r3, r3, #24
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d004      	beq.n	8001b60 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b5a:	4ac1      	ldr	r2, [pc, #772]	@ (8001e60 <HAL_ADC_ConfigChannel+0x35c>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d108      	bne.n	8001b72 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	0019      	movs	r1, r3
 8001b6a:	0010      	movs	r0, r2
 8001b6c:	f7ff fc84 	bl	8001478 <LL_ADC_REG_SetSequencerChAdd>
 8001b70:	e0c9      	b.n	8001d06 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	211f      	movs	r1, #31
 8001b7c:	400b      	ands	r3, r1
 8001b7e:	210f      	movs	r1, #15
 8001b80:	4099      	lsls	r1, r3
 8001b82:	000b      	movs	r3, r1
 8001b84:	43db      	mvns	r3, r3
 8001b86:	4013      	ands	r3, r2
 8001b88:	0019      	movs	r1, r3
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	035b      	lsls	r3, r3, #13
 8001b90:	0b5b      	lsrs	r3, r3, #13
 8001b92:	d105      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0x9c>
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	0e9b      	lsrs	r3, r3, #26
 8001b9a:	221f      	movs	r2, #31
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	e098      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d000      	beq.n	8001bac <HAL_ADC_ConfigChannel+0xa8>
 8001baa:	e091      	b.n	8001cd0 <HAL_ADC_ConfigChannel+0x1cc>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d000      	beq.n	8001bb8 <HAL_ADC_ConfigChannel+0xb4>
 8001bb6:	e089      	b.n	8001ccc <HAL_ADC_ConfigChannel+0x1c8>
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2204      	movs	r2, #4
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d000      	beq.n	8001bc4 <HAL_ADC_ConfigChannel+0xc0>
 8001bc2:	e081      	b.n	8001cc8 <HAL_ADC_ConfigChannel+0x1c4>
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2208      	movs	r2, #8
 8001bca:	4013      	ands	r3, r2
 8001bcc:	d000      	beq.n	8001bd0 <HAL_ADC_ConfigChannel+0xcc>
 8001bce:	e079      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x1c0>
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2210      	movs	r2, #16
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	d000      	beq.n	8001bdc <HAL_ADC_ConfigChannel+0xd8>
 8001bda:	e071      	b.n	8001cc0 <HAL_ADC_ConfigChannel+0x1bc>
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2220      	movs	r2, #32
 8001be2:	4013      	ands	r3, r2
 8001be4:	d000      	beq.n	8001be8 <HAL_ADC_ConfigChannel+0xe4>
 8001be6:	e069      	b.n	8001cbc <HAL_ADC_ConfigChannel+0x1b8>
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2240      	movs	r2, #64	@ 0x40
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d000      	beq.n	8001bf4 <HAL_ADC_ConfigChannel+0xf0>
 8001bf2:	e061      	b.n	8001cb8 <HAL_ADC_ConfigChannel+0x1b4>
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2280      	movs	r2, #128	@ 0x80
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d000      	beq.n	8001c00 <HAL_ADC_ConfigChannel+0xfc>
 8001bfe:	e059      	b.n	8001cb4 <HAL_ADC_ConfigChannel+0x1b0>
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	2380      	movs	r3, #128	@ 0x80
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d151      	bne.n	8001cb0 <HAL_ADC_ConfigChannel+0x1ac>
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	2380      	movs	r3, #128	@ 0x80
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4013      	ands	r3, r2
 8001c16:	d149      	bne.n	8001cac <HAL_ADC_ConfigChannel+0x1a8>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2380      	movs	r3, #128	@ 0x80
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4013      	ands	r3, r2
 8001c22:	d141      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x1a4>
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	2380      	movs	r3, #128	@ 0x80
 8001c2a:	011b      	lsls	r3, r3, #4
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d139      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x1a0>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	2380      	movs	r3, #128	@ 0x80
 8001c36:	015b      	lsls	r3, r3, #5
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d131      	bne.n	8001ca0 <HAL_ADC_ConfigChannel+0x19c>
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	2380      	movs	r3, #128	@ 0x80
 8001c42:	019b      	lsls	r3, r3, #6
 8001c44:	4013      	ands	r3, r2
 8001c46:	d129      	bne.n	8001c9c <HAL_ADC_ConfigChannel+0x198>
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	2380      	movs	r3, #128	@ 0x80
 8001c4e:	01db      	lsls	r3, r3, #7
 8001c50:	4013      	ands	r3, r2
 8001c52:	d121      	bne.n	8001c98 <HAL_ADC_ConfigChannel+0x194>
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	2380      	movs	r3, #128	@ 0x80
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d119      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x190>
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	2380      	movs	r3, #128	@ 0x80
 8001c66:	025b      	lsls	r3, r3, #9
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d111      	bne.n	8001c90 <HAL_ADC_ConfigChannel+0x18c>
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	2380      	movs	r3, #128	@ 0x80
 8001c72:	029b      	lsls	r3, r3, #10
 8001c74:	4013      	ands	r3, r2
 8001c76:	d109      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x188>
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	2380      	movs	r3, #128	@ 0x80
 8001c7e:	02db      	lsls	r3, r3, #11
 8001c80:	4013      	ands	r3, r2
 8001c82:	d001      	beq.n	8001c88 <HAL_ADC_ConfigChannel+0x184>
 8001c84:	2312      	movs	r3, #18
 8001c86:	e024      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001c88:	2300      	movs	r3, #0
 8001c8a:	e022      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001c8c:	2311      	movs	r3, #17
 8001c8e:	e020      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001c90:	2310      	movs	r3, #16
 8001c92:	e01e      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001c94:	230f      	movs	r3, #15
 8001c96:	e01c      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001c98:	230e      	movs	r3, #14
 8001c9a:	e01a      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001c9c:	230d      	movs	r3, #13
 8001c9e:	e018      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001ca0:	230c      	movs	r3, #12
 8001ca2:	e016      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001ca4:	230b      	movs	r3, #11
 8001ca6:	e014      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001ca8:	230a      	movs	r3, #10
 8001caa:	e012      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cac:	2309      	movs	r3, #9
 8001cae:	e010      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cb0:	2308      	movs	r3, #8
 8001cb2:	e00e      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cb4:	2307      	movs	r3, #7
 8001cb6:	e00c      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cb8:	2306      	movs	r3, #6
 8001cba:	e00a      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cbc:	2305      	movs	r3, #5
 8001cbe:	e008      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cc0:	2304      	movs	r3, #4
 8001cc2:	e006      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e004      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cc8:	2302      	movs	r3, #2
 8001cca:	e002      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e000      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	683a      	ldr	r2, [r7, #0]
 8001cd4:	6852      	ldr	r2, [r2, #4]
 8001cd6:	201f      	movs	r0, #31
 8001cd8:	4002      	ands	r2, r0
 8001cda:	4093      	lsls	r3, r2
 8001cdc:	000a      	movs	r2, r1
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	089b      	lsrs	r3, r3, #2
 8001cea:	1c5a      	adds	r2, r3, #1
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	69db      	ldr	r3, [r3, #28]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d808      	bhi.n	8001d06 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6818      	ldr	r0, [r3, #0]
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	6859      	ldr	r1, [r3, #4]
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	001a      	movs	r2, r3
 8001d02:	f7ff fb99 	bl	8001438 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6818      	ldr	r0, [r3, #0]
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	6819      	ldr	r1, [r3, #0]
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	001a      	movs	r2, r3
 8001d14:	f7ff fbd4 	bl	80014c0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	db00      	blt.n	8001d22 <HAL_ADC_ConfigChannel+0x21e>
 8001d20:	e0bc      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d22:	4b50      	ldr	r3, [pc, #320]	@ (8001e64 <HAL_ADC_ConfigChannel+0x360>)
 8001d24:	0018      	movs	r0, r3
 8001d26:	f7ff fb35 	bl	8001394 <LL_ADC_GetCommonPathInternalCh>
 8001d2a:	0003      	movs	r3, r0
 8001d2c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a4d      	ldr	r2, [pc, #308]	@ (8001e68 <HAL_ADC_ConfigChannel+0x364>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d122      	bne.n	8001d7e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	2380      	movs	r3, #128	@ 0x80
 8001d3c:	041b      	lsls	r3, r3, #16
 8001d3e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d40:	d11d      	bne.n	8001d7e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	2280      	movs	r2, #128	@ 0x80
 8001d46:	0412      	lsls	r2, r2, #16
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	4a46      	ldr	r2, [pc, #280]	@ (8001e64 <HAL_ADC_ConfigChannel+0x360>)
 8001d4c:	0019      	movs	r1, r3
 8001d4e:	0010      	movs	r0, r2
 8001d50:	f7ff fb0c 	bl	800136c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d54:	4b45      	ldr	r3, [pc, #276]	@ (8001e6c <HAL_ADC_ConfigChannel+0x368>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4945      	ldr	r1, [pc, #276]	@ (8001e70 <HAL_ADC_ConfigChannel+0x36c>)
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f7fe f9e2 	bl	8000124 <__udivsi3>
 8001d60:	0003      	movs	r3, r0
 8001d62:	1c5a      	adds	r2, r3, #1
 8001d64:	0013      	movs	r3, r2
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	189b      	adds	r3, r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d6e:	e002      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	3b01      	subs	r3, #1
 8001d74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1f9      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d7c:	e08e      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a3c      	ldr	r2, [pc, #240]	@ (8001e74 <HAL_ADC_ConfigChannel+0x370>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d10e      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	2380      	movs	r3, #128	@ 0x80
 8001d8c:	045b      	lsls	r3, r3, #17
 8001d8e:	4013      	ands	r3, r2
 8001d90:	d109      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	2280      	movs	r2, #128	@ 0x80
 8001d96:	0452      	lsls	r2, r2, #17
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	4a32      	ldr	r2, [pc, #200]	@ (8001e64 <HAL_ADC_ConfigChannel+0x360>)
 8001d9c:	0019      	movs	r1, r3
 8001d9e:	0010      	movs	r0, r2
 8001da0:	f7ff fae4 	bl	800136c <LL_ADC_SetCommonPathInternalCh>
 8001da4:	e07a      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a33      	ldr	r2, [pc, #204]	@ (8001e78 <HAL_ADC_ConfigChannel+0x374>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d000      	beq.n	8001db2 <HAL_ADC_ConfigChannel+0x2ae>
 8001db0:	e074      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	2380      	movs	r3, #128	@ 0x80
 8001db6:	03db      	lsls	r3, r3, #15
 8001db8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001dba:	d000      	beq.n	8001dbe <HAL_ADC_ConfigChannel+0x2ba>
 8001dbc:	e06e      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	2280      	movs	r2, #128	@ 0x80
 8001dc2:	03d2      	lsls	r2, r2, #15
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	4a27      	ldr	r2, [pc, #156]	@ (8001e64 <HAL_ADC_ConfigChannel+0x360>)
 8001dc8:	0019      	movs	r1, r3
 8001dca:	0010      	movs	r0, r2
 8001dcc:	f7ff face 	bl	800136c <LL_ADC_SetCommonPathInternalCh>
 8001dd0:	e064      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	691a      	ldr	r2, [r3, #16]
 8001dd6:	2380      	movs	r3, #128	@ 0x80
 8001dd8:	061b      	lsls	r3, r3, #24
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d004      	beq.n	8001de8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001de2:	4a1f      	ldr	r2, [pc, #124]	@ (8001e60 <HAL_ADC_ConfigChannel+0x35c>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d107      	bne.n	8001df8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	0019      	movs	r1, r3
 8001df2:	0010      	movs	r0, r2
 8001df4:	f7ff fb51 	bl	800149a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	da4d      	bge.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e00:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <HAL_ADC_ConfigChannel+0x360>)
 8001e02:	0018      	movs	r0, r3
 8001e04:	f7ff fac6 	bl	8001394 <LL_ADC_GetCommonPathInternalCh>
 8001e08:	0003      	movs	r3, r0
 8001e0a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a15      	ldr	r2, [pc, #84]	@ (8001e68 <HAL_ADC_ConfigChannel+0x364>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d108      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4a18      	ldr	r2, [pc, #96]	@ (8001e7c <HAL_ADC_ConfigChannel+0x378>)
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	4a11      	ldr	r2, [pc, #68]	@ (8001e64 <HAL_ADC_ConfigChannel+0x360>)
 8001e1e:	0019      	movs	r1, r3
 8001e20:	0010      	movs	r0, r2
 8001e22:	f7ff faa3 	bl	800136c <LL_ADC_SetCommonPathInternalCh>
 8001e26:	e039      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a11      	ldr	r2, [pc, #68]	@ (8001e74 <HAL_ADC_ConfigChannel+0x370>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d108      	bne.n	8001e44 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4a12      	ldr	r2, [pc, #72]	@ (8001e80 <HAL_ADC_ConfigChannel+0x37c>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <HAL_ADC_ConfigChannel+0x360>)
 8001e3a:	0019      	movs	r1, r3
 8001e3c:	0010      	movs	r0, r2
 8001e3e:	f7ff fa95 	bl	800136c <LL_ADC_SetCommonPathInternalCh>
 8001e42:	e02b      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a0b      	ldr	r2, [pc, #44]	@ (8001e78 <HAL_ADC_ConfigChannel+0x374>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d126      	bne.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4a0c      	ldr	r2, [pc, #48]	@ (8001e84 <HAL_ADC_ConfigChannel+0x380>)
 8001e52:	4013      	ands	r3, r2
 8001e54:	4a03      	ldr	r2, [pc, #12]	@ (8001e64 <HAL_ADC_ConfigChannel+0x360>)
 8001e56:	0019      	movs	r1, r3
 8001e58:	0010      	movs	r0, r2
 8001e5a:	f7ff fa87 	bl	800136c <LL_ADC_SetCommonPathInternalCh>
 8001e5e:	e01d      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x398>
 8001e60:	80000004 	.word	0x80000004
 8001e64:	40012708 	.word	0x40012708
 8001e68:	b0001000 	.word	0xb0001000
 8001e6c:	20000004 	.word	0x20000004
 8001e70:	00030d40 	.word	0x00030d40
 8001e74:	b8004000 	.word	0xb8004000
 8001e78:	b4002000 	.word	0xb4002000
 8001e7c:	ff7fffff 	.word	0xff7fffff
 8001e80:	feffffff 	.word	0xfeffffff
 8001e84:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8c:	2220      	movs	r2, #32
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e94:	2317      	movs	r3, #23
 8001e96:	18fb      	adds	r3, r7, r3
 8001e98:	2201      	movs	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2254      	movs	r2, #84	@ 0x54
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001ea4:	2317      	movs	r3, #23
 8001ea6:	18fb      	adds	r3, r7, r3
 8001ea8:	781b      	ldrb	r3, [r3, #0]
}
 8001eaa:	0018      	movs	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	b006      	add	sp, #24
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	46c0      	nop			@ (mov r8, r8)

08001eb4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	f7ff fb51 	bl	800156c <LL_ADC_IsEnabled>
 8001eca:	1e03      	subs	r3, r0, #0
 8001ecc:	d000      	beq.n	8001ed0 <ADC_Enable+0x1c>
 8001ece:	e069      	b.n	8001fa4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	4a36      	ldr	r2, [pc, #216]	@ (8001fb0 <ADC_Enable+0xfc>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d00d      	beq.n	8001ef8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	2210      	movs	r2, #16
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eec:	2201      	movs	r2, #1
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e056      	b.n	8001fa6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	0018      	movs	r0, r3
 8001efe:	f7ff fb23 	bl	8001548 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001f02:	4b2c      	ldr	r3, [pc, #176]	@ (8001fb4 <ADC_Enable+0x100>)
 8001f04:	0018      	movs	r0, r3
 8001f06:	f7ff fa45 	bl	8001394 <LL_ADC_GetCommonPathInternalCh>
 8001f0a:	0002      	movs	r2, r0
 8001f0c:	2380      	movs	r3, #128	@ 0x80
 8001f0e:	041b      	lsls	r3, r3, #16
 8001f10:	4013      	ands	r3, r2
 8001f12:	d00f      	beq.n	8001f34 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f14:	4b28      	ldr	r3, [pc, #160]	@ (8001fb8 <ADC_Enable+0x104>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4928      	ldr	r1, [pc, #160]	@ (8001fbc <ADC_Enable+0x108>)
 8001f1a:	0018      	movs	r0, r3
 8001f1c:	f7fe f902 	bl	8000124 <__udivsi3>
 8001f20:	0003      	movs	r3, r0
 8001f22:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001f24:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001f26:	e002      	b.n	8001f2e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1f9      	bne.n	8001f28 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	7e5b      	ldrb	r3, [r3, #25]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d033      	beq.n	8001fa4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001f3c:	f7ff f9e8 	bl	8001310 <HAL_GetTick>
 8001f40:	0003      	movs	r3, r0
 8001f42:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f44:	e027      	b.n	8001f96 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f7ff fb0e 	bl	800156c <LL_ADC_IsEnabled>
 8001f50:	1e03      	subs	r3, r0, #0
 8001f52:	d104      	bne.n	8001f5e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	0018      	movs	r0, r3
 8001f5a:	f7ff faf5 	bl	8001548 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f5e:	f7ff f9d7 	bl	8001310 <HAL_GetTick>
 8001f62:	0002      	movs	r2, r0
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d914      	bls.n	8001f96 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2201      	movs	r2, #1
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d00d      	beq.n	8001f96 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7e:	2210      	movs	r2, #16
 8001f80:	431a      	orrs	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e007      	b.n	8001fa6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d1d0      	bne.n	8001f46 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b004      	add	sp, #16
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	80000017 	.word	0x80000017
 8001fb4:	40012708 	.word	0x40012708
 8001fb8:	20000004 	.word	0x20000004
 8001fbc:	00030d40 	.word	0x00030d40

08001fc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	0002      	movs	r2, r0
 8001fc8:	1dfb      	adds	r3, r7, #7
 8001fca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001fcc:	1dfb      	adds	r3, r7, #7
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fd2:	d809      	bhi.n	8001fe8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fd4:	1dfb      	adds	r3, r7, #7
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	001a      	movs	r2, r3
 8001fda:	231f      	movs	r3, #31
 8001fdc:	401a      	ands	r2, r3
 8001fde:	4b04      	ldr	r3, [pc, #16]	@ (8001ff0 <__NVIC_EnableIRQ+0x30>)
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	4091      	lsls	r1, r2
 8001fe4:	000a      	movs	r2, r1
 8001fe6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001fe8:	46c0      	nop			@ (mov r8, r8)
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b002      	add	sp, #8
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	e000e100 	.word	0xe000e100

08001ff4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ff4:	b590      	push	{r4, r7, lr}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	6039      	str	r1, [r7, #0]
 8001ffe:	1dfb      	adds	r3, r7, #7
 8002000:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002002:	1dfb      	adds	r3, r7, #7
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2b7f      	cmp	r3, #127	@ 0x7f
 8002008:	d828      	bhi.n	800205c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800200a:	4a2f      	ldr	r2, [pc, #188]	@ (80020c8 <__NVIC_SetPriority+0xd4>)
 800200c:	1dfb      	adds	r3, r7, #7
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	b25b      	sxtb	r3, r3
 8002012:	089b      	lsrs	r3, r3, #2
 8002014:	33c0      	adds	r3, #192	@ 0xc0
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	589b      	ldr	r3, [r3, r2]
 800201a:	1dfa      	adds	r2, r7, #7
 800201c:	7812      	ldrb	r2, [r2, #0]
 800201e:	0011      	movs	r1, r2
 8002020:	2203      	movs	r2, #3
 8002022:	400a      	ands	r2, r1
 8002024:	00d2      	lsls	r2, r2, #3
 8002026:	21ff      	movs	r1, #255	@ 0xff
 8002028:	4091      	lsls	r1, r2
 800202a:	000a      	movs	r2, r1
 800202c:	43d2      	mvns	r2, r2
 800202e:	401a      	ands	r2, r3
 8002030:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	019b      	lsls	r3, r3, #6
 8002036:	22ff      	movs	r2, #255	@ 0xff
 8002038:	401a      	ands	r2, r3
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	0018      	movs	r0, r3
 8002040:	2303      	movs	r3, #3
 8002042:	4003      	ands	r3, r0
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002048:	481f      	ldr	r0, [pc, #124]	@ (80020c8 <__NVIC_SetPriority+0xd4>)
 800204a:	1dfb      	adds	r3, r7, #7
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	b25b      	sxtb	r3, r3
 8002050:	089b      	lsrs	r3, r3, #2
 8002052:	430a      	orrs	r2, r1
 8002054:	33c0      	adds	r3, #192	@ 0xc0
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800205a:	e031      	b.n	80020c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800205c:	4a1b      	ldr	r2, [pc, #108]	@ (80020cc <__NVIC_SetPriority+0xd8>)
 800205e:	1dfb      	adds	r3, r7, #7
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	0019      	movs	r1, r3
 8002064:	230f      	movs	r3, #15
 8002066:	400b      	ands	r3, r1
 8002068:	3b08      	subs	r3, #8
 800206a:	089b      	lsrs	r3, r3, #2
 800206c:	3306      	adds	r3, #6
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	18d3      	adds	r3, r2, r3
 8002072:	3304      	adds	r3, #4
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	1dfa      	adds	r2, r7, #7
 8002078:	7812      	ldrb	r2, [r2, #0]
 800207a:	0011      	movs	r1, r2
 800207c:	2203      	movs	r2, #3
 800207e:	400a      	ands	r2, r1
 8002080:	00d2      	lsls	r2, r2, #3
 8002082:	21ff      	movs	r1, #255	@ 0xff
 8002084:	4091      	lsls	r1, r2
 8002086:	000a      	movs	r2, r1
 8002088:	43d2      	mvns	r2, r2
 800208a:	401a      	ands	r2, r3
 800208c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	019b      	lsls	r3, r3, #6
 8002092:	22ff      	movs	r2, #255	@ 0xff
 8002094:	401a      	ands	r2, r3
 8002096:	1dfb      	adds	r3, r7, #7
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	0018      	movs	r0, r3
 800209c:	2303      	movs	r3, #3
 800209e:	4003      	ands	r3, r0
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020a4:	4809      	ldr	r0, [pc, #36]	@ (80020cc <__NVIC_SetPriority+0xd8>)
 80020a6:	1dfb      	adds	r3, r7, #7
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	001c      	movs	r4, r3
 80020ac:	230f      	movs	r3, #15
 80020ae:	4023      	ands	r3, r4
 80020b0:	3b08      	subs	r3, #8
 80020b2:	089b      	lsrs	r3, r3, #2
 80020b4:	430a      	orrs	r2, r1
 80020b6:	3306      	adds	r3, #6
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	18c3      	adds	r3, r0, r3
 80020bc:	3304      	adds	r3, #4
 80020be:	601a      	str	r2, [r3, #0]
}
 80020c0:	46c0      	nop			@ (mov r8, r8)
 80020c2:	46bd      	mov	sp, r7
 80020c4:	b003      	add	sp, #12
 80020c6:	bd90      	pop	{r4, r7, pc}
 80020c8:	e000e100 	.word	0xe000e100
 80020cc:	e000ed00 	.word	0xe000ed00

080020d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	1e5a      	subs	r2, r3, #1
 80020dc:	2380      	movs	r3, #128	@ 0x80
 80020de:	045b      	lsls	r3, r3, #17
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d301      	bcc.n	80020e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020e4:	2301      	movs	r3, #1
 80020e6:	e010      	b.n	800210a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002114 <SysTick_Config+0x44>)
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	3a01      	subs	r2, #1
 80020ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020f0:	2301      	movs	r3, #1
 80020f2:	425b      	negs	r3, r3
 80020f4:	2103      	movs	r1, #3
 80020f6:	0018      	movs	r0, r3
 80020f8:	f7ff ff7c 	bl	8001ff4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <SysTick_Config+0x44>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002102:	4b04      	ldr	r3, [pc, #16]	@ (8002114 <SysTick_Config+0x44>)
 8002104:	2207      	movs	r2, #7
 8002106:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002108:	2300      	movs	r3, #0
}
 800210a:	0018      	movs	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	b002      	add	sp, #8
 8002110:	bd80      	pop	{r7, pc}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	e000e010 	.word	0xe000e010

08002118 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	607a      	str	r2, [r7, #4]
 8002122:	210f      	movs	r1, #15
 8002124:	187b      	adds	r3, r7, r1
 8002126:	1c02      	adds	r2, r0, #0
 8002128:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	187b      	adds	r3, r7, r1
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	b25b      	sxtb	r3, r3
 8002132:	0011      	movs	r1, r2
 8002134:	0018      	movs	r0, r3
 8002136:	f7ff ff5d 	bl	8001ff4 <__NVIC_SetPriority>
}
 800213a:	46c0      	nop			@ (mov r8, r8)
 800213c:	46bd      	mov	sp, r7
 800213e:	b004      	add	sp, #16
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b082      	sub	sp, #8
 8002146:	af00      	add	r7, sp, #0
 8002148:	0002      	movs	r2, r0
 800214a:	1dfb      	adds	r3, r7, #7
 800214c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800214e:	1dfb      	adds	r3, r7, #7
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	b25b      	sxtb	r3, r3
 8002154:	0018      	movs	r0, r3
 8002156:	f7ff ff33 	bl	8001fc0 <__NVIC_EnableIRQ>
}
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	46bd      	mov	sp, r7
 800215e:	b002      	add	sp, #8
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	0018      	movs	r0, r3
 800216e:	f7ff ffaf 	bl	80020d0 <SysTick_Config>
 8002172:	0003      	movs	r3, r0
}
 8002174:	0018      	movs	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	b002      	add	sp, #8
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800218a:	e147      	b.n	800241c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2101      	movs	r1, #1
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	4091      	lsls	r1, r2
 8002196:	000a      	movs	r2, r1
 8002198:	4013      	ands	r3, r2
 800219a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d100      	bne.n	80021a4 <HAL_GPIO_Init+0x28>
 80021a2:	e138      	b.n	8002416 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2203      	movs	r2, #3
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d005      	beq.n	80021bc <HAL_GPIO_Init+0x40>
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2203      	movs	r2, #3
 80021b6:	4013      	ands	r3, r2
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d130      	bne.n	800221e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	2203      	movs	r2, #3
 80021c8:	409a      	lsls	r2, r3
 80021ca:	0013      	movs	r3, r2
 80021cc:	43da      	mvns	r2, r3
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	68da      	ldr	r2, [r3, #12]
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	409a      	lsls	r2, r3
 80021de:	0013      	movs	r3, r2
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021f2:	2201      	movs	r2, #1
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	409a      	lsls	r2, r3
 80021f8:	0013      	movs	r3, r2
 80021fa:	43da      	mvns	r2, r3
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	091b      	lsrs	r3, r3, #4
 8002208:	2201      	movs	r2, #1
 800220a:	401a      	ands	r2, r3
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	409a      	lsls	r2, r3
 8002210:	0013      	movs	r3, r2
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	2203      	movs	r2, #3
 8002224:	4013      	ands	r3, r2
 8002226:	2b03      	cmp	r3, #3
 8002228:	d017      	beq.n	800225a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	2203      	movs	r2, #3
 8002236:	409a      	lsls	r2, r3
 8002238:	0013      	movs	r3, r2
 800223a:	43da      	mvns	r2, r3
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	4013      	ands	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	409a      	lsls	r2, r3
 800224c:	0013      	movs	r3, r2
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	4313      	orrs	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2203      	movs	r2, #3
 8002260:	4013      	ands	r3, r2
 8002262:	2b02      	cmp	r3, #2
 8002264:	d123      	bne.n	80022ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	08da      	lsrs	r2, r3, #3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	3208      	adds	r2, #8
 800226e:	0092      	lsls	r2, r2, #2
 8002270:	58d3      	ldr	r3, [r2, r3]
 8002272:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2207      	movs	r2, #7
 8002278:	4013      	ands	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	220f      	movs	r2, #15
 800227e:	409a      	lsls	r2, r3
 8002280:	0013      	movs	r3, r2
 8002282:	43da      	mvns	r2, r3
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	4013      	ands	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	691a      	ldr	r2, [r3, #16]
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	2107      	movs	r1, #7
 8002292:	400b      	ands	r3, r1
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	409a      	lsls	r2, r3
 8002298:	0013      	movs	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	08da      	lsrs	r2, r3, #3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3208      	adds	r2, #8
 80022a8:	0092      	lsls	r2, r2, #2
 80022aa:	6939      	ldr	r1, [r7, #16]
 80022ac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	2203      	movs	r2, #3
 80022ba:	409a      	lsls	r2, r3
 80022bc:	0013      	movs	r3, r2
 80022be:	43da      	mvns	r2, r3
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4013      	ands	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2203      	movs	r2, #3
 80022cc:	401a      	ands	r2, r3
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	409a      	lsls	r2, r3
 80022d4:	0013      	movs	r3, r2
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	4313      	orrs	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	23c0      	movs	r3, #192	@ 0xc0
 80022e8:	029b      	lsls	r3, r3, #10
 80022ea:	4013      	ands	r3, r2
 80022ec:	d100      	bne.n	80022f0 <HAL_GPIO_Init+0x174>
 80022ee:	e092      	b.n	8002416 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80022f0:	4a50      	ldr	r2, [pc, #320]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	089b      	lsrs	r3, r3, #2
 80022f6:	3318      	adds	r3, #24
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	589b      	ldr	r3, [r3, r2]
 80022fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	2203      	movs	r2, #3
 8002302:	4013      	ands	r3, r2
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	220f      	movs	r2, #15
 8002308:	409a      	lsls	r2, r3
 800230a:	0013      	movs	r3, r2
 800230c:	43da      	mvns	r2, r3
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	23a0      	movs	r3, #160	@ 0xa0
 8002318:	05db      	lsls	r3, r3, #23
 800231a:	429a      	cmp	r2, r3
 800231c:	d013      	beq.n	8002346 <HAL_GPIO_Init+0x1ca>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a45      	ldr	r2, [pc, #276]	@ (8002438 <HAL_GPIO_Init+0x2bc>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d00d      	beq.n	8002342 <HAL_GPIO_Init+0x1c6>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a44      	ldr	r2, [pc, #272]	@ (800243c <HAL_GPIO_Init+0x2c0>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d007      	beq.n	800233e <HAL_GPIO_Init+0x1c2>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a43      	ldr	r2, [pc, #268]	@ (8002440 <HAL_GPIO_Init+0x2c4>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d101      	bne.n	800233a <HAL_GPIO_Init+0x1be>
 8002336:	2303      	movs	r3, #3
 8002338:	e006      	b.n	8002348 <HAL_GPIO_Init+0x1cc>
 800233a:	2305      	movs	r3, #5
 800233c:	e004      	b.n	8002348 <HAL_GPIO_Init+0x1cc>
 800233e:	2302      	movs	r3, #2
 8002340:	e002      	b.n	8002348 <HAL_GPIO_Init+0x1cc>
 8002342:	2301      	movs	r3, #1
 8002344:	e000      	b.n	8002348 <HAL_GPIO_Init+0x1cc>
 8002346:	2300      	movs	r3, #0
 8002348:	697a      	ldr	r2, [r7, #20]
 800234a:	2103      	movs	r1, #3
 800234c:	400a      	ands	r2, r1
 800234e:	00d2      	lsls	r2, r2, #3
 8002350:	4093      	lsls	r3, r2
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	4313      	orrs	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002358:	4936      	ldr	r1, [pc, #216]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	089b      	lsrs	r3, r3, #2
 800235e:	3318      	adds	r3, #24
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002366:	4b33      	ldr	r3, [pc, #204]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	43da      	mvns	r2, r3
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	4013      	ands	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685a      	ldr	r2, [r3, #4]
 800237a:	2380      	movs	r3, #128	@ 0x80
 800237c:	035b      	lsls	r3, r3, #13
 800237e:	4013      	ands	r3, r2
 8002380:	d003      	beq.n	800238a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800238a:	4b2a      	ldr	r3, [pc, #168]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 800238c:	693a      	ldr	r2, [r7, #16]
 800238e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002390:	4b28      	ldr	r3, [pc, #160]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	43da      	mvns	r2, r3
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	4013      	ands	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	2380      	movs	r3, #128	@ 0x80
 80023a6:	039b      	lsls	r3, r3, #14
 80023a8:	4013      	ands	r3, r2
 80023aa:	d003      	beq.n	80023b4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80023ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 80023bc:	2384      	movs	r3, #132	@ 0x84
 80023be:	58d3      	ldr	r3, [r2, r3]
 80023c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	43da      	mvns	r2, r3
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	4013      	ands	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	2380      	movs	r3, #128	@ 0x80
 80023d2:	029b      	lsls	r3, r3, #10
 80023d4:	4013      	ands	r3, r2
 80023d6:	d003      	beq.n	80023e0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023e0:	4914      	ldr	r1, [pc, #80]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 80023e2:	2284      	movs	r2, #132	@ 0x84
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80023e8:	4a12      	ldr	r2, [pc, #72]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 80023ea:	2380      	movs	r3, #128	@ 0x80
 80023ec:	58d3      	ldr	r3, [r2, r3]
 80023ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	43da      	mvns	r2, r3
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4013      	ands	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	2380      	movs	r3, #128	@ 0x80
 8002400:	025b      	lsls	r3, r3, #9
 8002402:	4013      	ands	r3, r2
 8002404:	d003      	beq.n	800240e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	4313      	orrs	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800240e:	4909      	ldr	r1, [pc, #36]	@ (8002434 <HAL_GPIO_Init+0x2b8>)
 8002410:	2280      	movs	r2, #128	@ 0x80
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	3301      	adds	r3, #1
 800241a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	40da      	lsrs	r2, r3
 8002424:	1e13      	subs	r3, r2, #0
 8002426:	d000      	beq.n	800242a <HAL_GPIO_Init+0x2ae>
 8002428:	e6b0      	b.n	800218c <HAL_GPIO_Init+0x10>
  }
}
 800242a:	46c0      	nop			@ (mov r8, r8)
 800242c:	46c0      	nop			@ (mov r8, r8)
 800242e:	46bd      	mov	sp, r7
 8002430:	b006      	add	sp, #24
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40021800 	.word	0x40021800
 8002438:	50000400 	.word	0x50000400
 800243c:	50000800 	.word	0x50000800
 8002440:	50000c00 	.word	0x50000c00

08002444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	0008      	movs	r0, r1
 800244e:	0011      	movs	r1, r2
 8002450:	1cbb      	adds	r3, r7, #2
 8002452:	1c02      	adds	r2, r0, #0
 8002454:	801a      	strh	r2, [r3, #0]
 8002456:	1c7b      	adds	r3, r7, #1
 8002458:	1c0a      	adds	r2, r1, #0
 800245a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800245c:	1c7b      	adds	r3, r7, #1
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d004      	beq.n	800246e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002464:	1cbb      	adds	r3, r7, #2
 8002466:	881a      	ldrh	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800246c:	e003      	b.n	8002476 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800246e:	1cbb      	adds	r3, r7, #2
 8002470:	881a      	ldrh	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002476:	46c0      	nop			@ (mov r8, r8)
 8002478:	46bd      	mov	sp, r7
 800247a:	b002      	add	sp, #8
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b084      	sub	sp, #16
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	000a      	movs	r2, r1
 8002488:	1cbb      	adds	r3, r7, #2
 800248a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	695b      	ldr	r3, [r3, #20]
 8002490:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002492:	1cbb      	adds	r3, r7, #2
 8002494:	881b      	ldrh	r3, [r3, #0]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4013      	ands	r3, r2
 800249a:	041a      	lsls	r2, r3, #16
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	43db      	mvns	r3, r3
 80024a0:	1cb9      	adds	r1, r7, #2
 80024a2:	8809      	ldrh	r1, [r1, #0]
 80024a4:	400b      	ands	r3, r1
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	619a      	str	r2, [r3, #24]
}
 80024ac:	46c0      	nop			@ (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b004      	add	sp, #16
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	0002      	movs	r2, r0
 80024bc:	1dbb      	adds	r3, r7, #6
 80024be:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80024c0:	4b10      	ldr	r3, [pc, #64]	@ (8002504 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	1dba      	adds	r2, r7, #6
 80024c6:	8812      	ldrh	r2, [r2, #0]
 80024c8:	4013      	ands	r3, r2
 80024ca:	d008      	beq.n	80024de <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80024cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002504 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80024ce:	1dba      	adds	r2, r7, #6
 80024d0:	8812      	ldrh	r2, [r2, #0]
 80024d2:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80024d4:	1dbb      	adds	r3, r7, #6
 80024d6:	881b      	ldrh	r3, [r3, #0]
 80024d8:	0018      	movs	r0, r3
 80024da:	f000 f815 	bl	8002508 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80024de:	4b09      	ldr	r3, [pc, #36]	@ (8002504 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	1dba      	adds	r2, r7, #6
 80024e4:	8812      	ldrh	r2, [r2, #0]
 80024e6:	4013      	ands	r3, r2
 80024e8:	d008      	beq.n	80024fc <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80024ec:	1dba      	adds	r2, r7, #6
 80024ee:	8812      	ldrh	r2, [r2, #0]
 80024f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80024f2:	1dbb      	adds	r3, r7, #6
 80024f4:	881b      	ldrh	r3, [r3, #0]
 80024f6:	0018      	movs	r0, r3
 80024f8:	f7fe fbbc 	bl	8000c74 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80024fc:	46c0      	nop			@ (mov r8, r8)
 80024fe:	46bd      	mov	sp, r7
 8002500:	b002      	add	sp, #8
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40021800 	.word	0x40021800

08002508 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	0002      	movs	r2, r0
 8002510:	1dbb      	adds	r3, r7, #6
 8002512:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002514:	46c0      	nop			@ (mov r8, r8)
 8002516:	46bd      	mov	sp, r7
 8002518:	b002      	add	sp, #8
 800251a:	bd80      	pop	{r7, pc}

0800251c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002524:	4b19      	ldr	r3, [pc, #100]	@ (800258c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a19      	ldr	r2, [pc, #100]	@ (8002590 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800252a:	4013      	ands	r3, r2
 800252c:	0019      	movs	r1, r3
 800252e:	4b17      	ldr	r3, [pc, #92]	@ (800258c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	430a      	orrs	r2, r1
 8002534:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	2380      	movs	r3, #128	@ 0x80
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	429a      	cmp	r2, r3
 800253e:	d11f      	bne.n	8002580 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002540:	4b14      	ldr	r3, [pc, #80]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	0013      	movs	r3, r2
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	189b      	adds	r3, r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4912      	ldr	r1, [pc, #72]	@ (8002598 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800254e:	0018      	movs	r0, r3
 8002550:	f7fd fde8 	bl	8000124 <__udivsi3>
 8002554:	0003      	movs	r3, r0
 8002556:	3301      	adds	r3, #1
 8002558:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800255a:	e008      	b.n	800256e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	3b01      	subs	r3, #1
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	e001      	b.n	800256e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e009      	b.n	8002582 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800256e:	4b07      	ldr	r3, [pc, #28]	@ (800258c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002570:	695a      	ldr	r2, [r3, #20]
 8002572:	2380      	movs	r3, #128	@ 0x80
 8002574:	00db      	lsls	r3, r3, #3
 8002576:	401a      	ands	r2, r3
 8002578:	2380      	movs	r3, #128	@ 0x80
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	429a      	cmp	r2, r3
 800257e:	d0ed      	beq.n	800255c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	0018      	movs	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	b004      	add	sp, #16
 8002588:	bd80      	pop	{r7, pc}
 800258a:	46c0      	nop			@ (mov r8, r8)
 800258c:	40007000 	.word	0x40007000
 8002590:	fffff9ff 	.word	0xfffff9ff
 8002594:	20000004 	.word	0x20000004
 8002598:	000f4240 	.word	0x000f4240

0800259c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80025a0:	4b03      	ldr	r3, [pc, #12]	@ (80025b0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	23e0      	movs	r3, #224	@ 0xe0
 80025a6:	01db      	lsls	r3, r3, #7
 80025a8:	4013      	ands	r3, r2
}
 80025aa:	0018      	movs	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40021000 	.word	0x40021000

080025b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b088      	sub	sp, #32
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e2f3      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2201      	movs	r2, #1
 80025cc:	4013      	ands	r3, r2
 80025ce:	d100      	bne.n	80025d2 <HAL_RCC_OscConfig+0x1e>
 80025d0:	e07c      	b.n	80026cc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025d2:	4bc3      	ldr	r3, [pc, #780]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	2238      	movs	r2, #56	@ 0x38
 80025d8:	4013      	ands	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025dc:	4bc0      	ldr	r3, [pc, #768]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	2203      	movs	r2, #3
 80025e2:	4013      	ands	r3, r2
 80025e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	2b10      	cmp	r3, #16
 80025ea:	d102      	bne.n	80025f2 <HAL_RCC_OscConfig+0x3e>
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	2b03      	cmp	r3, #3
 80025f0:	d002      	beq.n	80025f8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d10b      	bne.n	8002610 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f8:	4bb9      	ldr	r3, [pc, #740]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2380      	movs	r3, #128	@ 0x80
 80025fe:	029b      	lsls	r3, r3, #10
 8002600:	4013      	ands	r3, r2
 8002602:	d062      	beq.n	80026ca <HAL_RCC_OscConfig+0x116>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d15e      	bne.n	80026ca <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e2ce      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	2380      	movs	r3, #128	@ 0x80
 8002616:	025b      	lsls	r3, r3, #9
 8002618:	429a      	cmp	r2, r3
 800261a:	d107      	bne.n	800262c <HAL_RCC_OscConfig+0x78>
 800261c:	4bb0      	ldr	r3, [pc, #704]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	4baf      	ldr	r3, [pc, #700]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002622:	2180      	movs	r1, #128	@ 0x80
 8002624:	0249      	lsls	r1, r1, #9
 8002626:	430a      	orrs	r2, r1
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	e020      	b.n	800266e <HAL_RCC_OscConfig+0xba>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685a      	ldr	r2, [r3, #4]
 8002630:	23a0      	movs	r3, #160	@ 0xa0
 8002632:	02db      	lsls	r3, r3, #11
 8002634:	429a      	cmp	r2, r3
 8002636:	d10e      	bne.n	8002656 <HAL_RCC_OscConfig+0xa2>
 8002638:	4ba9      	ldr	r3, [pc, #676]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4ba8      	ldr	r3, [pc, #672]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800263e:	2180      	movs	r1, #128	@ 0x80
 8002640:	02c9      	lsls	r1, r1, #11
 8002642:	430a      	orrs	r2, r1
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	4ba6      	ldr	r3, [pc, #664]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	4ba5      	ldr	r3, [pc, #660]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800264c:	2180      	movs	r1, #128	@ 0x80
 800264e:	0249      	lsls	r1, r1, #9
 8002650:	430a      	orrs	r2, r1
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	e00b      	b.n	800266e <HAL_RCC_OscConfig+0xba>
 8002656:	4ba2      	ldr	r3, [pc, #648]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	4ba1      	ldr	r3, [pc, #644]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800265c:	49a1      	ldr	r1, [pc, #644]	@ (80028e4 <HAL_RCC_OscConfig+0x330>)
 800265e:	400a      	ands	r2, r1
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	4b9f      	ldr	r3, [pc, #636]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	4b9e      	ldr	r3, [pc, #632]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002668:	499f      	ldr	r1, [pc, #636]	@ (80028e8 <HAL_RCC_OscConfig+0x334>)
 800266a:	400a      	ands	r2, r1
 800266c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d014      	beq.n	80026a0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002676:	f7fe fe4b 	bl	8001310 <HAL_GetTick>
 800267a:	0003      	movs	r3, r0
 800267c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002680:	f7fe fe46 	bl	8001310 <HAL_GetTick>
 8002684:	0002      	movs	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b64      	cmp	r3, #100	@ 0x64
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e28d      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002692:	4b93      	ldr	r3, [pc, #588]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	2380      	movs	r3, #128	@ 0x80
 8002698:	029b      	lsls	r3, r3, #10
 800269a:	4013      	ands	r3, r2
 800269c:	d0f0      	beq.n	8002680 <HAL_RCC_OscConfig+0xcc>
 800269e:	e015      	b.n	80026cc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a0:	f7fe fe36 	bl	8001310 <HAL_GetTick>
 80026a4:	0003      	movs	r3, r0
 80026a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026a8:	e008      	b.n	80026bc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026aa:	f7fe fe31 	bl	8001310 <HAL_GetTick>
 80026ae:	0002      	movs	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b64      	cmp	r3, #100	@ 0x64
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e278      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026bc:	4b88      	ldr	r3, [pc, #544]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	2380      	movs	r3, #128	@ 0x80
 80026c2:	029b      	lsls	r3, r3, #10
 80026c4:	4013      	ands	r3, r2
 80026c6:	d1f0      	bne.n	80026aa <HAL_RCC_OscConfig+0xf6>
 80026c8:	e000      	b.n	80026cc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ca:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2202      	movs	r2, #2
 80026d2:	4013      	ands	r3, r2
 80026d4:	d100      	bne.n	80026d8 <HAL_RCC_OscConfig+0x124>
 80026d6:	e099      	b.n	800280c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026d8:	4b81      	ldr	r3, [pc, #516]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	2238      	movs	r2, #56	@ 0x38
 80026de:	4013      	ands	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026e2:	4b7f      	ldr	r3, [pc, #508]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	2203      	movs	r2, #3
 80026e8:	4013      	ands	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	2b10      	cmp	r3, #16
 80026f0:	d102      	bne.n	80026f8 <HAL_RCC_OscConfig+0x144>
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d002      	beq.n	80026fe <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d135      	bne.n	800276a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026fe:	4b78      	ldr	r3, [pc, #480]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	2380      	movs	r3, #128	@ 0x80
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	4013      	ands	r3, r2
 8002708:	d005      	beq.n	8002716 <HAL_RCC_OscConfig+0x162>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e24b      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002716:	4b72      	ldr	r3, [pc, #456]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	4a74      	ldr	r2, [pc, #464]	@ (80028ec <HAL_RCC_OscConfig+0x338>)
 800271c:	4013      	ands	r3, r2
 800271e:	0019      	movs	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	021a      	lsls	r2, r3, #8
 8002726:	4b6e      	ldr	r3, [pc, #440]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002728:	430a      	orrs	r2, r1
 800272a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d112      	bne.n	8002758 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002732:	4b6b      	ldr	r3, [pc, #428]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a6e      	ldr	r2, [pc, #440]	@ (80028f0 <HAL_RCC_OscConfig+0x33c>)
 8002738:	4013      	ands	r3, r2
 800273a:	0019      	movs	r1, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691a      	ldr	r2, [r3, #16]
 8002740:	4b67      	ldr	r3, [pc, #412]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002742:	430a      	orrs	r2, r1
 8002744:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002746:	4b66      	ldr	r3, [pc, #408]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	0adb      	lsrs	r3, r3, #11
 800274c:	2207      	movs	r2, #7
 800274e:	4013      	ands	r3, r2
 8002750:	4a68      	ldr	r2, [pc, #416]	@ (80028f4 <HAL_RCC_OscConfig+0x340>)
 8002752:	40da      	lsrs	r2, r3
 8002754:	4b68      	ldr	r3, [pc, #416]	@ (80028f8 <HAL_RCC_OscConfig+0x344>)
 8002756:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002758:	4b68      	ldr	r3, [pc, #416]	@ (80028fc <HAL_RCC_OscConfig+0x348>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	0018      	movs	r0, r3
 800275e:	f7fe fd7b 	bl	8001258 <HAL_InitTick>
 8002762:	1e03      	subs	r3, r0, #0
 8002764:	d051      	beq.n	800280a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e221      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d030      	beq.n	80027d4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002772:	4b5b      	ldr	r3, [pc, #364]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a5e      	ldr	r2, [pc, #376]	@ (80028f0 <HAL_RCC_OscConfig+0x33c>)
 8002778:	4013      	ands	r3, r2
 800277a:	0019      	movs	r1, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	4b57      	ldr	r3, [pc, #348]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002782:	430a      	orrs	r2, r1
 8002784:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002786:	4b56      	ldr	r3, [pc, #344]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	4b55      	ldr	r3, [pc, #340]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800278c:	2180      	movs	r1, #128	@ 0x80
 800278e:	0049      	lsls	r1, r1, #1
 8002790:	430a      	orrs	r2, r1
 8002792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002794:	f7fe fdbc 	bl	8001310 <HAL_GetTick>
 8002798:	0003      	movs	r3, r0
 800279a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800279e:	f7fe fdb7 	bl	8001310 <HAL_GetTick>
 80027a2:	0002      	movs	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e1fe      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027b0:	4b4b      	ldr	r3, [pc, #300]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	2380      	movs	r3, #128	@ 0x80
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	4013      	ands	r3, r2
 80027ba:	d0f0      	beq.n	800279e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027bc:	4b48      	ldr	r3, [pc, #288]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	4a4a      	ldr	r2, [pc, #296]	@ (80028ec <HAL_RCC_OscConfig+0x338>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	0019      	movs	r1, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	021a      	lsls	r2, r3, #8
 80027cc:	4b44      	ldr	r3, [pc, #272]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80027ce:	430a      	orrs	r2, r1
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	e01b      	b.n	800280c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80027d4:	4b42      	ldr	r3, [pc, #264]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4b41      	ldr	r3, [pc, #260]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80027da:	4949      	ldr	r1, [pc, #292]	@ (8002900 <HAL_RCC_OscConfig+0x34c>)
 80027dc:	400a      	ands	r2, r1
 80027de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e0:	f7fe fd96 	bl	8001310 <HAL_GetTick>
 80027e4:	0003      	movs	r3, r0
 80027e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027e8:	e008      	b.n	80027fc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ea:	f7fe fd91 	bl	8001310 <HAL_GetTick>
 80027ee:	0002      	movs	r2, r0
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e1d8      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027fc:	4b38      	ldr	r3, [pc, #224]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	2380      	movs	r3, #128	@ 0x80
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	4013      	ands	r3, r2
 8002806:	d1f0      	bne.n	80027ea <HAL_RCC_OscConfig+0x236>
 8002808:	e000      	b.n	800280c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800280a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2208      	movs	r2, #8
 8002812:	4013      	ands	r3, r2
 8002814:	d047      	beq.n	80028a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002816:	4b32      	ldr	r3, [pc, #200]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	2238      	movs	r2, #56	@ 0x38
 800281c:	4013      	ands	r3, r2
 800281e:	2b18      	cmp	r3, #24
 8002820:	d10a      	bne.n	8002838 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002822:	4b2f      	ldr	r3, [pc, #188]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002826:	2202      	movs	r2, #2
 8002828:	4013      	ands	r3, r2
 800282a:	d03c      	beq.n	80028a6 <HAL_RCC_OscConfig+0x2f2>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d138      	bne.n	80028a6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e1ba      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d019      	beq.n	8002874 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002840:	4b27      	ldr	r3, [pc, #156]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002842:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002844:	4b26      	ldr	r3, [pc, #152]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002846:	2101      	movs	r1, #1
 8002848:	430a      	orrs	r2, r1
 800284a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284c:	f7fe fd60 	bl	8001310 <HAL_GetTick>
 8002850:	0003      	movs	r3, r0
 8002852:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002854:	e008      	b.n	8002868 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002856:	f7fe fd5b 	bl	8001310 <HAL_GetTick>
 800285a:	0002      	movs	r2, r0
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e1a2      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002868:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800286a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800286c:	2202      	movs	r2, #2
 800286e:	4013      	ands	r3, r2
 8002870:	d0f1      	beq.n	8002856 <HAL_RCC_OscConfig+0x2a2>
 8002872:	e018      	b.n	80028a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002874:	4b1a      	ldr	r3, [pc, #104]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 8002876:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002878:	4b19      	ldr	r3, [pc, #100]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800287a:	2101      	movs	r1, #1
 800287c:	438a      	bics	r2, r1
 800287e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002880:	f7fe fd46 	bl	8001310 <HAL_GetTick>
 8002884:	0003      	movs	r3, r0
 8002886:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800288a:	f7fe fd41 	bl	8001310 <HAL_GetTick>
 800288e:	0002      	movs	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e188      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800289c:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 800289e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028a0:	2202      	movs	r2, #2
 80028a2:	4013      	ands	r3, r2
 80028a4:	d1f1      	bne.n	800288a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2204      	movs	r2, #4
 80028ac:	4013      	ands	r3, r2
 80028ae:	d100      	bne.n	80028b2 <HAL_RCC_OscConfig+0x2fe>
 80028b0:	e0c6      	b.n	8002a40 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b2:	231f      	movs	r3, #31
 80028b4:	18fb      	adds	r3, r7, r3
 80028b6:	2200      	movs	r2, #0
 80028b8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80028ba:	4b09      	ldr	r3, [pc, #36]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2238      	movs	r2, #56	@ 0x38
 80028c0:	4013      	ands	r3, r2
 80028c2:	2b20      	cmp	r3, #32
 80028c4:	d11e      	bne.n	8002904 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80028c6:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <HAL_RCC_OscConfig+0x32c>)
 80028c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ca:	2202      	movs	r2, #2
 80028cc:	4013      	ands	r3, r2
 80028ce:	d100      	bne.n	80028d2 <HAL_RCC_OscConfig+0x31e>
 80028d0:	e0b6      	b.n	8002a40 <HAL_RCC_OscConfig+0x48c>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d000      	beq.n	80028dc <HAL_RCC_OscConfig+0x328>
 80028da:	e0b1      	b.n	8002a40 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e166      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
 80028e0:	40021000 	.word	0x40021000
 80028e4:	fffeffff 	.word	0xfffeffff
 80028e8:	fffbffff 	.word	0xfffbffff
 80028ec:	ffff80ff 	.word	0xffff80ff
 80028f0:	ffffc7ff 	.word	0xffffc7ff
 80028f4:	00f42400 	.word	0x00f42400
 80028f8:	20000004 	.word	0x20000004
 80028fc:	20000008 	.word	0x20000008
 8002900:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002904:	4bac      	ldr	r3, [pc, #688]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002906:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002908:	2380      	movs	r3, #128	@ 0x80
 800290a:	055b      	lsls	r3, r3, #21
 800290c:	4013      	ands	r3, r2
 800290e:	d101      	bne.n	8002914 <HAL_RCC_OscConfig+0x360>
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <HAL_RCC_OscConfig+0x362>
 8002914:	2300      	movs	r3, #0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d011      	beq.n	800293e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	4ba7      	ldr	r3, [pc, #668]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 800291c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800291e:	4ba6      	ldr	r3, [pc, #664]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002920:	2180      	movs	r1, #128	@ 0x80
 8002922:	0549      	lsls	r1, r1, #21
 8002924:	430a      	orrs	r2, r1
 8002926:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002928:	4ba3      	ldr	r3, [pc, #652]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 800292a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800292c:	2380      	movs	r3, #128	@ 0x80
 800292e:	055b      	lsls	r3, r3, #21
 8002930:	4013      	ands	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002936:	231f      	movs	r3, #31
 8002938:	18fb      	adds	r3, r7, r3
 800293a:	2201      	movs	r2, #1
 800293c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800293e:	4b9f      	ldr	r3, [pc, #636]	@ (8002bbc <HAL_RCC_OscConfig+0x608>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	2380      	movs	r3, #128	@ 0x80
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	4013      	ands	r3, r2
 8002948:	d11a      	bne.n	8002980 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800294a:	4b9c      	ldr	r3, [pc, #624]	@ (8002bbc <HAL_RCC_OscConfig+0x608>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	4b9b      	ldr	r3, [pc, #620]	@ (8002bbc <HAL_RCC_OscConfig+0x608>)
 8002950:	2180      	movs	r1, #128	@ 0x80
 8002952:	0049      	lsls	r1, r1, #1
 8002954:	430a      	orrs	r2, r1
 8002956:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002958:	f7fe fcda 	bl	8001310 <HAL_GetTick>
 800295c:	0003      	movs	r3, r0
 800295e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002962:	f7fe fcd5 	bl	8001310 <HAL_GetTick>
 8002966:	0002      	movs	r2, r0
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e11c      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002974:	4b91      	ldr	r3, [pc, #580]	@ (8002bbc <HAL_RCC_OscConfig+0x608>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	2380      	movs	r3, #128	@ 0x80
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4013      	ands	r3, r2
 800297e:	d0f0      	beq.n	8002962 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d106      	bne.n	8002996 <HAL_RCC_OscConfig+0x3e2>
 8002988:	4b8b      	ldr	r3, [pc, #556]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 800298a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800298c:	4b8a      	ldr	r3, [pc, #552]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 800298e:	2101      	movs	r1, #1
 8002990:	430a      	orrs	r2, r1
 8002992:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002994:	e01c      	b.n	80029d0 <HAL_RCC_OscConfig+0x41c>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2b05      	cmp	r3, #5
 800299c:	d10c      	bne.n	80029b8 <HAL_RCC_OscConfig+0x404>
 800299e:	4b86      	ldr	r3, [pc, #536]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029a2:	4b85      	ldr	r3, [pc, #532]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029a4:	2104      	movs	r1, #4
 80029a6:	430a      	orrs	r2, r1
 80029a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029aa:	4b83      	ldr	r3, [pc, #524]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029ae:	4b82      	ldr	r3, [pc, #520]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029b0:	2101      	movs	r1, #1
 80029b2:	430a      	orrs	r2, r1
 80029b4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029b6:	e00b      	b.n	80029d0 <HAL_RCC_OscConfig+0x41c>
 80029b8:	4b7f      	ldr	r3, [pc, #508]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029bc:	4b7e      	ldr	r3, [pc, #504]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029be:	2101      	movs	r1, #1
 80029c0:	438a      	bics	r2, r1
 80029c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029c4:	4b7c      	ldr	r3, [pc, #496]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029c8:	4b7b      	ldr	r3, [pc, #492]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029ca:	2104      	movs	r1, #4
 80029cc:	438a      	bics	r2, r1
 80029ce:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d014      	beq.n	8002a02 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d8:	f7fe fc9a 	bl	8001310 <HAL_GetTick>
 80029dc:	0003      	movs	r3, r0
 80029de:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029e0:	e009      	b.n	80029f6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e2:	f7fe fc95 	bl	8001310 <HAL_GetTick>
 80029e6:	0002      	movs	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	4a74      	ldr	r2, [pc, #464]	@ (8002bc0 <HAL_RCC_OscConfig+0x60c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e0db      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029f6:	4b70      	ldr	r3, [pc, #448]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 80029f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fa:	2202      	movs	r2, #2
 80029fc:	4013      	ands	r3, r2
 80029fe:	d0f0      	beq.n	80029e2 <HAL_RCC_OscConfig+0x42e>
 8002a00:	e013      	b.n	8002a2a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a02:	f7fe fc85 	bl	8001310 <HAL_GetTick>
 8002a06:	0003      	movs	r3, r0
 8002a08:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a0a:	e009      	b.n	8002a20 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a0c:	f7fe fc80 	bl	8001310 <HAL_GetTick>
 8002a10:	0002      	movs	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	4a6a      	ldr	r2, [pc, #424]	@ (8002bc0 <HAL_RCC_OscConfig+0x60c>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e0c6      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a20:	4b65      	ldr	r3, [pc, #404]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a24:	2202      	movs	r2, #2
 8002a26:	4013      	ands	r3, r2
 8002a28:	d1f0      	bne.n	8002a0c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002a2a:	231f      	movs	r3, #31
 8002a2c:	18fb      	adds	r3, r7, r3
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d105      	bne.n	8002a40 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002a34:	4b60      	ldr	r3, [pc, #384]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002a36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a38:	4b5f      	ldr	r3, [pc, #380]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002a3a:	4962      	ldr	r1, [pc, #392]	@ (8002bc4 <HAL_RCC_OscConfig+0x610>)
 8002a3c:	400a      	ands	r2, r1
 8002a3e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	69db      	ldr	r3, [r3, #28]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d100      	bne.n	8002a4a <HAL_RCC_OscConfig+0x496>
 8002a48:	e0b0      	b.n	8002bac <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a4a:	4b5b      	ldr	r3, [pc, #364]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	2238      	movs	r2, #56	@ 0x38
 8002a50:	4013      	ands	r3, r2
 8002a52:	2b10      	cmp	r3, #16
 8002a54:	d100      	bne.n	8002a58 <HAL_RCC_OscConfig+0x4a4>
 8002a56:	e078      	b.n	8002b4a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d153      	bne.n	8002b08 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a60:	4b55      	ldr	r3, [pc, #340]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	4b54      	ldr	r3, [pc, #336]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002a66:	4958      	ldr	r1, [pc, #352]	@ (8002bc8 <HAL_RCC_OscConfig+0x614>)
 8002a68:	400a      	ands	r2, r1
 8002a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6c:	f7fe fc50 	bl	8001310 <HAL_GetTick>
 8002a70:	0003      	movs	r3, r0
 8002a72:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a76:	f7fe fc4b 	bl	8001310 <HAL_GetTick>
 8002a7a:	0002      	movs	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e092      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a88:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	2380      	movs	r3, #128	@ 0x80
 8002a8e:	049b      	lsls	r3, r3, #18
 8002a90:	4013      	ands	r3, r2
 8002a92:	d1f0      	bne.n	8002a76 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a94:	4b48      	ldr	r3, [pc, #288]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	4a4c      	ldr	r2, [pc, #304]	@ (8002bcc <HAL_RCC_OscConfig+0x618>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	0019      	movs	r1, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a1a      	ldr	r2, [r3, #32]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aac:	021b      	lsls	r3, r3, #8
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	431a      	orrs	r2, r3
 8002abc:	4b3e      	ldr	r3, [pc, #248]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ac2:	4b3d      	ldr	r3, [pc, #244]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	4b3c      	ldr	r3, [pc, #240]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002ac8:	2180      	movs	r1, #128	@ 0x80
 8002aca:	0449      	lsls	r1, r1, #17
 8002acc:	430a      	orrs	r2, r1
 8002ace:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002ad0:	4b39      	ldr	r3, [pc, #228]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002ad2:	68da      	ldr	r2, [r3, #12]
 8002ad4:	4b38      	ldr	r3, [pc, #224]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002ad6:	2180      	movs	r1, #128	@ 0x80
 8002ad8:	0549      	lsls	r1, r1, #21
 8002ada:	430a      	orrs	r2, r1
 8002adc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ade:	f7fe fc17 	bl	8001310 <HAL_GetTick>
 8002ae2:	0003      	movs	r3, r0
 8002ae4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae8:	f7fe fc12 	bl	8001310 <HAL_GetTick>
 8002aec:	0002      	movs	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e059      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002afa:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	2380      	movs	r3, #128	@ 0x80
 8002b00:	049b      	lsls	r3, r3, #18
 8002b02:	4013      	ands	r3, r2
 8002b04:	d0f0      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x534>
 8002b06:	e051      	b.n	8002bac <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b08:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002b0e:	492e      	ldr	r1, [pc, #184]	@ (8002bc8 <HAL_RCC_OscConfig+0x614>)
 8002b10:	400a      	ands	r2, r1
 8002b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b14:	f7fe fbfc 	bl	8001310 <HAL_GetTick>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b1e:	f7fe fbf7 	bl	8001310 <HAL_GetTick>
 8002b22:	0002      	movs	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e03e      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b30:	4b21      	ldr	r3, [pc, #132]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	2380      	movs	r3, #128	@ 0x80
 8002b36:	049b      	lsls	r3, r3, #18
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d1f0      	bne.n	8002b1e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002b3e:	68da      	ldr	r2, [r3, #12]
 8002b40:	4b1d      	ldr	r3, [pc, #116]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002b42:	4923      	ldr	r1, [pc, #140]	@ (8002bd0 <HAL_RCC_OscConfig+0x61c>)
 8002b44:	400a      	ands	r2, r1
 8002b46:	60da      	str	r2, [r3, #12]
 8002b48:	e030      	b.n	8002bac <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d101      	bne.n	8002b56 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e02b      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002b56:	4b18      	ldr	r3, [pc, #96]	@ (8002bb8 <HAL_RCC_OscConfig+0x604>)
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2203      	movs	r2, #3
 8002b60:	401a      	ands	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d11e      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	2270      	movs	r2, #112	@ 0x70
 8002b6e:	401a      	ands	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d117      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	23fe      	movs	r3, #254	@ 0xfe
 8002b7c:	01db      	lsls	r3, r3, #7
 8002b7e:	401a      	ands	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d10e      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	23f8      	movs	r3, #248	@ 0xf8
 8002b8e:	039b      	lsls	r3, r3, #14
 8002b90:	401a      	ands	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d106      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	0f5b      	lsrs	r3, r3, #29
 8002b9e:	075a      	lsls	r2, r3, #29
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d001      	beq.n	8002bac <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e000      	b.n	8002bae <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	0018      	movs	r0, r3
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	b008      	add	sp, #32
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	46c0      	nop			@ (mov r8, r8)
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	40007000 	.word	0x40007000
 8002bc0:	00001388 	.word	0x00001388
 8002bc4:	efffffff 	.word	0xefffffff
 8002bc8:	feffffff 	.word	0xfeffffff
 8002bcc:	1fc1808c 	.word	0x1fc1808c
 8002bd0:	effefffc 	.word	0xeffefffc

08002bd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e0e9      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002be8:	4b76      	ldr	r3, [pc, #472]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1f0>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2207      	movs	r2, #7
 8002bee:	4013      	ands	r3, r2
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d91e      	bls.n	8002c34 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf6:	4b73      	ldr	r3, [pc, #460]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	4393      	bics	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	4b70      	ldr	r3, [pc, #448]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c08:	f7fe fb82 	bl	8001310 <HAL_GetTick>
 8002c0c:	0003      	movs	r3, r0
 8002c0e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c10:	e009      	b.n	8002c26 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c12:	f7fe fb7d 	bl	8001310 <HAL_GetTick>
 8002c16:	0002      	movs	r2, r0
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	4a6a      	ldr	r2, [pc, #424]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1f4>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e0ca      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c26:	4b67      	ldr	r3, [pc, #412]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2207      	movs	r2, #7
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	683a      	ldr	r2, [r7, #0]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d1ee      	bne.n	8002c12 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2202      	movs	r2, #2
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d015      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2204      	movs	r2, #4
 8002c44:	4013      	ands	r3, r2
 8002c46:	d006      	beq.n	8002c56 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c48:	4b60      	ldr	r3, [pc, #384]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	4b5f      	ldr	r3, [pc, #380]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002c4e:	21e0      	movs	r1, #224	@ 0xe0
 8002c50:	01c9      	lsls	r1, r1, #7
 8002c52:	430a      	orrs	r2, r1
 8002c54:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c56:	4b5d      	ldr	r3, [pc, #372]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	4a5d      	ldr	r2, [pc, #372]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1fc>)
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	0019      	movs	r1, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	4b59      	ldr	r3, [pc, #356]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002c66:	430a      	orrs	r2, r1
 8002c68:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	4013      	ands	r3, r2
 8002c72:	d057      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d107      	bne.n	8002c8c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c7c:	4b53      	ldr	r3, [pc, #332]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	2380      	movs	r3, #128	@ 0x80
 8002c82:	029b      	lsls	r3, r3, #10
 8002c84:	4013      	ands	r3, r2
 8002c86:	d12b      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e097      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d107      	bne.n	8002ca4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c94:	4b4d      	ldr	r3, [pc, #308]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	2380      	movs	r3, #128	@ 0x80
 8002c9a:	049b      	lsls	r3, r3, #18
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	d11f      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e08b      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d107      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cac:	4b47      	ldr	r3, [pc, #284]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	2380      	movs	r3, #128	@ 0x80
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d113      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e07f      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b03      	cmp	r3, #3
 8002cc2:	d106      	bne.n	8002cd2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cc4:	4b41      	ldr	r3, [pc, #260]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc8:	2202      	movs	r2, #2
 8002cca:	4013      	ands	r3, r2
 8002ccc:	d108      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e074      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cd2:	4b3e      	ldr	r3, [pc, #248]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	4013      	ands	r3, r2
 8002cda:	d101      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e06d      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ce0:	4b3a      	ldr	r3, [pc, #232]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	2207      	movs	r2, #7
 8002ce6:	4393      	bics	r3, r2
 8002ce8:	0019      	movs	r1, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	4b37      	ldr	r3, [pc, #220]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cf4:	f7fe fb0c 	bl	8001310 <HAL_GetTick>
 8002cf8:	0003      	movs	r3, r0
 8002cfa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfc:	e009      	b.n	8002d12 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cfe:	f7fe fb07 	bl	8001310 <HAL_GetTick>
 8002d02:	0002      	movs	r2, r0
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	4a2f      	ldr	r2, [pc, #188]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1f4>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e054      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d12:	4b2e      	ldr	r3, [pc, #184]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	2238      	movs	r2, #56	@ 0x38
 8002d18:	401a      	ands	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d1ec      	bne.n	8002cfe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d24:	4b27      	ldr	r3, [pc, #156]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2207      	movs	r2, #7
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d21e      	bcs.n	8002d70 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d32:	4b24      	ldr	r3, [pc, #144]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2207      	movs	r2, #7
 8002d38:	4393      	bics	r3, r2
 8002d3a:	0019      	movs	r1, r3
 8002d3c:	4b21      	ldr	r3, [pc, #132]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d3e:	683a      	ldr	r2, [r7, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d44:	f7fe fae4 	bl	8001310 <HAL_GetTick>
 8002d48:	0003      	movs	r3, r0
 8002d4a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d4c:	e009      	b.n	8002d62 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d4e:	f7fe fadf 	bl	8001310 <HAL_GetTick>
 8002d52:	0002      	movs	r2, r0
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	4a1b      	ldr	r2, [pc, #108]	@ (8002dc8 <HAL_RCC_ClockConfig+0x1f4>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e02c      	b.n	8002dbc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d62:	4b18      	ldr	r3, [pc, #96]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2207      	movs	r2, #7
 8002d68:	4013      	ands	r3, r2
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d1ee      	bne.n	8002d4e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2204      	movs	r2, #4
 8002d76:	4013      	ands	r3, r2
 8002d78:	d009      	beq.n	8002d8e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d7a:	4b14      	ldr	r3, [pc, #80]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	4a15      	ldr	r2, [pc, #84]	@ (8002dd4 <HAL_RCC_ClockConfig+0x200>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	0019      	movs	r1, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	4b10      	ldr	r3, [pc, #64]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d8e:	f000 f829 	bl	8002de4 <HAL_RCC_GetSysClockFreq>
 8002d92:	0001      	movs	r1, r0
 8002d94:	4b0d      	ldr	r3, [pc, #52]	@ (8002dcc <HAL_RCC_ClockConfig+0x1f8>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	0a1b      	lsrs	r3, r3, #8
 8002d9a:	220f      	movs	r2, #15
 8002d9c:	401a      	ands	r2, r3
 8002d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd8 <HAL_RCC_ClockConfig+0x204>)
 8002da0:	0092      	lsls	r2, r2, #2
 8002da2:	58d3      	ldr	r3, [r2, r3]
 8002da4:	221f      	movs	r2, #31
 8002da6:	4013      	ands	r3, r2
 8002da8:	000a      	movs	r2, r1
 8002daa:	40da      	lsrs	r2, r3
 8002dac:	4b0b      	ldr	r3, [pc, #44]	@ (8002ddc <HAL_RCC_ClockConfig+0x208>)
 8002dae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <HAL_RCC_ClockConfig+0x20c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	0018      	movs	r0, r3
 8002db6:	f7fe fa4f 	bl	8001258 <HAL_InitTick>
 8002dba:	0003      	movs	r3, r0
}
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	b004      	add	sp, #16
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40022000 	.word	0x40022000
 8002dc8:	00001388 	.word	0x00001388
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	fffff0ff 	.word	0xfffff0ff
 8002dd4:	ffff8fff 	.word	0xffff8fff
 8002dd8:	08005bb8 	.word	0x08005bb8
 8002ddc:	20000004 	.word	0x20000004
 8002de0:	20000008 	.word	0x20000008

08002de4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dea:	4b3c      	ldr	r3, [pc, #240]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	2238      	movs	r2, #56	@ 0x38
 8002df0:	4013      	ands	r3, r2
 8002df2:	d10f      	bne.n	8002e14 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002df4:	4b39      	ldr	r3, [pc, #228]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	0adb      	lsrs	r3, r3, #11
 8002dfa:	2207      	movs	r2, #7
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2201      	movs	r2, #1
 8002e00:	409a      	lsls	r2, r3
 8002e02:	0013      	movs	r3, r2
 8002e04:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002e06:	6839      	ldr	r1, [r7, #0]
 8002e08:	4835      	ldr	r0, [pc, #212]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e0a:	f7fd f98b 	bl	8000124 <__udivsi3>
 8002e0e:	0003      	movs	r3, r0
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	e05d      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e14:	4b31      	ldr	r3, [pc, #196]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2238      	movs	r2, #56	@ 0x38
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	2b08      	cmp	r3, #8
 8002e1e:	d102      	bne.n	8002e26 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e20:	4b2f      	ldr	r3, [pc, #188]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e22:	613b      	str	r3, [r7, #16]
 8002e24:	e054      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e26:	4b2d      	ldr	r3, [pc, #180]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	2238      	movs	r2, #56	@ 0x38
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b10      	cmp	r3, #16
 8002e30:	d138      	bne.n	8002ea4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002e32:	4b2a      	ldr	r3, [pc, #168]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	2203      	movs	r2, #3
 8002e38:	4013      	ands	r3, r2
 8002e3a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e3c:	4b27      	ldr	r3, [pc, #156]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	091b      	lsrs	r3, r3, #4
 8002e42:	2207      	movs	r2, #7
 8002e44:	4013      	ands	r3, r2
 8002e46:	3301      	adds	r3, #1
 8002e48:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d10d      	bne.n	8002e6c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e50:	68b9      	ldr	r1, [r7, #8]
 8002e52:	4823      	ldr	r0, [pc, #140]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e54:	f7fd f966 	bl	8000124 <__udivsi3>
 8002e58:	0003      	movs	r3, r0
 8002e5a:	0019      	movs	r1, r3
 8002e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	0a1b      	lsrs	r3, r3, #8
 8002e62:	227f      	movs	r2, #127	@ 0x7f
 8002e64:	4013      	ands	r3, r2
 8002e66:	434b      	muls	r3, r1
 8002e68:	617b      	str	r3, [r7, #20]
        break;
 8002e6a:	e00d      	b.n	8002e88 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002e6c:	68b9      	ldr	r1, [r7, #8]
 8002e6e:	481c      	ldr	r0, [pc, #112]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e70:	f7fd f958 	bl	8000124 <__udivsi3>
 8002e74:	0003      	movs	r3, r0
 8002e76:	0019      	movs	r1, r3
 8002e78:	4b18      	ldr	r3, [pc, #96]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	0a1b      	lsrs	r3, r3, #8
 8002e7e:	227f      	movs	r2, #127	@ 0x7f
 8002e80:	4013      	ands	r3, r2
 8002e82:	434b      	muls	r3, r1
 8002e84:	617b      	str	r3, [r7, #20]
        break;
 8002e86:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002e88:	4b14      	ldr	r3, [pc, #80]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	0f5b      	lsrs	r3, r3, #29
 8002e8e:	2207      	movs	r2, #7
 8002e90:	4013      	ands	r3, r2
 8002e92:	3301      	adds	r3, #1
 8002e94:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	6978      	ldr	r0, [r7, #20]
 8002e9a:	f7fd f943 	bl	8000124 <__udivsi3>
 8002e9e:	0003      	movs	r3, r0
 8002ea0:	613b      	str	r3, [r7, #16]
 8002ea2:	e015      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	2238      	movs	r2, #56	@ 0x38
 8002eaa:	4013      	ands	r3, r2
 8002eac:	2b20      	cmp	r3, #32
 8002eae:	d103      	bne.n	8002eb8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002eb0:	2380      	movs	r3, #128	@ 0x80
 8002eb2:	021b      	lsls	r3, r3, #8
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	e00b      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002eb8:	4b08      	ldr	r3, [pc, #32]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xf8>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	2238      	movs	r2, #56	@ 0x38
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2b18      	cmp	r3, #24
 8002ec2:	d103      	bne.n	8002ecc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002ec4:	23fa      	movs	r3, #250	@ 0xfa
 8002ec6:	01db      	lsls	r3, r3, #7
 8002ec8:	613b      	str	r3, [r7, #16]
 8002eca:	e001      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ed0:	693b      	ldr	r3, [r7, #16]
}
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	b006      	add	sp, #24
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	46c0      	nop			@ (mov r8, r8)
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	00f42400 	.word	0x00f42400

08002ee4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee8:	4b02      	ldr	r3, [pc, #8]	@ (8002ef4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002eea:	681b      	ldr	r3, [r3, #0]
}
 8002eec:	0018      	movs	r0, r3
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	46c0      	nop			@ (mov r8, r8)
 8002ef4:	20000004 	.word	0x20000004

08002ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ef8:	b5b0      	push	{r4, r5, r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002efc:	f7ff fff2 	bl	8002ee4 <HAL_RCC_GetHCLKFreq>
 8002f00:	0004      	movs	r4, r0
 8002f02:	f7ff fb4b 	bl	800259c <LL_RCC_GetAPB1Prescaler>
 8002f06:	0003      	movs	r3, r0
 8002f08:	0b1a      	lsrs	r2, r3, #12
 8002f0a:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f0c:	0092      	lsls	r2, r2, #2
 8002f0e:	58d3      	ldr	r3, [r2, r3]
 8002f10:	221f      	movs	r2, #31
 8002f12:	4013      	ands	r3, r2
 8002f14:	40dc      	lsrs	r4, r3
 8002f16:	0023      	movs	r3, r4
}
 8002f18:	0018      	movs	r0, r3
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f1e:	46c0      	nop			@ (mov r8, r8)
 8002f20:	08005bf8 	.word	0x08005bf8

08002f24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002f2c:	2313      	movs	r3, #19
 8002f2e:	18fb      	adds	r3, r7, r3
 8002f30:	2200      	movs	r2, #0
 8002f32:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f34:	2312      	movs	r3, #18
 8002f36:	18fb      	adds	r3, r7, r3
 8002f38:	2200      	movs	r2, #0
 8002f3a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	2380      	movs	r3, #128	@ 0x80
 8002f42:	029b      	lsls	r3, r3, #10
 8002f44:	4013      	ands	r3, r2
 8002f46:	d100      	bne.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002f48:	e0a3      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f4a:	2011      	movs	r0, #17
 8002f4c:	183b      	adds	r3, r7, r0
 8002f4e:	2200      	movs	r2, #0
 8002f50:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f52:	4b7f      	ldr	r3, [pc, #508]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f56:	2380      	movs	r3, #128	@ 0x80
 8002f58:	055b      	lsls	r3, r3, #21
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	d110      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f5e:	4b7c      	ldr	r3, [pc, #496]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f62:	4b7b      	ldr	r3, [pc, #492]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f64:	2180      	movs	r1, #128	@ 0x80
 8002f66:	0549      	lsls	r1, r1, #21
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f6c:	4b78      	ldr	r3, [pc, #480]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f70:	2380      	movs	r3, #128	@ 0x80
 8002f72:	055b      	lsls	r3, r3, #21
 8002f74:	4013      	ands	r3, r2
 8002f76:	60bb      	str	r3, [r7, #8]
 8002f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f7a:	183b      	adds	r3, r7, r0
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f80:	4b74      	ldr	r3, [pc, #464]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	4b73      	ldr	r3, [pc, #460]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002f86:	2180      	movs	r1, #128	@ 0x80
 8002f88:	0049      	lsls	r1, r1, #1
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f8e:	f7fe f9bf 	bl	8001310 <HAL_GetTick>
 8002f92:	0003      	movs	r3, r0
 8002f94:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f96:	e00b      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f98:	f7fe f9ba 	bl	8001310 <HAL_GetTick>
 8002f9c:	0002      	movs	r2, r0
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d904      	bls.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002fa6:	2313      	movs	r3, #19
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	2203      	movs	r2, #3
 8002fac:	701a      	strb	r2, [r3, #0]
        break;
 8002fae:	e005      	b.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fb0:	4b68      	ldr	r3, [pc, #416]	@ (8003154 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	2380      	movs	r3, #128	@ 0x80
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	4013      	ands	r3, r2
 8002fba:	d0ed      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002fbc:	2313      	movs	r3, #19
 8002fbe:	18fb      	adds	r3, r7, r3
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d154      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fc6:	4b62      	ldr	r3, [pc, #392]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002fc8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fca:	23c0      	movs	r3, #192	@ 0xc0
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4013      	ands	r3, r2
 8002fd0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d019      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	695b      	ldr	r3, [r3, #20]
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d014      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fe2:	4b5b      	ldr	r3, [pc, #364]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe6:	4a5c      	ldr	r2, [pc, #368]	@ (8003158 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002fe8:	4013      	ands	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fec:	4b58      	ldr	r3, [pc, #352]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002fee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ff0:	4b57      	ldr	r3, [pc, #348]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ff2:	2180      	movs	r1, #128	@ 0x80
 8002ff4:	0249      	lsls	r1, r1, #9
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ffa:	4b55      	ldr	r3, [pc, #340]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ffc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ffe:	4b54      	ldr	r3, [pc, #336]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003000:	4956      	ldr	r1, [pc, #344]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003002:	400a      	ands	r2, r1
 8003004:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003006:	4b52      	ldr	r3, [pc, #328]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	2201      	movs	r2, #1
 8003010:	4013      	ands	r3, r2
 8003012:	d016      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003014:	f7fe f97c 	bl	8001310 <HAL_GetTick>
 8003018:	0003      	movs	r3, r0
 800301a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800301c:	e00c      	b.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800301e:	f7fe f977 	bl	8001310 <HAL_GetTick>
 8003022:	0002      	movs	r2, r0
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	4a4d      	ldr	r2, [pc, #308]	@ (8003160 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d904      	bls.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800302e:	2313      	movs	r3, #19
 8003030:	18fb      	adds	r3, r7, r3
 8003032:	2203      	movs	r2, #3
 8003034:	701a      	strb	r2, [r3, #0]
            break;
 8003036:	e004      	b.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003038:	4b45      	ldr	r3, [pc, #276]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800303a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303c:	2202      	movs	r2, #2
 800303e:	4013      	ands	r3, r2
 8003040:	d0ed      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003042:	2313      	movs	r3, #19
 8003044:	18fb      	adds	r3, r7, r3
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d10a      	bne.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800304c:	4b40      	ldr	r3, [pc, #256]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800304e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003050:	4a41      	ldr	r2, [pc, #260]	@ (8003158 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003052:	4013      	ands	r3, r2
 8003054:	0019      	movs	r1, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	695a      	ldr	r2, [r3, #20]
 800305a:	4b3d      	ldr	r3, [pc, #244]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800305c:	430a      	orrs	r2, r1
 800305e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003060:	e00c      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003062:	2312      	movs	r3, #18
 8003064:	18fb      	adds	r3, r7, r3
 8003066:	2213      	movs	r2, #19
 8003068:	18ba      	adds	r2, r7, r2
 800306a:	7812      	ldrb	r2, [r2, #0]
 800306c:	701a      	strb	r2, [r3, #0]
 800306e:	e005      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003070:	2312      	movs	r3, #18
 8003072:	18fb      	adds	r3, r7, r3
 8003074:	2213      	movs	r2, #19
 8003076:	18ba      	adds	r2, r7, r2
 8003078:	7812      	ldrb	r2, [r2, #0]
 800307a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800307c:	2311      	movs	r3, #17
 800307e:	18fb      	adds	r3, r7, r3
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d105      	bne.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003086:	4b32      	ldr	r3, [pc, #200]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003088:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800308a:	4b31      	ldr	r3, [pc, #196]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800308c:	4935      	ldr	r1, [pc, #212]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800308e:	400a      	ands	r2, r1
 8003090:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2201      	movs	r2, #1
 8003098:	4013      	ands	r3, r2
 800309a:	d009      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800309c:	4b2c      	ldr	r3, [pc, #176]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800309e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a0:	2203      	movs	r2, #3
 80030a2:	4393      	bics	r3, r2
 80030a4:	0019      	movs	r1, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685a      	ldr	r2, [r3, #4]
 80030aa:	4b29      	ldr	r3, [pc, #164]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030ac:	430a      	orrs	r2, r1
 80030ae:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2220      	movs	r2, #32
 80030b6:	4013      	ands	r3, r2
 80030b8:	d009      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030ba:	4b25      	ldr	r3, [pc, #148]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030be:	4a2a      	ldr	r2, [pc, #168]	@ (8003168 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80030c0:	4013      	ands	r3, r2
 80030c2:	0019      	movs	r1, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	4b21      	ldr	r3, [pc, #132]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030ca:	430a      	orrs	r2, r1
 80030cc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	2380      	movs	r3, #128	@ 0x80
 80030d4:	01db      	lsls	r3, r3, #7
 80030d6:	4013      	ands	r3, r2
 80030d8:	d015      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030da:	4b1d      	ldr	r3, [pc, #116]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	0899      	lsrs	r1, r3, #2
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691a      	ldr	r2, [r3, #16]
 80030e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030e8:	430a      	orrs	r2, r1
 80030ea:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691a      	ldr	r2, [r3, #16]
 80030f0:	2380      	movs	r3, #128	@ 0x80
 80030f2:	05db      	lsls	r3, r3, #23
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d106      	bne.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80030f8:	4b15      	ldr	r3, [pc, #84]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030fa:	68da      	ldr	r2, [r3, #12]
 80030fc:	4b14      	ldr	r3, [pc, #80]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030fe:	2180      	movs	r1, #128	@ 0x80
 8003100:	0249      	lsls	r1, r1, #9
 8003102:	430a      	orrs	r2, r1
 8003104:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	2380      	movs	r3, #128	@ 0x80
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	4013      	ands	r3, r2
 8003110:	d016      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003112:	4b0f      	ldr	r3, [pc, #60]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003116:	4a15      	ldr	r2, [pc, #84]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003118:	4013      	ands	r3, r2
 800311a:	0019      	movs	r1, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	68da      	ldr	r2, [r3, #12]
 8003120:	4b0b      	ldr	r3, [pc, #44]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003122:	430a      	orrs	r2, r1
 8003124:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	68da      	ldr	r2, [r3, #12]
 800312a:	2380      	movs	r3, #128	@ 0x80
 800312c:	01db      	lsls	r3, r3, #7
 800312e:	429a      	cmp	r2, r3
 8003130:	d106      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003132:	4b07      	ldr	r3, [pc, #28]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003134:	68da      	ldr	r2, [r3, #12]
 8003136:	4b06      	ldr	r3, [pc, #24]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003138:	2180      	movs	r1, #128	@ 0x80
 800313a:	0249      	lsls	r1, r1, #9
 800313c:	430a      	orrs	r2, r1
 800313e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003140:	2312      	movs	r3, #18
 8003142:	18fb      	adds	r3, r7, r3
 8003144:	781b      	ldrb	r3, [r3, #0]
}
 8003146:	0018      	movs	r0, r3
 8003148:	46bd      	mov	sp, r7
 800314a:	b006      	add	sp, #24
 800314c:	bd80      	pop	{r7, pc}
 800314e:	46c0      	nop			@ (mov r8, r8)
 8003150:	40021000 	.word	0x40021000
 8003154:	40007000 	.word	0x40007000
 8003158:	fffffcff 	.word	0xfffffcff
 800315c:	fffeffff 	.word	0xfffeffff
 8003160:	00001388 	.word	0x00001388
 8003164:	efffffff 	.word	0xefffffff
 8003168:	ffffcfff 	.word	0xffffcfff
 800316c:	ffff3fff 	.word	0xffff3fff

08003170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e04a      	b.n	8003218 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	223d      	movs	r2, #61	@ 0x3d
 8003186:	5c9b      	ldrb	r3, [r3, r2]
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d107      	bne.n	800319e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	223c      	movs	r2, #60	@ 0x3c
 8003192:	2100      	movs	r1, #0
 8003194:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	0018      	movs	r0, r3
 800319a:	f7fd fedb 	bl	8000f54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	223d      	movs	r2, #61	@ 0x3d
 80031a2:	2102      	movs	r1, #2
 80031a4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	3304      	adds	r3, #4
 80031ae:	0019      	movs	r1, r3
 80031b0:	0010      	movs	r0, r2
 80031b2:	f000 fa81 	bl	80036b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2248      	movs	r2, #72	@ 0x48
 80031ba:	2101      	movs	r1, #1
 80031bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	223e      	movs	r2, #62	@ 0x3e
 80031c2:	2101      	movs	r1, #1
 80031c4:	5499      	strb	r1, [r3, r2]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	223f      	movs	r2, #63	@ 0x3f
 80031ca:	2101      	movs	r1, #1
 80031cc:	5499      	strb	r1, [r3, r2]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2240      	movs	r2, #64	@ 0x40
 80031d2:	2101      	movs	r1, #1
 80031d4:	5499      	strb	r1, [r3, r2]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2241      	movs	r2, #65	@ 0x41
 80031da:	2101      	movs	r1, #1
 80031dc:	5499      	strb	r1, [r3, r2]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2242      	movs	r2, #66	@ 0x42
 80031e2:	2101      	movs	r1, #1
 80031e4:	5499      	strb	r1, [r3, r2]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2243      	movs	r2, #67	@ 0x43
 80031ea:	2101      	movs	r1, #1
 80031ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2244      	movs	r2, #68	@ 0x44
 80031f2:	2101      	movs	r1, #1
 80031f4:	5499      	strb	r1, [r3, r2]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2245      	movs	r2, #69	@ 0x45
 80031fa:	2101      	movs	r1, #1
 80031fc:	5499      	strb	r1, [r3, r2]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2246      	movs	r2, #70	@ 0x46
 8003202:	2101      	movs	r1, #1
 8003204:	5499      	strb	r1, [r3, r2]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2247      	movs	r2, #71	@ 0x47
 800320a:	2101      	movs	r1, #1
 800320c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	223d      	movs	r2, #61	@ 0x3d
 8003212:	2101      	movs	r1, #1
 8003214:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	0018      	movs	r0, r3
 800321a:	46bd      	mov	sp, r7
 800321c:	b002      	add	sp, #8
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	223d      	movs	r2, #61	@ 0x3d
 800322c:	5c9b      	ldrb	r3, [r3, r2]
 800322e:	b2db      	uxtb	r3, r3
 8003230:	2b01      	cmp	r3, #1
 8003232:	d001      	beq.n	8003238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e037      	b.n	80032a8 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	223d      	movs	r2, #61	@ 0x3d
 800323c:	2102      	movs	r1, #2
 800323e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2101      	movs	r1, #1
 800324c:	430a      	orrs	r2, r1
 800324e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a16      	ldr	r2, [pc, #88]	@ (80032b0 <HAL_TIM_Base_Start_IT+0x90>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d004      	beq.n	8003264 <HAL_TIM_Base_Start_IT+0x44>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a15      	ldr	r2, [pc, #84]	@ (80032b4 <HAL_TIM_Base_Start_IT+0x94>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d116      	bne.n	8003292 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	4a13      	ldr	r2, [pc, #76]	@ (80032b8 <HAL_TIM_Base_Start_IT+0x98>)
 800326c:	4013      	ands	r3, r2
 800326e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2b06      	cmp	r3, #6
 8003274:	d016      	beq.n	80032a4 <HAL_TIM_Base_Start_IT+0x84>
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	2380      	movs	r3, #128	@ 0x80
 800327a:	025b      	lsls	r3, r3, #9
 800327c:	429a      	cmp	r2, r3
 800327e:	d011      	beq.n	80032a4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2101      	movs	r1, #1
 800328c:	430a      	orrs	r2, r1
 800328e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003290:	e008      	b.n	80032a4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2101      	movs	r1, #1
 800329e:	430a      	orrs	r2, r1
 80032a0:	601a      	str	r2, [r3, #0]
 80032a2:	e000      	b.n	80032a6 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032a4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	0018      	movs	r0, r3
 80032aa:	46bd      	mov	sp, r7
 80032ac:	b004      	add	sp, #16
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40012c00 	.word	0x40012c00
 80032b4:	40000400 	.word	0x40000400
 80032b8:	00010007 	.word	0x00010007

080032bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2202      	movs	r2, #2
 80032d8:	4013      	ands	r3, r2
 80032da:	d021      	beq.n	8003320 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2202      	movs	r2, #2
 80032e0:	4013      	ands	r3, r2
 80032e2:	d01d      	beq.n	8003320 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2203      	movs	r2, #3
 80032ea:	4252      	negs	r2, r2
 80032ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	2203      	movs	r2, #3
 80032fc:	4013      	ands	r3, r2
 80032fe:	d004      	beq.n	800330a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	0018      	movs	r0, r3
 8003304:	f000 f9c0 	bl	8003688 <HAL_TIM_IC_CaptureCallback>
 8003308:	e007      	b.n	800331a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	0018      	movs	r0, r3
 800330e:	f000 f9b3 	bl	8003678 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	0018      	movs	r0, r3
 8003316:	f000 f9bf 	bl	8003698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	2204      	movs	r2, #4
 8003324:	4013      	ands	r3, r2
 8003326:	d022      	beq.n	800336e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2204      	movs	r2, #4
 800332c:	4013      	ands	r3, r2
 800332e:	d01e      	beq.n	800336e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2205      	movs	r2, #5
 8003336:	4252      	negs	r2, r2
 8003338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2202      	movs	r2, #2
 800333e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	699a      	ldr	r2, [r3, #24]
 8003346:	23c0      	movs	r3, #192	@ 0xc0
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4013      	ands	r3, r2
 800334c:	d004      	beq.n	8003358 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	0018      	movs	r0, r3
 8003352:	f000 f999 	bl	8003688 <HAL_TIM_IC_CaptureCallback>
 8003356:	e007      	b.n	8003368 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	0018      	movs	r0, r3
 800335c:	f000 f98c 	bl	8003678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	0018      	movs	r0, r3
 8003364:	f000 f998 	bl	8003698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	2208      	movs	r2, #8
 8003372:	4013      	ands	r3, r2
 8003374:	d021      	beq.n	80033ba <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2208      	movs	r2, #8
 800337a:	4013      	ands	r3, r2
 800337c:	d01d      	beq.n	80033ba <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2209      	movs	r2, #9
 8003384:	4252      	negs	r2, r2
 8003386:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2204      	movs	r2, #4
 800338c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	2203      	movs	r2, #3
 8003396:	4013      	ands	r3, r2
 8003398:	d004      	beq.n	80033a4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	0018      	movs	r0, r3
 800339e:	f000 f973 	bl	8003688 <HAL_TIM_IC_CaptureCallback>
 80033a2:	e007      	b.n	80033b4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	0018      	movs	r0, r3
 80033a8:	f000 f966 	bl	8003678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	0018      	movs	r0, r3
 80033b0:	f000 f972 	bl	8003698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2210      	movs	r2, #16
 80033be:	4013      	ands	r3, r2
 80033c0:	d022      	beq.n	8003408 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2210      	movs	r2, #16
 80033c6:	4013      	ands	r3, r2
 80033c8:	d01e      	beq.n	8003408 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2211      	movs	r2, #17
 80033d0:	4252      	negs	r2, r2
 80033d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2208      	movs	r2, #8
 80033d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	69da      	ldr	r2, [r3, #28]
 80033e0:	23c0      	movs	r3, #192	@ 0xc0
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4013      	ands	r3, r2
 80033e6:	d004      	beq.n	80033f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	0018      	movs	r0, r3
 80033ec:	f000 f94c 	bl	8003688 <HAL_TIM_IC_CaptureCallback>
 80033f0:	e007      	b.n	8003402 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	0018      	movs	r0, r3
 80033f6:	f000 f93f 	bl	8003678 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	0018      	movs	r0, r3
 80033fe:	f000 f94b 	bl	8003698 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2201      	movs	r2, #1
 800340c:	4013      	ands	r3, r2
 800340e:	d00c      	beq.n	800342a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2201      	movs	r2, #1
 8003414:	4013      	ands	r3, r2
 8003416:	d008      	beq.n	800342a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2202      	movs	r2, #2
 800341e:	4252      	negs	r2, r2
 8003420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	0018      	movs	r0, r3
 8003426:	f7fd fcc7 	bl	8000db8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2280      	movs	r2, #128	@ 0x80
 800342e:	4013      	ands	r3, r2
 8003430:	d104      	bne.n	800343c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	2380      	movs	r3, #128	@ 0x80
 8003436:	019b      	lsls	r3, r3, #6
 8003438:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800343a:	d00b      	beq.n	8003454 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2280      	movs	r2, #128	@ 0x80
 8003440:	4013      	ands	r3, r2
 8003442:	d007      	beq.n	8003454 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a1e      	ldr	r2, [pc, #120]	@ (80034c4 <HAL_TIM_IRQHandler+0x208>)
 800344a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	0018      	movs	r0, r3
 8003450:	f000 fab2 	bl	80039b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	2380      	movs	r3, #128	@ 0x80
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	4013      	ands	r3, r2
 800345c:	d00b      	beq.n	8003476 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2280      	movs	r2, #128	@ 0x80
 8003462:	4013      	ands	r3, r2
 8003464:	d007      	beq.n	8003476 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a17      	ldr	r2, [pc, #92]	@ (80034c8 <HAL_TIM_IRQHandler+0x20c>)
 800346c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	0018      	movs	r0, r3
 8003472:	f000 faa9 	bl	80039c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	2240      	movs	r2, #64	@ 0x40
 800347a:	4013      	ands	r3, r2
 800347c:	d00c      	beq.n	8003498 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2240      	movs	r2, #64	@ 0x40
 8003482:	4013      	ands	r3, r2
 8003484:	d008      	beq.n	8003498 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2241      	movs	r2, #65	@ 0x41
 800348c:	4252      	negs	r2, r2
 800348e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	0018      	movs	r0, r3
 8003494:	f000 f908 	bl	80036a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	2220      	movs	r2, #32
 800349c:	4013      	ands	r3, r2
 800349e:	d00c      	beq.n	80034ba <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2220      	movs	r2, #32
 80034a4:	4013      	ands	r3, r2
 80034a6:	d008      	beq.n	80034ba <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2221      	movs	r2, #33	@ 0x21
 80034ae:	4252      	negs	r2, r2
 80034b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	0018      	movs	r0, r3
 80034b6:	f000 fa77 	bl	80039a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034ba:	46c0      	nop			@ (mov r8, r8)
 80034bc:	46bd      	mov	sp, r7
 80034be:	b004      	add	sp, #16
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	46c0      	nop			@ (mov r8, r8)
 80034c4:	ffffdf7f 	.word	0xffffdf7f
 80034c8:	fffffeff 	.word	0xfffffeff

080034cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034d6:	230f      	movs	r3, #15
 80034d8:	18fb      	adds	r3, r7, r3
 80034da:	2200      	movs	r2, #0
 80034dc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	223c      	movs	r2, #60	@ 0x3c
 80034e2:	5c9b      	ldrb	r3, [r3, r2]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d101      	bne.n	80034ec <HAL_TIM_ConfigClockSource+0x20>
 80034e8:	2302      	movs	r3, #2
 80034ea:	e0bc      	b.n	8003666 <HAL_TIM_ConfigClockSource+0x19a>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	223c      	movs	r2, #60	@ 0x3c
 80034f0:	2101      	movs	r1, #1
 80034f2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	223d      	movs	r2, #61	@ 0x3d
 80034f8:	2102      	movs	r1, #2
 80034fa:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	4a5a      	ldr	r2, [pc, #360]	@ (8003670 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003508:	4013      	ands	r3, r2
 800350a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4a59      	ldr	r2, [pc, #356]	@ (8003674 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003510:	4013      	ands	r3, r2
 8003512:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68ba      	ldr	r2, [r7, #8]
 800351a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2280      	movs	r2, #128	@ 0x80
 8003522:	0192      	lsls	r2, r2, #6
 8003524:	4293      	cmp	r3, r2
 8003526:	d040      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0xde>
 8003528:	2280      	movs	r2, #128	@ 0x80
 800352a:	0192      	lsls	r2, r2, #6
 800352c:	4293      	cmp	r3, r2
 800352e:	d900      	bls.n	8003532 <HAL_TIM_ConfigClockSource+0x66>
 8003530:	e088      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
 8003532:	2280      	movs	r2, #128	@ 0x80
 8003534:	0152      	lsls	r2, r2, #5
 8003536:	4293      	cmp	r3, r2
 8003538:	d100      	bne.n	800353c <HAL_TIM_ConfigClockSource+0x70>
 800353a:	e088      	b.n	800364e <HAL_TIM_ConfigClockSource+0x182>
 800353c:	2280      	movs	r2, #128	@ 0x80
 800353e:	0152      	lsls	r2, r2, #5
 8003540:	4293      	cmp	r3, r2
 8003542:	d900      	bls.n	8003546 <HAL_TIM_ConfigClockSource+0x7a>
 8003544:	e07e      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
 8003546:	2b70      	cmp	r3, #112	@ 0x70
 8003548:	d018      	beq.n	800357c <HAL_TIM_ConfigClockSource+0xb0>
 800354a:	d900      	bls.n	800354e <HAL_TIM_ConfigClockSource+0x82>
 800354c:	e07a      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
 800354e:	2b60      	cmp	r3, #96	@ 0x60
 8003550:	d04f      	beq.n	80035f2 <HAL_TIM_ConfigClockSource+0x126>
 8003552:	d900      	bls.n	8003556 <HAL_TIM_ConfigClockSource+0x8a>
 8003554:	e076      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
 8003556:	2b50      	cmp	r3, #80	@ 0x50
 8003558:	d03b      	beq.n	80035d2 <HAL_TIM_ConfigClockSource+0x106>
 800355a:	d900      	bls.n	800355e <HAL_TIM_ConfigClockSource+0x92>
 800355c:	e072      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
 800355e:	2b40      	cmp	r3, #64	@ 0x40
 8003560:	d057      	beq.n	8003612 <HAL_TIM_ConfigClockSource+0x146>
 8003562:	d900      	bls.n	8003566 <HAL_TIM_ConfigClockSource+0x9a>
 8003564:	e06e      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
 8003566:	2b30      	cmp	r3, #48	@ 0x30
 8003568:	d063      	beq.n	8003632 <HAL_TIM_ConfigClockSource+0x166>
 800356a:	d86b      	bhi.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
 800356c:	2b20      	cmp	r3, #32
 800356e:	d060      	beq.n	8003632 <HAL_TIM_ConfigClockSource+0x166>
 8003570:	d868      	bhi.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
 8003572:	2b00      	cmp	r3, #0
 8003574:	d05d      	beq.n	8003632 <HAL_TIM_ConfigClockSource+0x166>
 8003576:	2b10      	cmp	r3, #16
 8003578:	d05b      	beq.n	8003632 <HAL_TIM_ConfigClockSource+0x166>
 800357a:	e063      	b.n	8003644 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800358c:	f000 f98a 	bl	80038a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2277      	movs	r2, #119	@ 0x77
 800359c:	4313      	orrs	r3, r2
 800359e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	609a      	str	r2, [r3, #8]
      break;
 80035a8:	e052      	b.n	8003650 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80035ba:	f000 f973 	bl	80038a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2180      	movs	r1, #128	@ 0x80
 80035ca:	01c9      	lsls	r1, r1, #7
 80035cc:	430a      	orrs	r2, r1
 80035ce:	609a      	str	r2, [r3, #8]
      break;
 80035d0:	e03e      	b.n	8003650 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035de:	001a      	movs	r2, r3
 80035e0:	f000 f8e4 	bl	80037ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2150      	movs	r1, #80	@ 0x50
 80035ea:	0018      	movs	r0, r3
 80035ec:	f000 f93e 	bl	800386c <TIM_ITRx_SetConfig>
      break;
 80035f0:	e02e      	b.n	8003650 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80035fe:	001a      	movs	r2, r3
 8003600:	f000 f902 	bl	8003808 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2160      	movs	r1, #96	@ 0x60
 800360a:	0018      	movs	r0, r3
 800360c:	f000 f92e 	bl	800386c <TIM_ITRx_SetConfig>
      break;
 8003610:	e01e      	b.n	8003650 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800361e:	001a      	movs	r2, r3
 8003620:	f000 f8c4 	bl	80037ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2140      	movs	r1, #64	@ 0x40
 800362a:	0018      	movs	r0, r3
 800362c:	f000 f91e 	bl	800386c <TIM_ITRx_SetConfig>
      break;
 8003630:	e00e      	b.n	8003650 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	0019      	movs	r1, r3
 800363c:	0010      	movs	r0, r2
 800363e:	f000 f915 	bl	800386c <TIM_ITRx_SetConfig>
      break;
 8003642:	e005      	b.n	8003650 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003644:	230f      	movs	r3, #15
 8003646:	18fb      	adds	r3, r7, r3
 8003648:	2201      	movs	r2, #1
 800364a:	701a      	strb	r2, [r3, #0]
      break;
 800364c:	e000      	b.n	8003650 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800364e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	223d      	movs	r2, #61	@ 0x3d
 8003654:	2101      	movs	r1, #1
 8003656:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	223c      	movs	r2, #60	@ 0x3c
 800365c:	2100      	movs	r1, #0
 800365e:	5499      	strb	r1, [r3, r2]

  return status;
 8003660:	230f      	movs	r3, #15
 8003662:	18fb      	adds	r3, r7, r3
 8003664:	781b      	ldrb	r3, [r3, #0]
}
 8003666:	0018      	movs	r0, r3
 8003668:	46bd      	mov	sp, r7
 800366a:	b004      	add	sp, #16
 800366c:	bd80      	pop	{r7, pc}
 800366e:	46c0      	nop			@ (mov r8, r8)
 8003670:	ffceff88 	.word	0xffceff88
 8003674:	ffff00ff 	.word	0xffff00ff

08003678 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003680:	46c0      	nop			@ (mov r8, r8)
 8003682:	46bd      	mov	sp, r7
 8003684:	b002      	add	sp, #8
 8003686:	bd80      	pop	{r7, pc}

08003688 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003690:	46c0      	nop			@ (mov r8, r8)
 8003692:	46bd      	mov	sp, r7
 8003694:	b002      	add	sp, #8
 8003696:	bd80      	pop	{r7, pc}

08003698 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036a0:	46c0      	nop			@ (mov r8, r8)
 80036a2:	46bd      	mov	sp, r7
 80036a4:	b002      	add	sp, #8
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036b0:	46c0      	nop			@ (mov r8, r8)
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b002      	add	sp, #8
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a32      	ldr	r2, [pc, #200]	@ (8003794 <TIM_Base_SetConfig+0xdc>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d003      	beq.n	80036d8 <TIM_Base_SetConfig+0x20>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a31      	ldr	r2, [pc, #196]	@ (8003798 <TIM_Base_SetConfig+0xe0>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d108      	bne.n	80036ea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2270      	movs	r2, #112	@ 0x70
 80036dc:	4393      	bics	r3, r2
 80036de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a29      	ldr	r2, [pc, #164]	@ (8003794 <TIM_Base_SetConfig+0xdc>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d00f      	beq.n	8003712 <TIM_Base_SetConfig+0x5a>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a28      	ldr	r2, [pc, #160]	@ (8003798 <TIM_Base_SetConfig+0xe0>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d00b      	beq.n	8003712 <TIM_Base_SetConfig+0x5a>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a27      	ldr	r2, [pc, #156]	@ (800379c <TIM_Base_SetConfig+0xe4>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d007      	beq.n	8003712 <TIM_Base_SetConfig+0x5a>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a26      	ldr	r2, [pc, #152]	@ (80037a0 <TIM_Base_SetConfig+0xe8>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d003      	beq.n	8003712 <TIM_Base_SetConfig+0x5a>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a25      	ldr	r2, [pc, #148]	@ (80037a4 <TIM_Base_SetConfig+0xec>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d108      	bne.n	8003724 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	4a24      	ldr	r2, [pc, #144]	@ (80037a8 <TIM_Base_SetConfig+0xf0>)
 8003716:	4013      	ands	r3, r2
 8003718:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	4313      	orrs	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2280      	movs	r2, #128	@ 0x80
 8003728:	4393      	bics	r3, r2
 800372a:	001a      	movs	r2, r3
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a11      	ldr	r2, [pc, #68]	@ (8003794 <TIM_Base_SetConfig+0xdc>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d007      	beq.n	8003762 <TIM_Base_SetConfig+0xaa>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a12      	ldr	r2, [pc, #72]	@ (80037a0 <TIM_Base_SetConfig+0xe8>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d003      	beq.n	8003762 <TIM_Base_SetConfig+0xaa>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a11      	ldr	r2, [pc, #68]	@ (80037a4 <TIM_Base_SetConfig+0xec>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d103      	bne.n	800376a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	691a      	ldr	r2, [r3, #16]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2201      	movs	r2, #1
 800376e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	2201      	movs	r2, #1
 8003776:	4013      	ands	r3, r2
 8003778:	2b01      	cmp	r3, #1
 800377a:	d106      	bne.n	800378a <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	2201      	movs	r2, #1
 8003782:	4393      	bics	r3, r2
 8003784:	001a      	movs	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	611a      	str	r2, [r3, #16]
  }
}
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	46bd      	mov	sp, r7
 800378e:	b004      	add	sp, #16
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			@ (mov r8, r8)
 8003794:	40012c00 	.word	0x40012c00
 8003798:	40000400 	.word	0x40000400
 800379c:	40002000 	.word	0x40002000
 80037a0:	40014400 	.word	0x40014400
 80037a4:	40014800 	.word	0x40014800
 80037a8:	fffffcff 	.word	0xfffffcff

080037ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	2201      	movs	r2, #1
 80037c4:	4393      	bics	r3, r2
 80037c6:	001a      	movs	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	22f0      	movs	r2, #240	@ 0xf0
 80037d6:	4393      	bics	r3, r2
 80037d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	011b      	lsls	r3, r3, #4
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	220a      	movs	r2, #10
 80037e8:	4393      	bics	r3, r2
 80037ea:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	621a      	str	r2, [r3, #32]
}
 8003800:	46c0      	nop			@ (mov r8, r8)
 8003802:	46bd      	mov	sp, r7
 8003804:	b006      	add	sp, #24
 8003806:	bd80      	pop	{r7, pc}

08003808 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	2210      	movs	r2, #16
 8003820:	4393      	bics	r3, r2
 8003822:	001a      	movs	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	4a0d      	ldr	r2, [pc, #52]	@ (8003868 <TIM_TI2_ConfigInputStage+0x60>)
 8003832:	4013      	ands	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	031b      	lsls	r3, r3, #12
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	22a0      	movs	r2, #160	@ 0xa0
 8003844:	4393      	bics	r3, r2
 8003846:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	011b      	lsls	r3, r3, #4
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	4313      	orrs	r3, r2
 8003850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	621a      	str	r2, [r3, #32]
}
 800385e:	46c0      	nop			@ (mov r8, r8)
 8003860:	46bd      	mov	sp, r7
 8003862:	b006      	add	sp, #24
 8003864:	bd80      	pop	{r7, pc}
 8003866:	46c0      	nop			@ (mov r8, r8)
 8003868:	ffff0fff 	.word	0xffff0fff

0800386c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	4a08      	ldr	r2, [pc, #32]	@ (80038a0 <TIM_ITRx_SetConfig+0x34>)
 8003880:	4013      	ands	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4313      	orrs	r3, r2
 800388a:	2207      	movs	r2, #7
 800388c:	4313      	orrs	r3, r2
 800388e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	609a      	str	r2, [r3, #8]
}
 8003896:	46c0      	nop			@ (mov r8, r8)
 8003898:	46bd      	mov	sp, r7
 800389a:	b004      	add	sp, #16
 800389c:	bd80      	pop	{r7, pc}
 800389e:	46c0      	nop			@ (mov r8, r8)
 80038a0:	ffcfff8f 	.word	0xffcfff8f

080038a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
 80038b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	4a09      	ldr	r2, [pc, #36]	@ (80038e0 <TIM_ETR_SetConfig+0x3c>)
 80038bc:	4013      	ands	r3, r2
 80038be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	021a      	lsls	r2, r3, #8
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	431a      	orrs	r2, r3
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	609a      	str	r2, [r3, #8]
}
 80038d8:	46c0      	nop			@ (mov r8, r8)
 80038da:	46bd      	mov	sp, r7
 80038dc:	b006      	add	sp, #24
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	ffff00ff 	.word	0xffff00ff

080038e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	223c      	movs	r2, #60	@ 0x3c
 80038f2:	5c9b      	ldrb	r3, [r3, r2]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d101      	bne.n	80038fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038f8:	2302      	movs	r3, #2
 80038fa:	e04a      	b.n	8003992 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	223c      	movs	r2, #60	@ 0x3c
 8003900:	2101      	movs	r1, #1
 8003902:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	223d      	movs	r2, #61	@ 0x3d
 8003908:	2102      	movs	r1, #2
 800390a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a1e      	ldr	r2, [pc, #120]	@ (800399c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d108      	bne.n	8003938 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	4a1d      	ldr	r2, [pc, #116]	@ (80039a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800392a:	4013      	ands	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	4313      	orrs	r3, r2
 8003936:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2270      	movs	r2, #112	@ 0x70
 800393c:	4393      	bics	r3, r2
 800393e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	4313      	orrs	r3, r2
 8003948:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a11      	ldr	r2, [pc, #68]	@ (800399c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d004      	beq.n	8003966 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a10      	ldr	r2, [pc, #64]	@ (80039a4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d10c      	bne.n	8003980 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2280      	movs	r2, #128	@ 0x80
 800396a:	4393      	bics	r3, r2
 800396c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	4313      	orrs	r3, r2
 8003976:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	223d      	movs	r2, #61	@ 0x3d
 8003984:	2101      	movs	r1, #1
 8003986:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	223c      	movs	r2, #60	@ 0x3c
 800398c:	2100      	movs	r1, #0
 800398e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	0018      	movs	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	b004      	add	sp, #16
 8003998:	bd80      	pop	{r7, pc}
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	40012c00 	.word	0x40012c00
 80039a0:	ff0fffff 	.word	0xff0fffff
 80039a4:	40000400 	.word	0x40000400

080039a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039b0:	46c0      	nop			@ (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b002      	add	sp, #8
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039c0:	46c0      	nop			@ (mov r8, r8)
 80039c2:	46bd      	mov	sp, r7
 80039c4:	b002      	add	sp, #8
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80039d0:	46c0      	nop			@ (mov r8, r8)
 80039d2:	46bd      	mov	sp, r7
 80039d4:	b002      	add	sp, #8
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e046      	b.n	8003a78 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2288      	movs	r2, #136	@ 0x88
 80039ee:	589b      	ldr	r3, [r3, r2]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d107      	bne.n	8003a04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2284      	movs	r2, #132	@ 0x84
 80039f8:	2100      	movs	r1, #0
 80039fa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	0018      	movs	r0, r3
 8003a00:	f7fd face 	bl	8000fa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2288      	movs	r2, #136	@ 0x88
 8003a08:	2124      	movs	r1, #36	@ 0x24
 8003a0a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2101      	movs	r1, #1
 8003a18:	438a      	bics	r2, r1
 8003a1a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d003      	beq.n	8003a2c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	0018      	movs	r0, r3
 8003a28:	f000 faac 	bl	8003f84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	0018      	movs	r0, r3
 8003a30:	f000 f93e 	bl	8003cb0 <UART_SetConfig>
 8003a34:	0003      	movs	r3, r0
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d101      	bne.n	8003a3e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e01c      	b.n	8003a78 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	490d      	ldr	r1, [pc, #52]	@ (8003a80 <HAL_UART_Init+0xa8>)
 8003a4a:	400a      	ands	r2, r1
 8003a4c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	212a      	movs	r1, #42	@ 0x2a
 8003a5a:	438a      	bics	r2, r1
 8003a5c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2101      	movs	r1, #1
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	0018      	movs	r0, r3
 8003a72:	f000 fb3b 	bl	80040ec <UART_CheckIdleState>
 8003a76:	0003      	movs	r3, r0
}
 8003a78:	0018      	movs	r0, r3
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b002      	add	sp, #8
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	ffffb7ff 	.word	0xffffb7ff

08003a84 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	@ 0x28
 8003a88:	af02      	add	r7, sp, #8
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	603b      	str	r3, [r7, #0]
 8003a90:	1dbb      	adds	r3, r7, #6
 8003a92:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2288      	movs	r2, #136	@ 0x88
 8003a98:	589b      	ldr	r3, [r3, r2]
 8003a9a:	2b20      	cmp	r3, #32
 8003a9c:	d000      	beq.n	8003aa0 <HAL_UART_Transmit+0x1c>
 8003a9e:	e090      	b.n	8003bc2 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_UART_Transmit+0x2a>
 8003aa6:	1dbb      	adds	r3, r7, #6
 8003aa8:	881b      	ldrh	r3, [r3, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e088      	b.n	8003bc4 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	2380      	movs	r3, #128	@ 0x80
 8003ab8:	015b      	lsls	r3, r3, #5
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d109      	bne.n	8003ad2 <HAL_UART_Transmit+0x4e>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d105      	bne.n	8003ad2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	4013      	ands	r3, r2
 8003acc:	d001      	beq.n	8003ad2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e078      	b.n	8003bc4 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2290      	movs	r2, #144	@ 0x90
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2288      	movs	r2, #136	@ 0x88
 8003ade:	2121      	movs	r1, #33	@ 0x21
 8003ae0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ae2:	f7fd fc15 	bl	8001310 <HAL_GetTick>
 8003ae6:	0003      	movs	r3, r0
 8003ae8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	1dba      	adds	r2, r7, #6
 8003aee:	2154      	movs	r1, #84	@ 0x54
 8003af0:	8812      	ldrh	r2, [r2, #0]
 8003af2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	1dba      	adds	r2, r7, #6
 8003af8:	2156      	movs	r1, #86	@ 0x56
 8003afa:	8812      	ldrh	r2, [r2, #0]
 8003afc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	689a      	ldr	r2, [r3, #8]
 8003b02:	2380      	movs	r3, #128	@ 0x80
 8003b04:	015b      	lsls	r3, r3, #5
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d108      	bne.n	8003b1c <HAL_UART_Transmit+0x98>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d104      	bne.n	8003b1c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003b12:	2300      	movs	r3, #0
 8003b14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	61bb      	str	r3, [r7, #24]
 8003b1a:	e003      	b.n	8003b24 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b20:	2300      	movs	r3, #0
 8003b22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b24:	e030      	b.n	8003b88 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b26:	697a      	ldr	r2, [r7, #20]
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	9300      	str	r3, [sp, #0]
 8003b2e:	0013      	movs	r3, r2
 8003b30:	2200      	movs	r2, #0
 8003b32:	2180      	movs	r1, #128	@ 0x80
 8003b34:	f000 fb84 	bl	8004240 <UART_WaitOnFlagUntilTimeout>
 8003b38:	1e03      	subs	r3, r0, #0
 8003b3a:	d005      	beq.n	8003b48 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2288      	movs	r2, #136	@ 0x88
 8003b40:	2120      	movs	r1, #32
 8003b42:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e03d      	b.n	8003bc4 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10b      	bne.n	8003b66 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	881b      	ldrh	r3, [r3, #0]
 8003b52:	001a      	movs	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	05d2      	lsls	r2, r2, #23
 8003b5a:	0dd2      	lsrs	r2, r2, #23
 8003b5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	3302      	adds	r3, #2
 8003b62:	61bb      	str	r3, [r7, #24]
 8003b64:	e007      	b.n	8003b76 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	781a      	ldrb	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	3301      	adds	r3, #1
 8003b74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2256      	movs	r2, #86	@ 0x56
 8003b7a:	5a9b      	ldrh	r3, [r3, r2]
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b299      	uxth	r1, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2256      	movs	r2, #86	@ 0x56
 8003b86:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2256      	movs	r2, #86	@ 0x56
 8003b8c:	5a9b      	ldrh	r3, [r3, r2]
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1c8      	bne.n	8003b26 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	0013      	movs	r3, r2
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	2140      	movs	r1, #64	@ 0x40
 8003ba2:	f000 fb4d 	bl	8004240 <UART_WaitOnFlagUntilTimeout>
 8003ba6:	1e03      	subs	r3, r0, #0
 8003ba8:	d005      	beq.n	8003bb6 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2288      	movs	r2, #136	@ 0x88
 8003bae:	2120      	movs	r1, #32
 8003bb0:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e006      	b.n	8003bc4 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2288      	movs	r2, #136	@ 0x88
 8003bba:	2120      	movs	r1, #32
 8003bbc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	e000      	b.n	8003bc4 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003bc2:	2302      	movs	r3, #2
  }
}
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	b008      	add	sp, #32
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	1dbb      	adds	r3, r7, #6
 8003bd8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	228c      	movs	r2, #140	@ 0x8c
 8003bde:	589b      	ldr	r3, [r3, r2]
 8003be0:	2b20      	cmp	r3, #32
 8003be2:	d145      	bne.n	8003c70 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_UART_Receive_IT+0x26>
 8003bea:	1dbb      	adds	r3, r7, #6
 8003bec:	881b      	ldrh	r3, [r3, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e03d      	b.n	8003c72 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	689a      	ldr	r2, [r3, #8]
 8003bfa:	2380      	movs	r3, #128	@ 0x80
 8003bfc:	015b      	lsls	r3, r3, #5
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d109      	bne.n	8003c16 <HAL_UART_Receive_IT+0x4a>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d105      	bne.n	8003c16 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	4013      	ands	r3, r2
 8003c10:	d001      	beq.n	8003c16 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e02d      	b.n	8003c72 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	2380      	movs	r3, #128	@ 0x80
 8003c24:	041b      	lsls	r3, r3, #16
 8003c26:	4013      	ands	r3, r2
 8003c28:	d019      	beq.n	8003c5e <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c2e:	613b      	str	r3, [r7, #16]
  return(result);
 8003c30:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003c32:	61fb      	str	r3, [r7, #28]
 8003c34:	2301      	movs	r3, #1
 8003c36:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	f383 8810 	msr	PRIMASK, r3
}
 8003c3e:	46c0      	nop			@ (mov r8, r8)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2180      	movs	r1, #128	@ 0x80
 8003c4c:	04c9      	lsls	r1, r1, #19
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	f383 8810 	msr	PRIMASK, r3
}
 8003c5c:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003c5e:	1dbb      	adds	r3, r7, #6
 8003c60:	881a      	ldrh	r2, [r3, #0]
 8003c62:	68b9      	ldr	r1, [r7, #8]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	0018      	movs	r0, r3
 8003c68:	f000 fb5a 	bl	8004320 <UART_Start_Receive_IT>
 8003c6c:	0003      	movs	r3, r0
 8003c6e:	e000      	b.n	8003c72 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8003c70:	2302      	movs	r3, #2
  }
}
 8003c72:	0018      	movs	r0, r3
 8003c74:	46bd      	mov	sp, r7
 8003c76:	b008      	add	sp, #32
 8003c78:	bd80      	pop	{r7, pc}

08003c7a <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b082      	sub	sp, #8
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003c82:	46c0      	nop			@ (mov r8, r8)
 8003c84:	46bd      	mov	sp, r7
 8003c86:	b002      	add	sp, #8
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b082      	sub	sp, #8
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003c92:	46c0      	nop			@ (mov r8, r8)
 8003c94:	46bd      	mov	sp, r7
 8003c96:	b002      	add	sp, #8
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b082      	sub	sp, #8
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
 8003ca2:	000a      	movs	r2, r1
 8003ca4:	1cbb      	adds	r3, r7, #2
 8003ca6:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ca8:	46c0      	nop			@ (mov r8, r8)
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b002      	add	sp, #8
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cb8:	231a      	movs	r3, #26
 8003cba:	18fb      	adds	r3, r7, r3
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4aa1      	ldr	r2, [pc, #644]	@ (8003f64 <UART_SetConfig+0x2b4>)
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	69fa      	ldr	r2, [r7, #28]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	4a9c      	ldr	r2, [pc, #624]	@ (8003f68 <UART_SetConfig+0x2b8>)
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	0019      	movs	r1, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	430a      	orrs	r2, r1
 8003d04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a1b      	ldr	r3, [r3, #32]
 8003d10:	69fa      	ldr	r2, [r7, #28]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	4a93      	ldr	r2, [pc, #588]	@ (8003f6c <UART_SetConfig+0x2bc>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	0019      	movs	r1, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	69fa      	ldr	r2, [r7, #28]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d32:	220f      	movs	r2, #15
 8003d34:	4393      	bics	r3, r2
 8003d36:	0019      	movs	r1, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a89      	ldr	r2, [pc, #548]	@ (8003f70 <UART_SetConfig+0x2c0>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d127      	bne.n	8003d9e <UART_SetConfig+0xee>
 8003d4e:	4b89      	ldr	r3, [pc, #548]	@ (8003f74 <UART_SetConfig+0x2c4>)
 8003d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d52:	2203      	movs	r2, #3
 8003d54:	4013      	ands	r3, r2
 8003d56:	2b03      	cmp	r3, #3
 8003d58:	d017      	beq.n	8003d8a <UART_SetConfig+0xda>
 8003d5a:	d81b      	bhi.n	8003d94 <UART_SetConfig+0xe4>
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d00a      	beq.n	8003d76 <UART_SetConfig+0xc6>
 8003d60:	d818      	bhi.n	8003d94 <UART_SetConfig+0xe4>
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d002      	beq.n	8003d6c <UART_SetConfig+0xbc>
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d00a      	beq.n	8003d80 <UART_SetConfig+0xd0>
 8003d6a:	e013      	b.n	8003d94 <UART_SetConfig+0xe4>
 8003d6c:	231b      	movs	r3, #27
 8003d6e:	18fb      	adds	r3, r7, r3
 8003d70:	2200      	movs	r2, #0
 8003d72:	701a      	strb	r2, [r3, #0]
 8003d74:	e021      	b.n	8003dba <UART_SetConfig+0x10a>
 8003d76:	231b      	movs	r3, #27
 8003d78:	18fb      	adds	r3, r7, r3
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	701a      	strb	r2, [r3, #0]
 8003d7e:	e01c      	b.n	8003dba <UART_SetConfig+0x10a>
 8003d80:	231b      	movs	r3, #27
 8003d82:	18fb      	adds	r3, r7, r3
 8003d84:	2204      	movs	r2, #4
 8003d86:	701a      	strb	r2, [r3, #0]
 8003d88:	e017      	b.n	8003dba <UART_SetConfig+0x10a>
 8003d8a:	231b      	movs	r3, #27
 8003d8c:	18fb      	adds	r3, r7, r3
 8003d8e:	2208      	movs	r2, #8
 8003d90:	701a      	strb	r2, [r3, #0]
 8003d92:	e012      	b.n	8003dba <UART_SetConfig+0x10a>
 8003d94:	231b      	movs	r3, #27
 8003d96:	18fb      	adds	r3, r7, r3
 8003d98:	2210      	movs	r2, #16
 8003d9a:	701a      	strb	r2, [r3, #0]
 8003d9c:	e00d      	b.n	8003dba <UART_SetConfig+0x10a>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a75      	ldr	r2, [pc, #468]	@ (8003f78 <UART_SetConfig+0x2c8>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d104      	bne.n	8003db2 <UART_SetConfig+0x102>
 8003da8:	231b      	movs	r3, #27
 8003daa:	18fb      	adds	r3, r7, r3
 8003dac:	2200      	movs	r2, #0
 8003dae:	701a      	strb	r2, [r3, #0]
 8003db0:	e003      	b.n	8003dba <UART_SetConfig+0x10a>
 8003db2:	231b      	movs	r3, #27
 8003db4:	18fb      	adds	r3, r7, r3
 8003db6:	2210      	movs	r2, #16
 8003db8:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	69da      	ldr	r2, [r3, #28]
 8003dbe:	2380      	movs	r3, #128	@ 0x80
 8003dc0:	021b      	lsls	r3, r3, #8
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d000      	beq.n	8003dc8 <UART_SetConfig+0x118>
 8003dc6:	e065      	b.n	8003e94 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8003dc8:	231b      	movs	r3, #27
 8003dca:	18fb      	adds	r3, r7, r3
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d015      	beq.n	8003dfe <UART_SetConfig+0x14e>
 8003dd2:	dc18      	bgt.n	8003e06 <UART_SetConfig+0x156>
 8003dd4:	2b04      	cmp	r3, #4
 8003dd6:	d00d      	beq.n	8003df4 <UART_SetConfig+0x144>
 8003dd8:	dc15      	bgt.n	8003e06 <UART_SetConfig+0x156>
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d002      	beq.n	8003de4 <UART_SetConfig+0x134>
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d005      	beq.n	8003dee <UART_SetConfig+0x13e>
 8003de2:	e010      	b.n	8003e06 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003de4:	f7ff f888 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 8003de8:	0003      	movs	r3, r0
 8003dea:	617b      	str	r3, [r7, #20]
        break;
 8003dec:	e012      	b.n	8003e14 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dee:	4b63      	ldr	r3, [pc, #396]	@ (8003f7c <UART_SetConfig+0x2cc>)
 8003df0:	617b      	str	r3, [r7, #20]
        break;
 8003df2:	e00f      	b.n	8003e14 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003df4:	f7fe fff6 	bl	8002de4 <HAL_RCC_GetSysClockFreq>
 8003df8:	0003      	movs	r3, r0
 8003dfa:	617b      	str	r3, [r7, #20]
        break;
 8003dfc:	e00a      	b.n	8003e14 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dfe:	2380      	movs	r3, #128	@ 0x80
 8003e00:	021b      	lsls	r3, r3, #8
 8003e02:	617b      	str	r3, [r7, #20]
        break;
 8003e04:	e006      	b.n	8003e14 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003e0a:	231a      	movs	r3, #26
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	2201      	movs	r2, #1
 8003e10:	701a      	strb	r2, [r3, #0]
        break;
 8003e12:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d100      	bne.n	8003e1c <UART_SetConfig+0x16c>
 8003e1a:	e08d      	b.n	8003f38 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e20:	4b57      	ldr	r3, [pc, #348]	@ (8003f80 <UART_SetConfig+0x2d0>)
 8003e22:	0052      	lsls	r2, r2, #1
 8003e24:	5ad3      	ldrh	r3, [r2, r3]
 8003e26:	0019      	movs	r1, r3
 8003e28:	6978      	ldr	r0, [r7, #20]
 8003e2a:	f7fc f97b 	bl	8000124 <__udivsi3>
 8003e2e:	0003      	movs	r3, r0
 8003e30:	005a      	lsls	r2, r3, #1
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	085b      	lsrs	r3, r3, #1
 8003e38:	18d2      	adds	r2, r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	0019      	movs	r1, r3
 8003e40:	0010      	movs	r0, r2
 8003e42:	f7fc f96f 	bl	8000124 <__udivsi3>
 8003e46:	0003      	movs	r3, r0
 8003e48:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	2b0f      	cmp	r3, #15
 8003e4e:	d91c      	bls.n	8003e8a <UART_SetConfig+0x1da>
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	2380      	movs	r3, #128	@ 0x80
 8003e54:	025b      	lsls	r3, r3, #9
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d217      	bcs.n	8003e8a <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	200e      	movs	r0, #14
 8003e60:	183b      	adds	r3, r7, r0
 8003e62:	210f      	movs	r1, #15
 8003e64:	438a      	bics	r2, r1
 8003e66:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	085b      	lsrs	r3, r3, #1
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	2207      	movs	r2, #7
 8003e70:	4013      	ands	r3, r2
 8003e72:	b299      	uxth	r1, r3
 8003e74:	183b      	adds	r3, r7, r0
 8003e76:	183a      	adds	r2, r7, r0
 8003e78:	8812      	ldrh	r2, [r2, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	183a      	adds	r2, r7, r0
 8003e84:	8812      	ldrh	r2, [r2, #0]
 8003e86:	60da      	str	r2, [r3, #12]
 8003e88:	e056      	b.n	8003f38 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003e8a:	231a      	movs	r3, #26
 8003e8c:	18fb      	adds	r3, r7, r3
 8003e8e:	2201      	movs	r2, #1
 8003e90:	701a      	strb	r2, [r3, #0]
 8003e92:	e051      	b.n	8003f38 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e94:	231b      	movs	r3, #27
 8003e96:	18fb      	adds	r3, r7, r3
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	2b08      	cmp	r3, #8
 8003e9c:	d015      	beq.n	8003eca <UART_SetConfig+0x21a>
 8003e9e:	dc18      	bgt.n	8003ed2 <UART_SetConfig+0x222>
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d00d      	beq.n	8003ec0 <UART_SetConfig+0x210>
 8003ea4:	dc15      	bgt.n	8003ed2 <UART_SetConfig+0x222>
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d002      	beq.n	8003eb0 <UART_SetConfig+0x200>
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d005      	beq.n	8003eba <UART_SetConfig+0x20a>
 8003eae:	e010      	b.n	8003ed2 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003eb0:	f7ff f822 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 8003eb4:	0003      	movs	r3, r0
 8003eb6:	617b      	str	r3, [r7, #20]
        break;
 8003eb8:	e012      	b.n	8003ee0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003eba:	4b30      	ldr	r3, [pc, #192]	@ (8003f7c <UART_SetConfig+0x2cc>)
 8003ebc:	617b      	str	r3, [r7, #20]
        break;
 8003ebe:	e00f      	b.n	8003ee0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ec0:	f7fe ff90 	bl	8002de4 <HAL_RCC_GetSysClockFreq>
 8003ec4:	0003      	movs	r3, r0
 8003ec6:	617b      	str	r3, [r7, #20]
        break;
 8003ec8:	e00a      	b.n	8003ee0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eca:	2380      	movs	r3, #128	@ 0x80
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	617b      	str	r3, [r7, #20]
        break;
 8003ed0:	e006      	b.n	8003ee0 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003ed6:	231a      	movs	r3, #26
 8003ed8:	18fb      	adds	r3, r7, r3
 8003eda:	2201      	movs	r2, #1
 8003edc:	701a      	strb	r2, [r3, #0]
        break;
 8003ede:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d028      	beq.n	8003f38 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003eea:	4b25      	ldr	r3, [pc, #148]	@ (8003f80 <UART_SetConfig+0x2d0>)
 8003eec:	0052      	lsls	r2, r2, #1
 8003eee:	5ad3      	ldrh	r3, [r2, r3]
 8003ef0:	0019      	movs	r1, r3
 8003ef2:	6978      	ldr	r0, [r7, #20]
 8003ef4:	f7fc f916 	bl	8000124 <__udivsi3>
 8003ef8:	0003      	movs	r3, r0
 8003efa:	001a      	movs	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	085b      	lsrs	r3, r3, #1
 8003f02:	18d2      	adds	r2, r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	0019      	movs	r1, r3
 8003f0a:	0010      	movs	r0, r2
 8003f0c:	f7fc f90a 	bl	8000124 <__udivsi3>
 8003f10:	0003      	movs	r3, r0
 8003f12:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	2b0f      	cmp	r3, #15
 8003f18:	d90a      	bls.n	8003f30 <UART_SetConfig+0x280>
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	2380      	movs	r3, #128	@ 0x80
 8003f1e:	025b      	lsls	r3, r3, #9
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d205      	bcs.n	8003f30 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	60da      	str	r2, [r3, #12]
 8003f2e:	e003      	b.n	8003f38 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003f30:	231a      	movs	r3, #26
 8003f32:	18fb      	adds	r3, r7, r3
 8003f34:	2201      	movs	r2, #1
 8003f36:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	226a      	movs	r2, #106	@ 0x6a
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2268      	movs	r2, #104	@ 0x68
 8003f44:	2101      	movs	r1, #1
 8003f46:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003f54:	231a      	movs	r3, #26
 8003f56:	18fb      	adds	r3, r7, r3
 8003f58:	781b      	ldrb	r3, [r3, #0]
}
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	b008      	add	sp, #32
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	46c0      	nop			@ (mov r8, r8)
 8003f64:	cfff69f3 	.word	0xcfff69f3
 8003f68:	ffffcfff 	.word	0xffffcfff
 8003f6c:	11fff4ff 	.word	0x11fff4ff
 8003f70:	40013800 	.word	0x40013800
 8003f74:	40021000 	.word	0x40021000
 8003f78:	40004400 	.word	0x40004400
 8003f7c:	00f42400 	.word	0x00f42400
 8003f80:	08005c18 	.word	0x08005c18

08003f84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f90:	2208      	movs	r2, #8
 8003f92:	4013      	ands	r3, r2
 8003f94:	d00b      	beq.n	8003fae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	4a4a      	ldr	r2, [pc, #296]	@ (80040c8 <UART_AdvFeatureConfig+0x144>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	0019      	movs	r1, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	d00b      	beq.n	8003fd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	4a43      	ldr	r2, [pc, #268]	@ (80040cc <UART_AdvFeatureConfig+0x148>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	0019      	movs	r1, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	d00b      	beq.n	8003ff2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	4a3b      	ldr	r2, [pc, #236]	@ (80040d0 <UART_AdvFeatureConfig+0x14c>)
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	0019      	movs	r1, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff6:	2204      	movs	r2, #4
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	d00b      	beq.n	8004014 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	4a34      	ldr	r2, [pc, #208]	@ (80040d4 <UART_AdvFeatureConfig+0x150>)
 8004004:	4013      	ands	r3, r2
 8004006:	0019      	movs	r1, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004018:	2210      	movs	r2, #16
 800401a:	4013      	ands	r3, r2
 800401c:	d00b      	beq.n	8004036 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	4a2c      	ldr	r2, [pc, #176]	@ (80040d8 <UART_AdvFeatureConfig+0x154>)
 8004026:	4013      	ands	r3, r2
 8004028:	0019      	movs	r1, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403a:	2220      	movs	r2, #32
 800403c:	4013      	ands	r3, r2
 800403e:	d00b      	beq.n	8004058 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	4a25      	ldr	r2, [pc, #148]	@ (80040dc <UART_AdvFeatureConfig+0x158>)
 8004048:	4013      	ands	r3, r2
 800404a:	0019      	movs	r1, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	430a      	orrs	r2, r1
 8004056:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405c:	2240      	movs	r2, #64	@ 0x40
 800405e:	4013      	ands	r3, r2
 8004060:	d01d      	beq.n	800409e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	4a1d      	ldr	r2, [pc, #116]	@ (80040e0 <UART_AdvFeatureConfig+0x15c>)
 800406a:	4013      	ands	r3, r2
 800406c:	0019      	movs	r1, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	430a      	orrs	r2, r1
 8004078:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800407e:	2380      	movs	r3, #128	@ 0x80
 8004080:	035b      	lsls	r3, r3, #13
 8004082:	429a      	cmp	r2, r3
 8004084:	d10b      	bne.n	800409e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	4a15      	ldr	r2, [pc, #84]	@ (80040e4 <UART_AdvFeatureConfig+0x160>)
 800408e:	4013      	ands	r3, r2
 8004090:	0019      	movs	r1, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	430a      	orrs	r2, r1
 800409c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a2:	2280      	movs	r2, #128	@ 0x80
 80040a4:	4013      	ands	r3, r2
 80040a6:	d00b      	beq.n	80040c0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	4a0e      	ldr	r2, [pc, #56]	@ (80040e8 <UART_AdvFeatureConfig+0x164>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	0019      	movs	r1, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	430a      	orrs	r2, r1
 80040be:	605a      	str	r2, [r3, #4]
  }
}
 80040c0:	46c0      	nop			@ (mov r8, r8)
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b002      	add	sp, #8
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	ffff7fff 	.word	0xffff7fff
 80040cc:	fffdffff 	.word	0xfffdffff
 80040d0:	fffeffff 	.word	0xfffeffff
 80040d4:	fffbffff 	.word	0xfffbffff
 80040d8:	ffffefff 	.word	0xffffefff
 80040dc:	ffffdfff 	.word	0xffffdfff
 80040e0:	ffefffff 	.word	0xffefffff
 80040e4:	ff9fffff 	.word	0xff9fffff
 80040e8:	fff7ffff 	.word	0xfff7ffff

080040ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b092      	sub	sp, #72	@ 0x48
 80040f0:	af02      	add	r7, sp, #8
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2290      	movs	r2, #144	@ 0x90
 80040f8:	2100      	movs	r1, #0
 80040fa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80040fc:	f7fd f908 	bl	8001310 <HAL_GetTick>
 8004100:	0003      	movs	r3, r0
 8004102:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2208      	movs	r2, #8
 800410c:	4013      	ands	r3, r2
 800410e:	2b08      	cmp	r3, #8
 8004110:	d12d      	bne.n	800416e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004114:	2280      	movs	r2, #128	@ 0x80
 8004116:	0391      	lsls	r1, r2, #14
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	4a47      	ldr	r2, [pc, #284]	@ (8004238 <UART_CheckIdleState+0x14c>)
 800411c:	9200      	str	r2, [sp, #0]
 800411e:	2200      	movs	r2, #0
 8004120:	f000 f88e 	bl	8004240 <UART_WaitOnFlagUntilTimeout>
 8004124:	1e03      	subs	r3, r0, #0
 8004126:	d022      	beq.n	800416e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004128:	f3ef 8310 	mrs	r3, PRIMASK
 800412c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800412e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004130:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004132:	2301      	movs	r3, #1
 8004134:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004138:	f383 8810 	msr	PRIMASK, r3
}
 800413c:	46c0      	nop			@ (mov r8, r8)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2180      	movs	r1, #128	@ 0x80
 800414a:	438a      	bics	r2, r1
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004150:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004154:	f383 8810 	msr	PRIMASK, r3
}
 8004158:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2288      	movs	r2, #136	@ 0x88
 800415e:	2120      	movs	r1, #32
 8004160:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2284      	movs	r2, #132	@ 0x84
 8004166:	2100      	movs	r1, #0
 8004168:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e060      	b.n	8004230 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2204      	movs	r2, #4
 8004176:	4013      	ands	r3, r2
 8004178:	2b04      	cmp	r3, #4
 800417a:	d146      	bne.n	800420a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800417c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800417e:	2280      	movs	r2, #128	@ 0x80
 8004180:	03d1      	lsls	r1, r2, #15
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	4a2c      	ldr	r2, [pc, #176]	@ (8004238 <UART_CheckIdleState+0x14c>)
 8004186:	9200      	str	r2, [sp, #0]
 8004188:	2200      	movs	r2, #0
 800418a:	f000 f859 	bl	8004240 <UART_WaitOnFlagUntilTimeout>
 800418e:	1e03      	subs	r3, r0, #0
 8004190:	d03b      	beq.n	800420a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004192:	f3ef 8310 	mrs	r3, PRIMASK
 8004196:	60fb      	str	r3, [r7, #12]
  return(result);
 8004198:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800419a:	637b      	str	r3, [r7, #52]	@ 0x34
 800419c:	2301      	movs	r3, #1
 800419e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f383 8810 	msr	PRIMASK, r3
}
 80041a6:	46c0      	nop			@ (mov r8, r8)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4922      	ldr	r1, [pc, #136]	@ (800423c <UART_CheckIdleState+0x150>)
 80041b4:	400a      	ands	r2, r1
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	f383 8810 	msr	PRIMASK, r3
}
 80041c2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041c4:	f3ef 8310 	mrs	r3, PRIMASK
 80041c8:	61bb      	str	r3, [r7, #24]
  return(result);
 80041ca:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80041ce:	2301      	movs	r3, #1
 80041d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	f383 8810 	msr	PRIMASK, r3
}
 80041d8:	46c0      	nop			@ (mov r8, r8)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2101      	movs	r1, #1
 80041e6:	438a      	bics	r2, r1
 80041e8:	609a      	str	r2, [r3, #8]
 80041ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ee:	6a3b      	ldr	r3, [r7, #32]
 80041f0:	f383 8810 	msr	PRIMASK, r3
}
 80041f4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	228c      	movs	r2, #140	@ 0x8c
 80041fa:	2120      	movs	r1, #32
 80041fc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2284      	movs	r2, #132	@ 0x84
 8004202:	2100      	movs	r1, #0
 8004204:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e012      	b.n	8004230 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2288      	movs	r2, #136	@ 0x88
 800420e:	2120      	movs	r1, #32
 8004210:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	228c      	movs	r2, #140	@ 0x8c
 8004216:	2120      	movs	r1, #32
 8004218:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2284      	movs	r2, #132	@ 0x84
 800422a:	2100      	movs	r1, #0
 800422c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	0018      	movs	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	b010      	add	sp, #64	@ 0x40
 8004236:	bd80      	pop	{r7, pc}
 8004238:	01ffffff 	.word	0x01ffffff
 800423c:	fffffedf 	.word	0xfffffedf

08004240 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	603b      	str	r3, [r7, #0]
 800424c:	1dfb      	adds	r3, r7, #7
 800424e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004250:	e051      	b.n	80042f6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	3301      	adds	r3, #1
 8004256:	d04e      	beq.n	80042f6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004258:	f7fd f85a 	bl	8001310 <HAL_GetTick>
 800425c:	0002      	movs	r2, r0
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	429a      	cmp	r2, r3
 8004266:	d302      	bcc.n	800426e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e051      	b.n	8004316 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2204      	movs	r2, #4
 800427a:	4013      	ands	r3, r2
 800427c:	d03b      	beq.n	80042f6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	2b80      	cmp	r3, #128	@ 0x80
 8004282:	d038      	beq.n	80042f6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b40      	cmp	r3, #64	@ 0x40
 8004288:	d035      	beq.n	80042f6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	69db      	ldr	r3, [r3, #28]
 8004290:	2208      	movs	r2, #8
 8004292:	4013      	ands	r3, r2
 8004294:	2b08      	cmp	r3, #8
 8004296:	d111      	bne.n	80042bc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2208      	movs	r2, #8
 800429e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	0018      	movs	r0, r3
 80042a4:	f000 f960 	bl	8004568 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2290      	movs	r2, #144	@ 0x90
 80042ac:	2108      	movs	r1, #8
 80042ae:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2284      	movs	r2, #132	@ 0x84
 80042b4:	2100      	movs	r1, #0
 80042b6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e02c      	b.n	8004316 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	69da      	ldr	r2, [r3, #28]
 80042c2:	2380      	movs	r3, #128	@ 0x80
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	401a      	ands	r2, r3
 80042c8:	2380      	movs	r3, #128	@ 0x80
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d112      	bne.n	80042f6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2280      	movs	r2, #128	@ 0x80
 80042d6:	0112      	lsls	r2, r2, #4
 80042d8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	0018      	movs	r0, r3
 80042de:	f000 f943 	bl	8004568 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2290      	movs	r2, #144	@ 0x90
 80042e6:	2120      	movs	r1, #32
 80042e8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2284      	movs	r2, #132	@ 0x84
 80042ee:	2100      	movs	r1, #0
 80042f0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e00f      	b.n	8004316 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	68ba      	ldr	r2, [r7, #8]
 80042fe:	4013      	ands	r3, r2
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	425a      	negs	r2, r3
 8004306:	4153      	adcs	r3, r2
 8004308:	b2db      	uxtb	r3, r3
 800430a:	001a      	movs	r2, r3
 800430c:	1dfb      	adds	r3, r7, #7
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d09e      	beq.n	8004252 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004314:	2300      	movs	r3, #0
}
 8004316:	0018      	movs	r0, r3
 8004318:	46bd      	mov	sp, r7
 800431a:	b004      	add	sp, #16
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b098      	sub	sp, #96	@ 0x60
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	1dbb      	adds	r3, r7, #6
 800432c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	68ba      	ldr	r2, [r7, #8]
 8004332:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	1dba      	adds	r2, r7, #6
 8004338:	215c      	movs	r1, #92	@ 0x5c
 800433a:	8812      	ldrh	r2, [r2, #0]
 800433c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	1dba      	adds	r2, r7, #6
 8004342:	215e      	movs	r1, #94	@ 0x5e
 8004344:	8812      	ldrh	r2, [r2, #0]
 8004346:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	689a      	ldr	r2, [r3, #8]
 8004352:	2380      	movs	r3, #128	@ 0x80
 8004354:	015b      	lsls	r3, r3, #5
 8004356:	429a      	cmp	r2, r3
 8004358:	d10d      	bne.n	8004376 <UART_Start_Receive_IT+0x56>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d104      	bne.n	800436c <UART_Start_Receive_IT+0x4c>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2260      	movs	r2, #96	@ 0x60
 8004366:	497b      	ldr	r1, [pc, #492]	@ (8004554 <UART_Start_Receive_IT+0x234>)
 8004368:	5299      	strh	r1, [r3, r2]
 800436a:	e02e      	b.n	80043ca <UART_Start_Receive_IT+0xaa>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2260      	movs	r2, #96	@ 0x60
 8004370:	21ff      	movs	r1, #255	@ 0xff
 8004372:	5299      	strh	r1, [r3, r2]
 8004374:	e029      	b.n	80043ca <UART_Start_Receive_IT+0xaa>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10d      	bne.n	800439a <UART_Start_Receive_IT+0x7a>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d104      	bne.n	8004390 <UART_Start_Receive_IT+0x70>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2260      	movs	r2, #96	@ 0x60
 800438a:	21ff      	movs	r1, #255	@ 0xff
 800438c:	5299      	strh	r1, [r3, r2]
 800438e:	e01c      	b.n	80043ca <UART_Start_Receive_IT+0xaa>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2260      	movs	r2, #96	@ 0x60
 8004394:	217f      	movs	r1, #127	@ 0x7f
 8004396:	5299      	strh	r1, [r3, r2]
 8004398:	e017      	b.n	80043ca <UART_Start_Receive_IT+0xaa>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	2380      	movs	r3, #128	@ 0x80
 80043a0:	055b      	lsls	r3, r3, #21
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d10d      	bne.n	80043c2 <UART_Start_Receive_IT+0xa2>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d104      	bne.n	80043b8 <UART_Start_Receive_IT+0x98>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2260      	movs	r2, #96	@ 0x60
 80043b2:	217f      	movs	r1, #127	@ 0x7f
 80043b4:	5299      	strh	r1, [r3, r2]
 80043b6:	e008      	b.n	80043ca <UART_Start_Receive_IT+0xaa>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2260      	movs	r2, #96	@ 0x60
 80043bc:	213f      	movs	r1, #63	@ 0x3f
 80043be:	5299      	strh	r1, [r3, r2]
 80043c0:	e003      	b.n	80043ca <UART_Start_Receive_IT+0xaa>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2260      	movs	r2, #96	@ 0x60
 80043c6:	2100      	movs	r1, #0
 80043c8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2290      	movs	r2, #144	@ 0x90
 80043ce:	2100      	movs	r1, #0
 80043d0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	228c      	movs	r2, #140	@ 0x8c
 80043d6:	2122      	movs	r1, #34	@ 0x22
 80043d8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043da:	f3ef 8310 	mrs	r3, PRIMASK
 80043de:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 80043e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043e4:	2301      	movs	r3, #1
 80043e6:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043ea:	f383 8810 	msr	PRIMASK, r3
}
 80043ee:	46c0      	nop			@ (mov r8, r8)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	689a      	ldr	r2, [r3, #8]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2101      	movs	r1, #1
 80043fc:	430a      	orrs	r2, r1
 80043fe:	609a      	str	r2, [r3, #8]
 8004400:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004402:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004404:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004406:	f383 8810 	msr	PRIMASK, r3
}
 800440a:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004410:	2380      	movs	r3, #128	@ 0x80
 8004412:	059b      	lsls	r3, r3, #22
 8004414:	429a      	cmp	r2, r3
 8004416:	d150      	bne.n	80044ba <UART_Start_Receive_IT+0x19a>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2268      	movs	r2, #104	@ 0x68
 800441c:	5a9b      	ldrh	r3, [r3, r2]
 800441e:	1dba      	adds	r2, r7, #6
 8004420:	8812      	ldrh	r2, [r2, #0]
 8004422:	429a      	cmp	r2, r3
 8004424:	d349      	bcc.n	80044ba <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	2380      	movs	r3, #128	@ 0x80
 800442c:	015b      	lsls	r3, r3, #5
 800442e:	429a      	cmp	r2, r3
 8004430:	d107      	bne.n	8004442 <UART_Start_Receive_IT+0x122>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d103      	bne.n	8004442 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	4a46      	ldr	r2, [pc, #280]	@ (8004558 <UART_Start_Receive_IT+0x238>)
 800443e:	675a      	str	r2, [r3, #116]	@ 0x74
 8004440:	e002      	b.n	8004448 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	4a45      	ldr	r2, [pc, #276]	@ (800455c <UART_Start_Receive_IT+0x23c>)
 8004446:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d019      	beq.n	8004484 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004450:	f3ef 8310 	mrs	r3, PRIMASK
 8004454:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 8004456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004458:	65bb      	str	r3, [r7, #88]	@ 0x58
 800445a:	2301      	movs	r3, #1
 800445c:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800445e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004460:	f383 8810 	msr	PRIMASK, r3
}
 8004464:	46c0      	nop			@ (mov r8, r8)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2180      	movs	r1, #128	@ 0x80
 8004472:	0049      	lsls	r1, r1, #1
 8004474:	430a      	orrs	r2, r1
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800447a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800447c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800447e:	f383 8810 	msr	PRIMASK, r3
}
 8004482:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004484:	f3ef 8310 	mrs	r3, PRIMASK
 8004488:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800448a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800448c:	657b      	str	r3, [r7, #84]	@ 0x54
 800448e:	2301      	movs	r3, #1
 8004490:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004494:	f383 8810 	msr	PRIMASK, r3
}
 8004498:	46c0      	nop			@ (mov r8, r8)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2180      	movs	r1, #128	@ 0x80
 80044a6:	0549      	lsls	r1, r1, #21
 80044a8:	430a      	orrs	r2, r1
 80044aa:	609a      	str	r2, [r3, #8]
 80044ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044ae:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b2:	f383 8810 	msr	PRIMASK, r3
}
 80044b6:	46c0      	nop			@ (mov r8, r8)
 80044b8:	e047      	b.n	800454a <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	689a      	ldr	r2, [r3, #8]
 80044be:	2380      	movs	r3, #128	@ 0x80
 80044c0:	015b      	lsls	r3, r3, #5
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d107      	bne.n	80044d6 <UART_Start_Receive_IT+0x1b6>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d103      	bne.n	80044d6 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	4a23      	ldr	r2, [pc, #140]	@ (8004560 <UART_Start_Receive_IT+0x240>)
 80044d2:	675a      	str	r2, [r3, #116]	@ 0x74
 80044d4:	e002      	b.n	80044dc <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	4a22      	ldr	r2, [pc, #136]	@ (8004564 <UART_Start_Receive_IT+0x244>)
 80044da:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d019      	beq.n	8004518 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044e4:	f3ef 8310 	mrs	r3, PRIMASK
 80044e8:	61fb      	str	r3, [r7, #28]
  return(result);
 80044ea:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80044ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044ee:	2301      	movs	r3, #1
 80044f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	f383 8810 	msr	PRIMASK, r3
}
 80044f8:	46c0      	nop			@ (mov r8, r8)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2190      	movs	r1, #144	@ 0x90
 8004506:	0049      	lsls	r1, r1, #1
 8004508:	430a      	orrs	r2, r1
 800450a:	601a      	str	r2, [r3, #0]
 800450c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800450e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004512:	f383 8810 	msr	PRIMASK, r3
}
 8004516:	e018      	b.n	800454a <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004518:	f3ef 8310 	mrs	r3, PRIMASK
 800451c:	613b      	str	r3, [r7, #16]
  return(result);
 800451e:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004520:	653b      	str	r3, [r7, #80]	@ 0x50
 8004522:	2301      	movs	r3, #1
 8004524:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	f383 8810 	msr	PRIMASK, r3
}
 800452c:	46c0      	nop			@ (mov r8, r8)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2120      	movs	r1, #32
 800453a:	430a      	orrs	r2, r1
 800453c:	601a      	str	r2, [r3, #0]
 800453e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004540:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	f383 8810 	msr	PRIMASK, r3
}
 8004548:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	0018      	movs	r0, r3
 800454e:	46bd      	mov	sp, r7
 8004550:	b018      	add	sp, #96	@ 0x60
 8004552:	bd80      	pop	{r7, pc}
 8004554:	000001ff 	.word	0x000001ff
 8004558:	08004cd5 	.word	0x08004cd5
 800455c:	080049a5 	.word	0x080049a5
 8004560:	080047ed 	.word	0x080047ed
 8004564:	08004635 	.word	0x08004635

08004568 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b08e      	sub	sp, #56	@ 0x38
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004570:	f3ef 8310 	mrs	r3, PRIMASK
 8004574:	617b      	str	r3, [r7, #20]
  return(result);
 8004576:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004578:	637b      	str	r3, [r7, #52]	@ 0x34
 800457a:	2301      	movs	r3, #1
 800457c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	f383 8810 	msr	PRIMASK, r3
}
 8004584:	46c0      	nop			@ (mov r8, r8)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4926      	ldr	r1, [pc, #152]	@ (800462c <UART_EndRxTransfer+0xc4>)
 8004592:	400a      	ands	r2, r1
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004598:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	f383 8810 	msr	PRIMASK, r3
}
 80045a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045a2:	f3ef 8310 	mrs	r3, PRIMASK
 80045a6:	623b      	str	r3, [r7, #32]
  return(result);
 80045a8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80045aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80045ac:	2301      	movs	r3, #1
 80045ae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b2:	f383 8810 	msr	PRIMASK, r3
}
 80045b6:	46c0      	nop			@ (mov r8, r8)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	491b      	ldr	r1, [pc, #108]	@ (8004630 <UART_EndRxTransfer+0xc8>)
 80045c4:	400a      	ands	r2, r1
 80045c6:	609a      	str	r2, [r3, #8]
 80045c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ce:	f383 8810 	msr	PRIMASK, r3
}
 80045d2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d118      	bne.n	800460e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045dc:	f3ef 8310 	mrs	r3, PRIMASK
 80045e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80045e2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045e6:	2301      	movs	r3, #1
 80045e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f383 8810 	msr	PRIMASK, r3
}
 80045f0:	46c0      	nop			@ (mov r8, r8)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2110      	movs	r1, #16
 80045fe:	438a      	bics	r2, r1
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004604:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f383 8810 	msr	PRIMASK, r3
}
 800460c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	228c      	movs	r2, #140	@ 0x8c
 8004612:	2120      	movs	r1, #32
 8004614:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004622:	46c0      	nop			@ (mov r8, r8)
 8004624:	46bd      	mov	sp, r7
 8004626:	b00e      	add	sp, #56	@ 0x38
 8004628:	bd80      	pop	{r7, pc}
 800462a:	46c0      	nop			@ (mov r8, r8)
 800462c:	fffffedf 	.word	0xfffffedf
 8004630:	effffffe 	.word	0xeffffffe

08004634 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b094      	sub	sp, #80	@ 0x50
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800463c:	204e      	movs	r0, #78	@ 0x4e
 800463e:	183b      	adds	r3, r7, r0
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	2160      	movs	r1, #96	@ 0x60
 8004644:	5a52      	ldrh	r2, [r2, r1]
 8004646:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	228c      	movs	r2, #140	@ 0x8c
 800464c:	589b      	ldr	r3, [r3, r2]
 800464e:	2b22      	cmp	r3, #34	@ 0x22
 8004650:	d000      	beq.n	8004654 <UART_RxISR_8BIT+0x20>
 8004652:	e0ba      	b.n	80047ca <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800465a:	214c      	movs	r1, #76	@ 0x4c
 800465c:	187b      	adds	r3, r7, r1
 800465e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004660:	187b      	adds	r3, r7, r1
 8004662:	881b      	ldrh	r3, [r3, #0]
 8004664:	b2da      	uxtb	r2, r3
 8004666:	183b      	adds	r3, r7, r0
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	b2d9      	uxtb	r1, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004670:	400a      	ands	r2, r1
 8004672:	b2d2      	uxtb	r2, r2
 8004674:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800467a:	1c5a      	adds	r2, r3, #1
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	225e      	movs	r2, #94	@ 0x5e
 8004684:	5a9b      	ldrh	r3, [r3, r2]
 8004686:	b29b      	uxth	r3, r3
 8004688:	3b01      	subs	r3, #1
 800468a:	b299      	uxth	r1, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	225e      	movs	r2, #94	@ 0x5e
 8004690:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	225e      	movs	r2, #94	@ 0x5e
 8004696:	5a9b      	ldrh	r3, [r3, r2]
 8004698:	b29b      	uxth	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d000      	beq.n	80046a0 <UART_RxISR_8BIT+0x6c>
 800469e:	e09c      	b.n	80047da <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046a0:	f3ef 8310 	mrs	r3, PRIMASK
 80046a4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80046a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046aa:	2301      	movs	r3, #1
 80046ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b0:	f383 8810 	msr	PRIMASK, r3
}
 80046b4:	46c0      	nop			@ (mov r8, r8)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4948      	ldr	r1, [pc, #288]	@ (80047e4 <UART_RxISR_8BIT+0x1b0>)
 80046c2:	400a      	ands	r2, r1
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046cc:	f383 8810 	msr	PRIMASK, r3
}
 80046d0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046d2:	f3ef 8310 	mrs	r3, PRIMASK
 80046d6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80046d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046da:	647b      	str	r3, [r7, #68]	@ 0x44
 80046dc:	2301      	movs	r3, #1
 80046de:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046e2:	f383 8810 	msr	PRIMASK, r3
}
 80046e6:	46c0      	nop			@ (mov r8, r8)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	689a      	ldr	r2, [r3, #8]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2101      	movs	r1, #1
 80046f4:	438a      	bics	r2, r1
 80046f6:	609a      	str	r2, [r3, #8]
 80046f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046fe:	f383 8810 	msr	PRIMASK, r3
}
 8004702:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	228c      	movs	r2, #140	@ 0x8c
 8004708:	2120      	movs	r1, #32
 800470a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	2380      	movs	r3, #128	@ 0x80
 8004720:	041b      	lsls	r3, r3, #16
 8004722:	4013      	ands	r3, r2
 8004724:	d018      	beq.n	8004758 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004726:	f3ef 8310 	mrs	r3, PRIMASK
 800472a:	61bb      	str	r3, [r7, #24]
  return(result);
 800472c:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800472e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004730:	2301      	movs	r3, #1
 8004732:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	f383 8810 	msr	PRIMASK, r3
}
 800473a:	46c0      	nop			@ (mov r8, r8)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4928      	ldr	r1, [pc, #160]	@ (80047e8 <UART_RxISR_8BIT+0x1b4>)
 8004748:	400a      	ands	r2, r1
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800474e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004750:	6a3b      	ldr	r3, [r7, #32]
 8004752:	f383 8810 	msr	PRIMASK, r3
}
 8004756:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800475c:	2b01      	cmp	r3, #1
 800475e:	d12f      	bne.n	80047c0 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004766:	f3ef 8310 	mrs	r3, PRIMASK
 800476a:	60fb      	str	r3, [r7, #12]
  return(result);
 800476c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800476e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004770:	2301      	movs	r3, #1
 8004772:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	f383 8810 	msr	PRIMASK, r3
}
 800477a:	46c0      	nop			@ (mov r8, r8)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2110      	movs	r1, #16
 8004788:	438a      	bics	r2, r1
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800478e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f383 8810 	msr	PRIMASK, r3
}
 8004796:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	2210      	movs	r2, #16
 80047a0:	4013      	ands	r3, r2
 80047a2:	2b10      	cmp	r3, #16
 80047a4:	d103      	bne.n	80047ae <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2210      	movs	r2, #16
 80047ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	225c      	movs	r2, #92	@ 0x5c
 80047b2:	5a9a      	ldrh	r2, [r3, r2]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	0011      	movs	r1, r2
 80047b8:	0018      	movs	r0, r3
 80047ba:	f7ff fa6e 	bl	8003c9a <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80047be:	e00c      	b.n	80047da <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	0018      	movs	r0, r3
 80047c4:	f7ff fa59 	bl	8003c7a <HAL_UART_RxCpltCallback>
}
 80047c8:	e007      	b.n	80047da <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699a      	ldr	r2, [r3, #24]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2108      	movs	r1, #8
 80047d6:	430a      	orrs	r2, r1
 80047d8:	619a      	str	r2, [r3, #24]
}
 80047da:	46c0      	nop			@ (mov r8, r8)
 80047dc:	46bd      	mov	sp, r7
 80047de:	b014      	add	sp, #80	@ 0x50
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	46c0      	nop			@ (mov r8, r8)
 80047e4:	fffffedf 	.word	0xfffffedf
 80047e8:	fbffffff 	.word	0xfbffffff

080047ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b094      	sub	sp, #80	@ 0x50
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80047f4:	204e      	movs	r0, #78	@ 0x4e
 80047f6:	183b      	adds	r3, r7, r0
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	2160      	movs	r1, #96	@ 0x60
 80047fc:	5a52      	ldrh	r2, [r2, r1]
 80047fe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	228c      	movs	r2, #140	@ 0x8c
 8004804:	589b      	ldr	r3, [r3, r2]
 8004806:	2b22      	cmp	r3, #34	@ 0x22
 8004808:	d000      	beq.n	800480c <UART_RxISR_16BIT+0x20>
 800480a:	e0ba      	b.n	8004982 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004812:	214c      	movs	r1, #76	@ 0x4c
 8004814:	187b      	adds	r3, r7, r1
 8004816:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481c:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800481e:	187b      	adds	r3, r7, r1
 8004820:	183a      	adds	r2, r7, r0
 8004822:	881b      	ldrh	r3, [r3, #0]
 8004824:	8812      	ldrh	r2, [r2, #0]
 8004826:	4013      	ands	r3, r2
 8004828:	b29a      	uxth	r2, r3
 800482a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800482c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004832:	1c9a      	adds	r2, r3, #2
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	225e      	movs	r2, #94	@ 0x5e
 800483c:	5a9b      	ldrh	r3, [r3, r2]
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	b299      	uxth	r1, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	225e      	movs	r2, #94	@ 0x5e
 8004848:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	225e      	movs	r2, #94	@ 0x5e
 800484e:	5a9b      	ldrh	r3, [r3, r2]
 8004850:	b29b      	uxth	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d000      	beq.n	8004858 <UART_RxISR_16BIT+0x6c>
 8004856:	e09c      	b.n	8004992 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004858:	f3ef 8310 	mrs	r3, PRIMASK
 800485c:	623b      	str	r3, [r7, #32]
  return(result);
 800485e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004860:	647b      	str	r3, [r7, #68]	@ 0x44
 8004862:	2301      	movs	r3, #1
 8004864:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004868:	f383 8810 	msr	PRIMASK, r3
}
 800486c:	46c0      	nop			@ (mov r8, r8)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4948      	ldr	r1, [pc, #288]	@ (800499c <UART_RxISR_16BIT+0x1b0>)
 800487a:	400a      	ands	r2, r1
 800487c:	601a      	str	r2, [r3, #0]
 800487e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004880:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004884:	f383 8810 	msr	PRIMASK, r3
}
 8004888:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800488a:	f3ef 8310 	mrs	r3, PRIMASK
 800488e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8004890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004892:	643b      	str	r3, [r7, #64]	@ 0x40
 8004894:	2301      	movs	r3, #1
 8004896:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489a:	f383 8810 	msr	PRIMASK, r3
}
 800489e:	46c0      	nop			@ (mov r8, r8)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689a      	ldr	r2, [r3, #8]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2101      	movs	r1, #1
 80048ac:	438a      	bics	r2, r1
 80048ae:	609a      	str	r2, [r3, #8]
 80048b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048b2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048b6:	f383 8810 	msr	PRIMASK, r3
}
 80048ba:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	228c      	movs	r2, #140	@ 0x8c
 80048c0:	2120      	movs	r1, #32
 80048c2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	2380      	movs	r3, #128	@ 0x80
 80048d8:	041b      	lsls	r3, r3, #16
 80048da:	4013      	ands	r3, r2
 80048dc:	d018      	beq.n	8004910 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048de:	f3ef 8310 	mrs	r3, PRIMASK
 80048e2:	617b      	str	r3, [r7, #20]
  return(result);
 80048e4:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80048e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048e8:	2301      	movs	r3, #1
 80048ea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	f383 8810 	msr	PRIMASK, r3
}
 80048f2:	46c0      	nop			@ (mov r8, r8)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4928      	ldr	r1, [pc, #160]	@ (80049a0 <UART_RxISR_16BIT+0x1b4>)
 8004900:	400a      	ands	r2, r1
 8004902:	601a      	str	r2, [r3, #0]
 8004904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004906:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	f383 8810 	msr	PRIMASK, r3
}
 800490e:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004914:	2b01      	cmp	r3, #1
 8004916:	d12f      	bne.n	8004978 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800491e:	f3ef 8310 	mrs	r3, PRIMASK
 8004922:	60bb      	str	r3, [r7, #8]
  return(result);
 8004924:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004926:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004928:	2301      	movs	r3, #1
 800492a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f383 8810 	msr	PRIMASK, r3
}
 8004932:	46c0      	nop			@ (mov r8, r8)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2110      	movs	r1, #16
 8004940:	438a      	bics	r2, r1
 8004942:	601a      	str	r2, [r3, #0]
 8004944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004946:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	f383 8810 	msr	PRIMASK, r3
}
 800494e:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	2210      	movs	r2, #16
 8004958:	4013      	ands	r3, r2
 800495a:	2b10      	cmp	r3, #16
 800495c:	d103      	bne.n	8004966 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2210      	movs	r2, #16
 8004964:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	225c      	movs	r2, #92	@ 0x5c
 800496a:	5a9a      	ldrh	r2, [r3, r2]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	0011      	movs	r1, r2
 8004970:	0018      	movs	r0, r3
 8004972:	f7ff f992 	bl	8003c9a <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004976:	e00c      	b.n	8004992 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	0018      	movs	r0, r3
 800497c:	f7ff f97d 	bl	8003c7a <HAL_UART_RxCpltCallback>
}
 8004980:	e007      	b.n	8004992 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	699a      	ldr	r2, [r3, #24]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2108      	movs	r1, #8
 800498e:	430a      	orrs	r2, r1
 8004990:	619a      	str	r2, [r3, #24]
}
 8004992:	46c0      	nop			@ (mov r8, r8)
 8004994:	46bd      	mov	sp, r7
 8004996:	b014      	add	sp, #80	@ 0x50
 8004998:	bd80      	pop	{r7, pc}
 800499a:	46c0      	nop			@ (mov r8, r8)
 800499c:	fffffedf 	.word	0xfffffedf
 80049a0:	fbffffff 	.word	0xfbffffff

080049a4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b0a0      	sub	sp, #128	@ 0x80
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80049ac:	237a      	movs	r3, #122	@ 0x7a
 80049ae:	18fb      	adds	r3, r7, r3
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	2160      	movs	r1, #96	@ 0x60
 80049b4:	5a52      	ldrh	r2, [r2, r1]
 80049b6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	228c      	movs	r2, #140	@ 0x8c
 80049d4:	589b      	ldr	r3, [r3, r2]
 80049d6:	2b22      	cmp	r3, #34	@ 0x22
 80049d8:	d000      	beq.n	80049dc <UART_RxISR_8BIT_FIFOEN+0x38>
 80049da:	e165      	b.n	8004ca8 <UART_RxISR_8BIT_FIFOEN+0x304>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80049dc:	236e      	movs	r3, #110	@ 0x6e
 80049de:	18fb      	adds	r3, r7, r3
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	2168      	movs	r1, #104	@ 0x68
 80049e4:	5a52      	ldrh	r2, [r2, r1]
 80049e6:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80049e8:	e10c      	b.n	8004c04 <UART_RxISR_8BIT_FIFOEN+0x260>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049f0:	216c      	movs	r1, #108	@ 0x6c
 80049f2:	187b      	adds	r3, r7, r1
 80049f4:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80049f6:	187b      	adds	r3, r7, r1
 80049f8:	881b      	ldrh	r3, [r3, #0]
 80049fa:	b2da      	uxtb	r2, r3
 80049fc:	237a      	movs	r3, #122	@ 0x7a
 80049fe:	18fb      	adds	r3, r7, r3
 8004a00:	881b      	ldrh	r3, [r3, #0]
 8004a02:	b2d9      	uxtb	r1, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a08:	400a      	ands	r2, r1
 8004a0a:	b2d2      	uxtb	r2, r2
 8004a0c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	225e      	movs	r2, #94	@ 0x5e
 8004a1c:	5a9b      	ldrh	r3, [r3, r2]
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	3b01      	subs	r3, #1
 8004a22:	b299      	uxth	r1, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	225e      	movs	r2, #94	@ 0x5e
 8004a28:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	69db      	ldr	r3, [r3, #28]
 8004a30:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004a32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a34:	2207      	movs	r2, #7
 8004a36:	4013      	ands	r3, r2
 8004a38:	d049      	beq.n	8004ace <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004a3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	4013      	ands	r3, r2
 8004a40:	d010      	beq.n	8004a64 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8004a42:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004a44:	2380      	movs	r3, #128	@ 0x80
 8004a46:	005b      	lsls	r3, r3, #1
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d00b      	beq.n	8004a64 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2201      	movs	r2, #1
 8004a52:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2290      	movs	r2, #144	@ 0x90
 8004a58:	589b      	ldr	r3, [r3, r2]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	431a      	orrs	r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2190      	movs	r1, #144	@ 0x90
 8004a62:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a66:	2202      	movs	r2, #2
 8004a68:	4013      	ands	r3, r2
 8004a6a:	d00f      	beq.n	8004a8c <UART_RxISR_8BIT_FIFOEN+0xe8>
 8004a6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a6e:	2201      	movs	r2, #1
 8004a70:	4013      	ands	r3, r2
 8004a72:	d00b      	beq.n	8004a8c <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2202      	movs	r2, #2
 8004a7a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2290      	movs	r2, #144	@ 0x90
 8004a80:	589b      	ldr	r3, [r3, r2]
 8004a82:	2204      	movs	r2, #4
 8004a84:	431a      	orrs	r2, r3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2190      	movs	r1, #144	@ 0x90
 8004a8a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a8e:	2204      	movs	r2, #4
 8004a90:	4013      	ands	r3, r2
 8004a92:	d00f      	beq.n	8004ab4 <UART_RxISR_8BIT_FIFOEN+0x110>
 8004a94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a96:	2201      	movs	r2, #1
 8004a98:	4013      	ands	r3, r2
 8004a9a:	d00b      	beq.n	8004ab4 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2204      	movs	r2, #4
 8004aa2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2290      	movs	r2, #144	@ 0x90
 8004aa8:	589b      	ldr	r3, [r3, r2]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	431a      	orrs	r2, r3
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2190      	movs	r1, #144	@ 0x90
 8004ab2:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2290      	movs	r2, #144	@ 0x90
 8004ab8:	589b      	ldr	r3, [r3, r2]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d007      	beq.n	8004ace <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	0018      	movs	r0, r3
 8004ac2:	f7ff f8e2 	bl	8003c8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2290      	movs	r2, #144	@ 0x90
 8004aca:	2100      	movs	r1, #0
 8004acc:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	225e      	movs	r2, #94	@ 0x5e
 8004ad2:	5a9b      	ldrh	r3, [r3, r2]
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d000      	beq.n	8004adc <UART_RxISR_8BIT_FIFOEN+0x138>
 8004ada:	e093      	b.n	8004c04 <UART_RxISR_8BIT_FIFOEN+0x260>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004adc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 8004ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ae4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aec:	f383 8810 	msr	PRIMASK, r3
}
 8004af0:	46c0      	nop			@ (mov r8, r8)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4970      	ldr	r1, [pc, #448]	@ (8004cc0 <UART_RxISR_8BIT_FIFOEN+0x31c>)
 8004afe:	400a      	ands	r2, r1
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b04:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b08:	f383 8810 	msr	PRIMASK, r3
}
 8004b0c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b0e:	f3ef 8310 	mrs	r3, PRIMASK
 8004b12:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8004b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b16:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b18:	2301      	movs	r3, #1
 8004b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b1e:	f383 8810 	msr	PRIMASK, r3
}
 8004b22:	46c0      	nop			@ (mov r8, r8)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689a      	ldr	r2, [r3, #8]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4965      	ldr	r1, [pc, #404]	@ (8004cc4 <UART_RxISR_8BIT_FIFOEN+0x320>)
 8004b30:	400a      	ands	r2, r1
 8004b32:	609a      	str	r2, [r3, #8]
 8004b34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b3a:	f383 8810 	msr	PRIMASK, r3
}
 8004b3e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	228c      	movs	r2, #140	@ 0x8c
 8004b44:	2120      	movs	r1, #32
 8004b46:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	685a      	ldr	r2, [r3, #4]
 8004b5a:	2380      	movs	r3, #128	@ 0x80
 8004b5c:	041b      	lsls	r3, r3, #16
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d018      	beq.n	8004b94 <UART_RxISR_8BIT_FIFOEN+0x1f0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b62:	f3ef 8310 	mrs	r3, PRIMASK
 8004b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8004b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b6a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b72:	f383 8810 	msr	PRIMASK, r3
}
 8004b76:	46c0      	nop			@ (mov r8, r8)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4951      	ldr	r1, [pc, #324]	@ (8004cc8 <UART_RxISR_8BIT_FIFOEN+0x324>)
 8004b84:	400a      	ands	r2, r1
 8004b86:	601a      	str	r2, [r3, #0]
 8004b88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b8a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b8e:	f383 8810 	msr	PRIMASK, r3
}
 8004b92:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d12f      	bne.n	8004bfc <UART_RxISR_8BIT_FIFOEN+0x258>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba6:	623b      	str	r3, [r7, #32]
  return(result);
 8004ba8:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bac:	2301      	movs	r3, #1
 8004bae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb2:	f383 8810 	msr	PRIMASK, r3
}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2110      	movs	r1, #16
 8004bc4:	438a      	bics	r2, r1
 8004bc6:	601a      	str	r2, [r3, #0]
 8004bc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bce:	f383 8810 	msr	PRIMASK, r3
}
 8004bd2:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	2210      	movs	r2, #16
 8004bdc:	4013      	ands	r3, r2
 8004bde:	2b10      	cmp	r3, #16
 8004be0:	d103      	bne.n	8004bea <UART_RxISR_8BIT_FIFOEN+0x246>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2210      	movs	r2, #16
 8004be8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	225c      	movs	r2, #92	@ 0x5c
 8004bee:	5a9a      	ldrh	r2, [r3, r2]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	0011      	movs	r1, r2
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	f7ff f850 	bl	8003c9a <HAL_UARTEx_RxEventCallback>
 8004bfa:	e003      	b.n	8004c04 <UART_RxISR_8BIT_FIFOEN+0x260>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	0018      	movs	r0, r3
 8004c00:	f7ff f83b 	bl	8003c7a <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004c04:	236e      	movs	r3, #110	@ 0x6e
 8004c06:	18fb      	adds	r3, r7, r3
 8004c08:	881b      	ldrh	r3, [r3, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d004      	beq.n	8004c18 <UART_RxISR_8BIT_FIFOEN+0x274>
 8004c0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c10:	2220      	movs	r2, #32
 8004c12:	4013      	ands	r3, r2
 8004c14:	d000      	beq.n	8004c18 <UART_RxISR_8BIT_FIFOEN+0x274>
 8004c16:	e6e8      	b.n	80049ea <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004c18:	205a      	movs	r0, #90	@ 0x5a
 8004c1a:	183b      	adds	r3, r7, r0
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	215e      	movs	r1, #94	@ 0x5e
 8004c20:	5a52      	ldrh	r2, [r2, r1]
 8004c22:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004c24:	0001      	movs	r1, r0
 8004c26:	187b      	adds	r3, r7, r1
 8004c28:	881b      	ldrh	r3, [r3, #0]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d044      	beq.n	8004cb8 <UART_RxISR_8BIT_FIFOEN+0x314>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2268      	movs	r2, #104	@ 0x68
 8004c32:	5a9b      	ldrh	r3, [r3, r2]
 8004c34:	187a      	adds	r2, r7, r1
 8004c36:	8812      	ldrh	r2, [r2, #0]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d23d      	bcs.n	8004cb8 <UART_RxISR_8BIT_FIFOEN+0x314>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c3c:	f3ef 8310 	mrs	r3, PRIMASK
 8004c40:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c42:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004c44:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c46:	2301      	movs	r3, #1
 8004c48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f383 8810 	msr	PRIMASK, r3
}
 8004c50:	46c0      	nop			@ (mov r8, r8)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	491b      	ldr	r1, [pc, #108]	@ (8004ccc <UART_RxISR_8BIT_FIFOEN+0x328>)
 8004c5e:	400a      	ands	r2, r1
 8004c60:	609a      	str	r2, [r3, #8]
 8004c62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	f383 8810 	msr	PRIMASK, r3
}
 8004c6c:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a17      	ldr	r2, [pc, #92]	@ (8004cd0 <UART_RxISR_8BIT_FIFOEN+0x32c>)
 8004c72:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c74:	f3ef 8310 	mrs	r3, PRIMASK
 8004c78:	617b      	str	r3, [r7, #20]
  return(result);
 8004c7a:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004c7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c7e:	2301      	movs	r3, #1
 8004c80:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	f383 8810 	msr	PRIMASK, r3
}
 8004c88:	46c0      	nop			@ (mov r8, r8)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2120      	movs	r1, #32
 8004c96:	430a      	orrs	r2, r1
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	f383 8810 	msr	PRIMASK, r3
}
 8004ca4:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ca6:	e007      	b.n	8004cb8 <UART_RxISR_8BIT_FIFOEN+0x314>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699a      	ldr	r2, [r3, #24]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2108      	movs	r1, #8
 8004cb4:	430a      	orrs	r2, r1
 8004cb6:	619a      	str	r2, [r3, #24]
}
 8004cb8:	46c0      	nop			@ (mov r8, r8)
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b020      	add	sp, #128	@ 0x80
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	fffffeff 	.word	0xfffffeff
 8004cc4:	effffffe 	.word	0xeffffffe
 8004cc8:	fbffffff 	.word	0xfbffffff
 8004ccc:	efffffff 	.word	0xefffffff
 8004cd0:	08004635 	.word	0x08004635

08004cd4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b0a2      	sub	sp, #136	@ 0x88
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004cdc:	2382      	movs	r3, #130	@ 0x82
 8004cde:	18fb      	adds	r3, r7, r3
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	2160      	movs	r1, #96	@ 0x60
 8004ce4:	5a52      	ldrh	r2, [r2, r1]
 8004ce6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	69db      	ldr	r3, [r3, #28]
 8004cee:	2284      	movs	r2, #132	@ 0x84
 8004cf0:	18ba      	adds	r2, r7, r2
 8004cf2:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	228c      	movs	r2, #140	@ 0x8c
 8004d08:	589b      	ldr	r3, [r3, r2]
 8004d0a:	2b22      	cmp	r3, #34	@ 0x22
 8004d0c:	d000      	beq.n	8004d10 <UART_RxISR_16BIT_FIFOEN+0x3c>
 8004d0e:	e16f      	b.n	8004ff0 <UART_RxISR_16BIT_FIFOEN+0x31c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004d10:	2376      	movs	r3, #118	@ 0x76
 8004d12:	18fb      	adds	r3, r7, r3
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	2168      	movs	r1, #104	@ 0x68
 8004d18:	5a52      	ldrh	r2, [r2, r1]
 8004d1a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004d1c:	e114      	b.n	8004f48 <UART_RxISR_16BIT_FIFOEN+0x274>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d24:	2174      	movs	r1, #116	@ 0x74
 8004d26:	187b      	adds	r3, r7, r1
 8004d28:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d2e:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 8004d30:	187b      	adds	r3, r7, r1
 8004d32:	2282      	movs	r2, #130	@ 0x82
 8004d34:	18ba      	adds	r2, r7, r2
 8004d36:	881b      	ldrh	r3, [r3, #0]
 8004d38:	8812      	ldrh	r2, [r2, #0]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d46:	1c9a      	adds	r2, r3, #2
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	225e      	movs	r2, #94	@ 0x5e
 8004d50:	5a9b      	ldrh	r3, [r3, r2]
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b299      	uxth	r1, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	225e      	movs	r2, #94	@ 0x5e
 8004d5c:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	69db      	ldr	r3, [r3, #28]
 8004d64:	2184      	movs	r1, #132	@ 0x84
 8004d66:	187a      	adds	r2, r7, r1
 8004d68:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004d6a:	187b      	adds	r3, r7, r1
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2207      	movs	r2, #7
 8004d70:	4013      	ands	r3, r2
 8004d72:	d04e      	beq.n	8004e12 <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004d74:	187b      	adds	r3, r7, r1
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	d010      	beq.n	8004da0 <UART_RxISR_16BIT_FIFOEN+0xcc>
 8004d7e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004d80:	2380      	movs	r3, #128	@ 0x80
 8004d82:	005b      	lsls	r3, r3, #1
 8004d84:	4013      	ands	r3, r2
 8004d86:	d00b      	beq.n	8004da0 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2290      	movs	r2, #144	@ 0x90
 8004d94:	589b      	ldr	r3, [r3, r2]
 8004d96:	2201      	movs	r2, #1
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2190      	movs	r1, #144	@ 0x90
 8004d9e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004da0:	2384      	movs	r3, #132	@ 0x84
 8004da2:	18fb      	adds	r3, r7, r3
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2202      	movs	r2, #2
 8004da8:	4013      	ands	r3, r2
 8004daa:	d00f      	beq.n	8004dcc <UART_RxISR_16BIT_FIFOEN+0xf8>
 8004dac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004dae:	2201      	movs	r2, #1
 8004db0:	4013      	ands	r3, r2
 8004db2:	d00b      	beq.n	8004dcc <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2202      	movs	r2, #2
 8004dba:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2290      	movs	r2, #144	@ 0x90
 8004dc0:	589b      	ldr	r3, [r3, r2]
 8004dc2:	2204      	movs	r2, #4
 8004dc4:	431a      	orrs	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2190      	movs	r1, #144	@ 0x90
 8004dca:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004dcc:	2384      	movs	r3, #132	@ 0x84
 8004dce:	18fb      	adds	r3, r7, r3
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2204      	movs	r2, #4
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	d00f      	beq.n	8004df8 <UART_RxISR_16BIT_FIFOEN+0x124>
 8004dd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004dda:	2201      	movs	r2, #1
 8004ddc:	4013      	ands	r3, r2
 8004dde:	d00b      	beq.n	8004df8 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2204      	movs	r2, #4
 8004de6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2290      	movs	r2, #144	@ 0x90
 8004dec:	589b      	ldr	r3, [r3, r2]
 8004dee:	2202      	movs	r2, #2
 8004df0:	431a      	orrs	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2190      	movs	r1, #144	@ 0x90
 8004df6:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2290      	movs	r2, #144	@ 0x90
 8004dfc:	589b      	ldr	r3, [r3, r2]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d007      	beq.n	8004e12 <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	0018      	movs	r0, r3
 8004e06:	f7fe ff40 	bl	8003c8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2290      	movs	r2, #144	@ 0x90
 8004e0e:	2100      	movs	r1, #0
 8004e10:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	225e      	movs	r2, #94	@ 0x5e
 8004e16:	5a9b      	ldrh	r3, [r3, r2]
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d000      	beq.n	8004e20 <UART_RxISR_16BIT_FIFOEN+0x14c>
 8004e1e:	e093      	b.n	8004f48 <UART_RxISR_16BIT_FIFOEN+0x274>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e20:	f3ef 8310 	mrs	r3, PRIMASK
 8004e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e30:	f383 8810 	msr	PRIMASK, r3
}
 8004e34:	46c0      	nop			@ (mov r8, r8)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4971      	ldr	r1, [pc, #452]	@ (8005008 <UART_RxISR_16BIT_FIFOEN+0x334>)
 8004e42:	400a      	ands	r2, r1
 8004e44:	601a      	str	r2, [r3, #0]
 8004e46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e48:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e4c:	f383 8810 	msr	PRIMASK, r3
}
 8004e50:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e52:	f3ef 8310 	mrs	r3, PRIMASK
 8004e56:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004e58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e5a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e62:	f383 8810 	msr	PRIMASK, r3
}
 8004e66:	46c0      	nop			@ (mov r8, r8)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	689a      	ldr	r2, [r3, #8]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4966      	ldr	r1, [pc, #408]	@ (800500c <UART_RxISR_16BIT_FIFOEN+0x338>)
 8004e74:	400a      	ands	r2, r1
 8004e76:	609a      	str	r2, [r3, #8]
 8004e78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e7a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e7e:	f383 8810 	msr	PRIMASK, r3
}
 8004e82:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	228c      	movs	r2, #140	@ 0x8c
 8004e88:	2120      	movs	r1, #32
 8004e8a:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	685a      	ldr	r2, [r3, #4]
 8004e9e:	2380      	movs	r3, #128	@ 0x80
 8004ea0:	041b      	lsls	r3, r3, #16
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	d018      	beq.n	8004ed8 <UART_RxISR_16BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ea6:	f3ef 8310 	mrs	r3, PRIMASK
 8004eaa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004eae:	667b      	str	r3, [r7, #100]	@ 0x64
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb6:	f383 8810 	msr	PRIMASK, r3
}
 8004eba:	46c0      	nop			@ (mov r8, r8)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4952      	ldr	r1, [pc, #328]	@ (8005010 <UART_RxISR_16BIT_FIFOEN+0x33c>)
 8004ec8:	400a      	ands	r2, r1
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ece:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed2:	f383 8810 	msr	PRIMASK, r3
}
 8004ed6:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d12f      	bne.n	8004f40 <UART_RxISR_16BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ee6:	f3ef 8310 	mrs	r3, PRIMASK
 8004eea:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eee:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef6:	f383 8810 	msr	PRIMASK, r3
}
 8004efa:	46c0      	nop			@ (mov r8, r8)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2110      	movs	r1, #16
 8004f08:	438a      	bics	r2, r1
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f12:	f383 8810 	msr	PRIMASK, r3
}
 8004f16:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	69db      	ldr	r3, [r3, #28]
 8004f1e:	2210      	movs	r2, #16
 8004f20:	4013      	ands	r3, r2
 8004f22:	2b10      	cmp	r3, #16
 8004f24:	d103      	bne.n	8004f2e <UART_RxISR_16BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2210      	movs	r2, #16
 8004f2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	225c      	movs	r2, #92	@ 0x5c
 8004f32:	5a9a      	ldrh	r2, [r3, r2]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	0011      	movs	r1, r2
 8004f38:	0018      	movs	r0, r3
 8004f3a:	f7fe feae 	bl	8003c9a <HAL_UARTEx_RxEventCallback>
 8004f3e:	e003      	b.n	8004f48 <UART_RxISR_16BIT_FIFOEN+0x274>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	0018      	movs	r0, r3
 8004f44:	f7fe fe99 	bl	8003c7a <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004f48:	2376      	movs	r3, #118	@ 0x76
 8004f4a:	18fb      	adds	r3, r7, r3
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d006      	beq.n	8004f60 <UART_RxISR_16BIT_FIFOEN+0x28c>
 8004f52:	2384      	movs	r3, #132	@ 0x84
 8004f54:	18fb      	adds	r3, r7, r3
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	d000      	beq.n	8004f60 <UART_RxISR_16BIT_FIFOEN+0x28c>
 8004f5e:	e6de      	b.n	8004d1e <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004f60:	205e      	movs	r0, #94	@ 0x5e
 8004f62:	183b      	adds	r3, r7, r0
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	215e      	movs	r1, #94	@ 0x5e
 8004f68:	5a52      	ldrh	r2, [r2, r1]
 8004f6a:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004f6c:	0001      	movs	r1, r0
 8004f6e:	187b      	adds	r3, r7, r1
 8004f70:	881b      	ldrh	r3, [r3, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d044      	beq.n	8005000 <UART_RxISR_16BIT_FIFOEN+0x32c>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2268      	movs	r2, #104	@ 0x68
 8004f7a:	5a9b      	ldrh	r3, [r3, r2]
 8004f7c:	187a      	adds	r2, r7, r1
 8004f7e:	8812      	ldrh	r2, [r2, #0]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d23d      	bcs.n	8005000 <UART_RxISR_16BIT_FIFOEN+0x32c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f84:	f3ef 8310 	mrs	r3, PRIMASK
 8004f88:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004f8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f8e:	2301      	movs	r3, #1
 8004f90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	f383 8810 	msr	PRIMASK, r3
}
 8004f98:	46c0      	nop			@ (mov r8, r8)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	491b      	ldr	r1, [pc, #108]	@ (8005014 <UART_RxISR_16BIT_FIFOEN+0x340>)
 8004fa6:	400a      	ands	r2, r1
 8004fa8:	609a      	str	r2, [r3, #8]
 8004faa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f383 8810 	msr	PRIMASK, r3
}
 8004fb4:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a17      	ldr	r2, [pc, #92]	@ (8005018 <UART_RxISR_16BIT_FIFOEN+0x344>)
 8004fba:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fbc:	f3ef 8310 	mrs	r3, PRIMASK
 8004fc0:	61bb      	str	r3, [r7, #24]
  return(result);
 8004fc2:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004fc4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	f383 8810 	msr	PRIMASK, r3
}
 8004fd0:	46c0      	nop			@ (mov r8, r8)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2120      	movs	r1, #32
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fe4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fe6:	6a3b      	ldr	r3, [r7, #32]
 8004fe8:	f383 8810 	msr	PRIMASK, r3
}
 8004fec:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004fee:	e007      	b.n	8005000 <UART_RxISR_16BIT_FIFOEN+0x32c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	699a      	ldr	r2, [r3, #24]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2108      	movs	r1, #8
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	619a      	str	r2, [r3, #24]
}
 8005000:	46c0      	nop			@ (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	b022      	add	sp, #136	@ 0x88
 8005006:	bd80      	pop	{r7, pc}
 8005008:	fffffeff 	.word	0xfffffeff
 800500c:	effffffe 	.word	0xeffffffe
 8005010:	fbffffff 	.word	0xfbffffff
 8005014:	efffffff 	.word	0xefffffff
 8005018:	080047ed 	.word	0x080047ed

0800501c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2284      	movs	r2, #132	@ 0x84
 8005028:	5c9b      	ldrb	r3, [r3, r2]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d101      	bne.n	8005032 <HAL_UARTEx_DisableFifoMode+0x16>
 800502e:	2302      	movs	r3, #2
 8005030:	e027      	b.n	8005082 <HAL_UARTEx_DisableFifoMode+0x66>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2284      	movs	r2, #132	@ 0x84
 8005036:	2101      	movs	r1, #1
 8005038:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2288      	movs	r2, #136	@ 0x88
 800503e:	2124      	movs	r1, #36	@ 0x24
 8005040:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2101      	movs	r1, #1
 8005056:	438a      	bics	r2, r1
 8005058:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	4a0b      	ldr	r2, [pc, #44]	@ (800508c <HAL_UARTEx_DisableFifoMode+0x70>)
 800505e:	4013      	ands	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2288      	movs	r2, #136	@ 0x88
 8005074:	2120      	movs	r1, #32
 8005076:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2284      	movs	r2, #132	@ 0x84
 800507c:	2100      	movs	r1, #0
 800507e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	0018      	movs	r0, r3
 8005084:	46bd      	mov	sp, r7
 8005086:	b004      	add	sp, #16
 8005088:	bd80      	pop	{r7, pc}
 800508a:	46c0      	nop			@ (mov r8, r8)
 800508c:	dfffffff 	.word	0xdfffffff

08005090 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2284      	movs	r2, #132	@ 0x84
 800509e:	5c9b      	ldrb	r3, [r3, r2]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d101      	bne.n	80050a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80050a4:	2302      	movs	r3, #2
 80050a6:	e02e      	b.n	8005106 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2284      	movs	r2, #132	@ 0x84
 80050ac:	2101      	movs	r1, #1
 80050ae:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2288      	movs	r2, #136	@ 0x88
 80050b4:	2124      	movs	r1, #36	@ 0x24
 80050b6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2101      	movs	r1, #1
 80050cc:	438a      	bics	r2, r1
 80050ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	00db      	lsls	r3, r3, #3
 80050d8:	08d9      	lsrs	r1, r3, #3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	0018      	movs	r0, r3
 80050e8:	f000 f854 	bl	8005194 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2288      	movs	r2, #136	@ 0x88
 80050f8:	2120      	movs	r1, #32
 80050fa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2284      	movs	r2, #132	@ 0x84
 8005100:	2100      	movs	r1, #0
 8005102:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	0018      	movs	r0, r3
 8005108:	46bd      	mov	sp, r7
 800510a:	b004      	add	sp, #16
 800510c:	bd80      	pop	{r7, pc}
	...

08005110 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2284      	movs	r2, #132	@ 0x84
 800511e:	5c9b      	ldrb	r3, [r3, r2]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d101      	bne.n	8005128 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005124:	2302      	movs	r3, #2
 8005126:	e02f      	b.n	8005188 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2284      	movs	r2, #132	@ 0x84
 800512c:	2101      	movs	r1, #1
 800512e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2288      	movs	r2, #136	@ 0x88
 8005134:	2124      	movs	r1, #36	@ 0x24
 8005136:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2101      	movs	r1, #1
 800514c:	438a      	bics	r2, r1
 800514e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	4a0e      	ldr	r2, [pc, #56]	@ (8005190 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005158:	4013      	ands	r3, r2
 800515a:	0019      	movs	r1, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	683a      	ldr	r2, [r7, #0]
 8005162:	430a      	orrs	r2, r1
 8005164:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	0018      	movs	r0, r3
 800516a:	f000 f813 	bl	8005194 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2288      	movs	r2, #136	@ 0x88
 800517a:	2120      	movs	r1, #32
 800517c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2284      	movs	r2, #132	@ 0x84
 8005182:	2100      	movs	r1, #0
 8005184:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	0018      	movs	r0, r3
 800518a:	46bd      	mov	sp, r7
 800518c:	b004      	add	sp, #16
 800518e:	bd80      	pop	{r7, pc}
 8005190:	f1ffffff 	.word	0xf1ffffff

08005194 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d108      	bne.n	80051b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	226a      	movs	r2, #106	@ 0x6a
 80051a8:	2101      	movs	r1, #1
 80051aa:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2268      	movs	r2, #104	@ 0x68
 80051b0:	2101      	movs	r1, #1
 80051b2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80051b4:	e043      	b.n	800523e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80051b6:	260f      	movs	r6, #15
 80051b8:	19bb      	adds	r3, r7, r6
 80051ba:	2208      	movs	r2, #8
 80051bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80051be:	200e      	movs	r0, #14
 80051c0:	183b      	adds	r3, r7, r0
 80051c2:	2208      	movs	r2, #8
 80051c4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	0e5b      	lsrs	r3, r3, #25
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	240d      	movs	r4, #13
 80051d2:	193b      	adds	r3, r7, r4
 80051d4:	2107      	movs	r1, #7
 80051d6:	400a      	ands	r2, r1
 80051d8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	0f5b      	lsrs	r3, r3, #29
 80051e2:	b2da      	uxtb	r2, r3
 80051e4:	250c      	movs	r5, #12
 80051e6:	197b      	adds	r3, r7, r5
 80051e8:	2107      	movs	r1, #7
 80051ea:	400a      	ands	r2, r1
 80051ec:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80051ee:	183b      	adds	r3, r7, r0
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	197a      	adds	r2, r7, r5
 80051f4:	7812      	ldrb	r2, [r2, #0]
 80051f6:	4914      	ldr	r1, [pc, #80]	@ (8005248 <UARTEx_SetNbDataToProcess+0xb4>)
 80051f8:	5c8a      	ldrb	r2, [r1, r2]
 80051fa:	435a      	muls	r2, r3
 80051fc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80051fe:	197b      	adds	r3, r7, r5
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	4a12      	ldr	r2, [pc, #72]	@ (800524c <UARTEx_SetNbDataToProcess+0xb8>)
 8005204:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005206:	0019      	movs	r1, r3
 8005208:	f7fb f816 	bl	8000238 <__divsi3>
 800520c:	0003      	movs	r3, r0
 800520e:	b299      	uxth	r1, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	226a      	movs	r2, #106	@ 0x6a
 8005214:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005216:	19bb      	adds	r3, r7, r6
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	193a      	adds	r2, r7, r4
 800521c:	7812      	ldrb	r2, [r2, #0]
 800521e:	490a      	ldr	r1, [pc, #40]	@ (8005248 <UARTEx_SetNbDataToProcess+0xb4>)
 8005220:	5c8a      	ldrb	r2, [r1, r2]
 8005222:	435a      	muls	r2, r3
 8005224:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005226:	193b      	adds	r3, r7, r4
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	4a08      	ldr	r2, [pc, #32]	@ (800524c <UARTEx_SetNbDataToProcess+0xb8>)
 800522c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800522e:	0019      	movs	r1, r3
 8005230:	f7fb f802 	bl	8000238 <__divsi3>
 8005234:	0003      	movs	r3, r0
 8005236:	b299      	uxth	r1, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2268      	movs	r2, #104	@ 0x68
 800523c:	5299      	strh	r1, [r3, r2]
}
 800523e:	46c0      	nop			@ (mov r8, r8)
 8005240:	46bd      	mov	sp, r7
 8005242:	b005      	add	sp, #20
 8005244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005246:	46c0      	nop			@ (mov r8, r8)
 8005248:	08005c30 	.word	0x08005c30
 800524c:	08005c38 	.word	0x08005c38

08005250 <siprintf>:
 8005250:	b40e      	push	{r1, r2, r3}
 8005252:	b510      	push	{r4, lr}
 8005254:	2400      	movs	r4, #0
 8005256:	490c      	ldr	r1, [pc, #48]	@ (8005288 <siprintf+0x38>)
 8005258:	b09d      	sub	sp, #116	@ 0x74
 800525a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800525c:	9002      	str	r0, [sp, #8]
 800525e:	9006      	str	r0, [sp, #24]
 8005260:	9107      	str	r1, [sp, #28]
 8005262:	9104      	str	r1, [sp, #16]
 8005264:	4809      	ldr	r0, [pc, #36]	@ (800528c <siprintf+0x3c>)
 8005266:	490a      	ldr	r1, [pc, #40]	@ (8005290 <siprintf+0x40>)
 8005268:	cb04      	ldmia	r3!, {r2}
 800526a:	9105      	str	r1, [sp, #20]
 800526c:	6800      	ldr	r0, [r0, #0]
 800526e:	a902      	add	r1, sp, #8
 8005270:	9301      	str	r3, [sp, #4]
 8005272:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005274:	f000 f99e 	bl	80055b4 <_svfiprintf_r>
 8005278:	9b02      	ldr	r3, [sp, #8]
 800527a:	701c      	strb	r4, [r3, #0]
 800527c:	b01d      	add	sp, #116	@ 0x74
 800527e:	bc10      	pop	{r4}
 8005280:	bc08      	pop	{r3}
 8005282:	b003      	add	sp, #12
 8005284:	4718      	bx	r3
 8005286:	46c0      	nop			@ (mov r8, r8)
 8005288:	7fffffff 	.word	0x7fffffff
 800528c:	20000010 	.word	0x20000010
 8005290:	ffff0208 	.word	0xffff0208

08005294 <memset>:
 8005294:	0003      	movs	r3, r0
 8005296:	1882      	adds	r2, r0, r2
 8005298:	4293      	cmp	r3, r2
 800529a:	d100      	bne.n	800529e <memset+0xa>
 800529c:	4770      	bx	lr
 800529e:	7019      	strb	r1, [r3, #0]
 80052a0:	3301      	adds	r3, #1
 80052a2:	e7f9      	b.n	8005298 <memset+0x4>

080052a4 <__errno>:
 80052a4:	4b01      	ldr	r3, [pc, #4]	@ (80052ac <__errno+0x8>)
 80052a6:	6818      	ldr	r0, [r3, #0]
 80052a8:	4770      	bx	lr
 80052aa:	46c0      	nop			@ (mov r8, r8)
 80052ac:	20000010 	.word	0x20000010

080052b0 <__libc_init_array>:
 80052b0:	b570      	push	{r4, r5, r6, lr}
 80052b2:	2600      	movs	r6, #0
 80052b4:	4c0c      	ldr	r4, [pc, #48]	@ (80052e8 <__libc_init_array+0x38>)
 80052b6:	4d0d      	ldr	r5, [pc, #52]	@ (80052ec <__libc_init_array+0x3c>)
 80052b8:	1b64      	subs	r4, r4, r5
 80052ba:	10a4      	asrs	r4, r4, #2
 80052bc:	42a6      	cmp	r6, r4
 80052be:	d109      	bne.n	80052d4 <__libc_init_array+0x24>
 80052c0:	2600      	movs	r6, #0
 80052c2:	f000 fc61 	bl	8005b88 <_init>
 80052c6:	4c0a      	ldr	r4, [pc, #40]	@ (80052f0 <__libc_init_array+0x40>)
 80052c8:	4d0a      	ldr	r5, [pc, #40]	@ (80052f4 <__libc_init_array+0x44>)
 80052ca:	1b64      	subs	r4, r4, r5
 80052cc:	10a4      	asrs	r4, r4, #2
 80052ce:	42a6      	cmp	r6, r4
 80052d0:	d105      	bne.n	80052de <__libc_init_array+0x2e>
 80052d2:	bd70      	pop	{r4, r5, r6, pc}
 80052d4:	00b3      	lsls	r3, r6, #2
 80052d6:	58eb      	ldr	r3, [r5, r3]
 80052d8:	4798      	blx	r3
 80052da:	3601      	adds	r6, #1
 80052dc:	e7ee      	b.n	80052bc <__libc_init_array+0xc>
 80052de:	00b3      	lsls	r3, r6, #2
 80052e0:	58eb      	ldr	r3, [r5, r3]
 80052e2:	4798      	blx	r3
 80052e4:	3601      	adds	r6, #1
 80052e6:	e7f2      	b.n	80052ce <__libc_init_array+0x1e>
 80052e8:	08005c74 	.word	0x08005c74
 80052ec:	08005c74 	.word	0x08005c74
 80052f0:	08005c78 	.word	0x08005c78
 80052f4:	08005c74 	.word	0x08005c74

080052f8 <__retarget_lock_acquire_recursive>:
 80052f8:	4770      	bx	lr

080052fa <__retarget_lock_release_recursive>:
 80052fa:	4770      	bx	lr

080052fc <_free_r>:
 80052fc:	b570      	push	{r4, r5, r6, lr}
 80052fe:	0005      	movs	r5, r0
 8005300:	1e0c      	subs	r4, r1, #0
 8005302:	d010      	beq.n	8005326 <_free_r+0x2a>
 8005304:	3c04      	subs	r4, #4
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	2b00      	cmp	r3, #0
 800530a:	da00      	bge.n	800530e <_free_r+0x12>
 800530c:	18e4      	adds	r4, r4, r3
 800530e:	0028      	movs	r0, r5
 8005310:	f000 f8e0 	bl	80054d4 <__malloc_lock>
 8005314:	4a1d      	ldr	r2, [pc, #116]	@ (800538c <_free_r+0x90>)
 8005316:	6813      	ldr	r3, [r2, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d105      	bne.n	8005328 <_free_r+0x2c>
 800531c:	6063      	str	r3, [r4, #4]
 800531e:	6014      	str	r4, [r2, #0]
 8005320:	0028      	movs	r0, r5
 8005322:	f000 f8df 	bl	80054e4 <__malloc_unlock>
 8005326:	bd70      	pop	{r4, r5, r6, pc}
 8005328:	42a3      	cmp	r3, r4
 800532a:	d908      	bls.n	800533e <_free_r+0x42>
 800532c:	6820      	ldr	r0, [r4, #0]
 800532e:	1821      	adds	r1, r4, r0
 8005330:	428b      	cmp	r3, r1
 8005332:	d1f3      	bne.n	800531c <_free_r+0x20>
 8005334:	6819      	ldr	r1, [r3, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	1809      	adds	r1, r1, r0
 800533a:	6021      	str	r1, [r4, #0]
 800533c:	e7ee      	b.n	800531c <_free_r+0x20>
 800533e:	001a      	movs	r2, r3
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <_free_r+0x4e>
 8005346:	42a3      	cmp	r3, r4
 8005348:	d9f9      	bls.n	800533e <_free_r+0x42>
 800534a:	6811      	ldr	r1, [r2, #0]
 800534c:	1850      	adds	r0, r2, r1
 800534e:	42a0      	cmp	r0, r4
 8005350:	d10b      	bne.n	800536a <_free_r+0x6e>
 8005352:	6820      	ldr	r0, [r4, #0]
 8005354:	1809      	adds	r1, r1, r0
 8005356:	1850      	adds	r0, r2, r1
 8005358:	6011      	str	r1, [r2, #0]
 800535a:	4283      	cmp	r3, r0
 800535c:	d1e0      	bne.n	8005320 <_free_r+0x24>
 800535e:	6818      	ldr	r0, [r3, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	1841      	adds	r1, r0, r1
 8005364:	6011      	str	r1, [r2, #0]
 8005366:	6053      	str	r3, [r2, #4]
 8005368:	e7da      	b.n	8005320 <_free_r+0x24>
 800536a:	42a0      	cmp	r0, r4
 800536c:	d902      	bls.n	8005374 <_free_r+0x78>
 800536e:	230c      	movs	r3, #12
 8005370:	602b      	str	r3, [r5, #0]
 8005372:	e7d5      	b.n	8005320 <_free_r+0x24>
 8005374:	6820      	ldr	r0, [r4, #0]
 8005376:	1821      	adds	r1, r4, r0
 8005378:	428b      	cmp	r3, r1
 800537a:	d103      	bne.n	8005384 <_free_r+0x88>
 800537c:	6819      	ldr	r1, [r3, #0]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	1809      	adds	r1, r1, r0
 8005382:	6021      	str	r1, [r4, #0]
 8005384:	6063      	str	r3, [r4, #4]
 8005386:	6054      	str	r4, [r2, #4]
 8005388:	e7ca      	b.n	8005320 <_free_r+0x24>
 800538a:	46c0      	nop			@ (mov r8, r8)
 800538c:	20000328 	.word	0x20000328

08005390 <sbrk_aligned>:
 8005390:	b570      	push	{r4, r5, r6, lr}
 8005392:	4e0f      	ldr	r6, [pc, #60]	@ (80053d0 <sbrk_aligned+0x40>)
 8005394:	000d      	movs	r5, r1
 8005396:	6831      	ldr	r1, [r6, #0]
 8005398:	0004      	movs	r4, r0
 800539a:	2900      	cmp	r1, #0
 800539c:	d102      	bne.n	80053a4 <sbrk_aligned+0x14>
 800539e:	f000 fb95 	bl	8005acc <_sbrk_r>
 80053a2:	6030      	str	r0, [r6, #0]
 80053a4:	0029      	movs	r1, r5
 80053a6:	0020      	movs	r0, r4
 80053a8:	f000 fb90 	bl	8005acc <_sbrk_r>
 80053ac:	1c43      	adds	r3, r0, #1
 80053ae:	d103      	bne.n	80053b8 <sbrk_aligned+0x28>
 80053b0:	2501      	movs	r5, #1
 80053b2:	426d      	negs	r5, r5
 80053b4:	0028      	movs	r0, r5
 80053b6:	bd70      	pop	{r4, r5, r6, pc}
 80053b8:	2303      	movs	r3, #3
 80053ba:	1cc5      	adds	r5, r0, #3
 80053bc:	439d      	bics	r5, r3
 80053be:	42a8      	cmp	r0, r5
 80053c0:	d0f8      	beq.n	80053b4 <sbrk_aligned+0x24>
 80053c2:	1a29      	subs	r1, r5, r0
 80053c4:	0020      	movs	r0, r4
 80053c6:	f000 fb81 	bl	8005acc <_sbrk_r>
 80053ca:	3001      	adds	r0, #1
 80053cc:	d1f2      	bne.n	80053b4 <sbrk_aligned+0x24>
 80053ce:	e7ef      	b.n	80053b0 <sbrk_aligned+0x20>
 80053d0:	20000324 	.word	0x20000324

080053d4 <_malloc_r>:
 80053d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053d6:	2203      	movs	r2, #3
 80053d8:	1ccb      	adds	r3, r1, #3
 80053da:	4393      	bics	r3, r2
 80053dc:	3308      	adds	r3, #8
 80053de:	0005      	movs	r5, r0
 80053e0:	001f      	movs	r7, r3
 80053e2:	2b0c      	cmp	r3, #12
 80053e4:	d234      	bcs.n	8005450 <_malloc_r+0x7c>
 80053e6:	270c      	movs	r7, #12
 80053e8:	42b9      	cmp	r1, r7
 80053ea:	d833      	bhi.n	8005454 <_malloc_r+0x80>
 80053ec:	0028      	movs	r0, r5
 80053ee:	f000 f871 	bl	80054d4 <__malloc_lock>
 80053f2:	4e37      	ldr	r6, [pc, #220]	@ (80054d0 <_malloc_r+0xfc>)
 80053f4:	6833      	ldr	r3, [r6, #0]
 80053f6:	001c      	movs	r4, r3
 80053f8:	2c00      	cmp	r4, #0
 80053fa:	d12f      	bne.n	800545c <_malloc_r+0x88>
 80053fc:	0039      	movs	r1, r7
 80053fe:	0028      	movs	r0, r5
 8005400:	f7ff ffc6 	bl	8005390 <sbrk_aligned>
 8005404:	0004      	movs	r4, r0
 8005406:	1c43      	adds	r3, r0, #1
 8005408:	d15f      	bne.n	80054ca <_malloc_r+0xf6>
 800540a:	6834      	ldr	r4, [r6, #0]
 800540c:	9400      	str	r4, [sp, #0]
 800540e:	9b00      	ldr	r3, [sp, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d14a      	bne.n	80054aa <_malloc_r+0xd6>
 8005414:	2c00      	cmp	r4, #0
 8005416:	d052      	beq.n	80054be <_malloc_r+0xea>
 8005418:	6823      	ldr	r3, [r4, #0]
 800541a:	0028      	movs	r0, r5
 800541c:	18e3      	adds	r3, r4, r3
 800541e:	9900      	ldr	r1, [sp, #0]
 8005420:	9301      	str	r3, [sp, #4]
 8005422:	f000 fb53 	bl	8005acc <_sbrk_r>
 8005426:	9b01      	ldr	r3, [sp, #4]
 8005428:	4283      	cmp	r3, r0
 800542a:	d148      	bne.n	80054be <_malloc_r+0xea>
 800542c:	6823      	ldr	r3, [r4, #0]
 800542e:	0028      	movs	r0, r5
 8005430:	1aff      	subs	r7, r7, r3
 8005432:	0039      	movs	r1, r7
 8005434:	f7ff ffac 	bl	8005390 <sbrk_aligned>
 8005438:	3001      	adds	r0, #1
 800543a:	d040      	beq.n	80054be <_malloc_r+0xea>
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	19db      	adds	r3, r3, r7
 8005440:	6023      	str	r3, [r4, #0]
 8005442:	6833      	ldr	r3, [r6, #0]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	2a00      	cmp	r2, #0
 8005448:	d133      	bne.n	80054b2 <_malloc_r+0xde>
 800544a:	9b00      	ldr	r3, [sp, #0]
 800544c:	6033      	str	r3, [r6, #0]
 800544e:	e019      	b.n	8005484 <_malloc_r+0xb0>
 8005450:	2b00      	cmp	r3, #0
 8005452:	dac9      	bge.n	80053e8 <_malloc_r+0x14>
 8005454:	230c      	movs	r3, #12
 8005456:	602b      	str	r3, [r5, #0]
 8005458:	2000      	movs	r0, #0
 800545a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800545c:	6821      	ldr	r1, [r4, #0]
 800545e:	1bc9      	subs	r1, r1, r7
 8005460:	d420      	bmi.n	80054a4 <_malloc_r+0xd0>
 8005462:	290b      	cmp	r1, #11
 8005464:	d90a      	bls.n	800547c <_malloc_r+0xa8>
 8005466:	19e2      	adds	r2, r4, r7
 8005468:	6027      	str	r7, [r4, #0]
 800546a:	42a3      	cmp	r3, r4
 800546c:	d104      	bne.n	8005478 <_malloc_r+0xa4>
 800546e:	6032      	str	r2, [r6, #0]
 8005470:	6863      	ldr	r3, [r4, #4]
 8005472:	6011      	str	r1, [r2, #0]
 8005474:	6053      	str	r3, [r2, #4]
 8005476:	e005      	b.n	8005484 <_malloc_r+0xb0>
 8005478:	605a      	str	r2, [r3, #4]
 800547a:	e7f9      	b.n	8005470 <_malloc_r+0x9c>
 800547c:	6862      	ldr	r2, [r4, #4]
 800547e:	42a3      	cmp	r3, r4
 8005480:	d10e      	bne.n	80054a0 <_malloc_r+0xcc>
 8005482:	6032      	str	r2, [r6, #0]
 8005484:	0028      	movs	r0, r5
 8005486:	f000 f82d 	bl	80054e4 <__malloc_unlock>
 800548a:	0020      	movs	r0, r4
 800548c:	2207      	movs	r2, #7
 800548e:	300b      	adds	r0, #11
 8005490:	1d23      	adds	r3, r4, #4
 8005492:	4390      	bics	r0, r2
 8005494:	1ac2      	subs	r2, r0, r3
 8005496:	4298      	cmp	r0, r3
 8005498:	d0df      	beq.n	800545a <_malloc_r+0x86>
 800549a:	1a1b      	subs	r3, r3, r0
 800549c:	50a3      	str	r3, [r4, r2]
 800549e:	e7dc      	b.n	800545a <_malloc_r+0x86>
 80054a0:	605a      	str	r2, [r3, #4]
 80054a2:	e7ef      	b.n	8005484 <_malloc_r+0xb0>
 80054a4:	0023      	movs	r3, r4
 80054a6:	6864      	ldr	r4, [r4, #4]
 80054a8:	e7a6      	b.n	80053f8 <_malloc_r+0x24>
 80054aa:	9c00      	ldr	r4, [sp, #0]
 80054ac:	6863      	ldr	r3, [r4, #4]
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	e7ad      	b.n	800540e <_malloc_r+0x3a>
 80054b2:	001a      	movs	r2, r3
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	42a3      	cmp	r3, r4
 80054b8:	d1fb      	bne.n	80054b2 <_malloc_r+0xde>
 80054ba:	2300      	movs	r3, #0
 80054bc:	e7da      	b.n	8005474 <_malloc_r+0xa0>
 80054be:	230c      	movs	r3, #12
 80054c0:	0028      	movs	r0, r5
 80054c2:	602b      	str	r3, [r5, #0]
 80054c4:	f000 f80e 	bl	80054e4 <__malloc_unlock>
 80054c8:	e7c6      	b.n	8005458 <_malloc_r+0x84>
 80054ca:	6007      	str	r7, [r0, #0]
 80054cc:	e7da      	b.n	8005484 <_malloc_r+0xb0>
 80054ce:	46c0      	nop			@ (mov r8, r8)
 80054d0:	20000328 	.word	0x20000328

080054d4 <__malloc_lock>:
 80054d4:	b510      	push	{r4, lr}
 80054d6:	4802      	ldr	r0, [pc, #8]	@ (80054e0 <__malloc_lock+0xc>)
 80054d8:	f7ff ff0e 	bl	80052f8 <__retarget_lock_acquire_recursive>
 80054dc:	bd10      	pop	{r4, pc}
 80054de:	46c0      	nop			@ (mov r8, r8)
 80054e0:	20000320 	.word	0x20000320

080054e4 <__malloc_unlock>:
 80054e4:	b510      	push	{r4, lr}
 80054e6:	4802      	ldr	r0, [pc, #8]	@ (80054f0 <__malloc_unlock+0xc>)
 80054e8:	f7ff ff07 	bl	80052fa <__retarget_lock_release_recursive>
 80054ec:	bd10      	pop	{r4, pc}
 80054ee:	46c0      	nop			@ (mov r8, r8)
 80054f0:	20000320 	.word	0x20000320

080054f4 <__ssputs_r>:
 80054f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054f6:	688e      	ldr	r6, [r1, #8]
 80054f8:	b085      	sub	sp, #20
 80054fa:	001f      	movs	r7, r3
 80054fc:	000c      	movs	r4, r1
 80054fe:	680b      	ldr	r3, [r1, #0]
 8005500:	9002      	str	r0, [sp, #8]
 8005502:	9203      	str	r2, [sp, #12]
 8005504:	42be      	cmp	r6, r7
 8005506:	d830      	bhi.n	800556a <__ssputs_r+0x76>
 8005508:	210c      	movs	r1, #12
 800550a:	5e62      	ldrsh	r2, [r4, r1]
 800550c:	2190      	movs	r1, #144	@ 0x90
 800550e:	00c9      	lsls	r1, r1, #3
 8005510:	420a      	tst	r2, r1
 8005512:	d028      	beq.n	8005566 <__ssputs_r+0x72>
 8005514:	2003      	movs	r0, #3
 8005516:	6921      	ldr	r1, [r4, #16]
 8005518:	1a5b      	subs	r3, r3, r1
 800551a:	9301      	str	r3, [sp, #4]
 800551c:	6963      	ldr	r3, [r4, #20]
 800551e:	4343      	muls	r3, r0
 8005520:	9801      	ldr	r0, [sp, #4]
 8005522:	0fdd      	lsrs	r5, r3, #31
 8005524:	18ed      	adds	r5, r5, r3
 8005526:	1c7b      	adds	r3, r7, #1
 8005528:	181b      	adds	r3, r3, r0
 800552a:	106d      	asrs	r5, r5, #1
 800552c:	42ab      	cmp	r3, r5
 800552e:	d900      	bls.n	8005532 <__ssputs_r+0x3e>
 8005530:	001d      	movs	r5, r3
 8005532:	0552      	lsls	r2, r2, #21
 8005534:	d528      	bpl.n	8005588 <__ssputs_r+0x94>
 8005536:	0029      	movs	r1, r5
 8005538:	9802      	ldr	r0, [sp, #8]
 800553a:	f7ff ff4b 	bl	80053d4 <_malloc_r>
 800553e:	1e06      	subs	r6, r0, #0
 8005540:	d02c      	beq.n	800559c <__ssputs_r+0xa8>
 8005542:	9a01      	ldr	r2, [sp, #4]
 8005544:	6921      	ldr	r1, [r4, #16]
 8005546:	f000 fade 	bl	8005b06 <memcpy>
 800554a:	89a2      	ldrh	r2, [r4, #12]
 800554c:	4b18      	ldr	r3, [pc, #96]	@ (80055b0 <__ssputs_r+0xbc>)
 800554e:	401a      	ands	r2, r3
 8005550:	2380      	movs	r3, #128	@ 0x80
 8005552:	4313      	orrs	r3, r2
 8005554:	81a3      	strh	r3, [r4, #12]
 8005556:	9b01      	ldr	r3, [sp, #4]
 8005558:	6126      	str	r6, [r4, #16]
 800555a:	18f6      	adds	r6, r6, r3
 800555c:	6026      	str	r6, [r4, #0]
 800555e:	003e      	movs	r6, r7
 8005560:	6165      	str	r5, [r4, #20]
 8005562:	1aed      	subs	r5, r5, r3
 8005564:	60a5      	str	r5, [r4, #8]
 8005566:	42be      	cmp	r6, r7
 8005568:	d900      	bls.n	800556c <__ssputs_r+0x78>
 800556a:	003e      	movs	r6, r7
 800556c:	0032      	movs	r2, r6
 800556e:	9903      	ldr	r1, [sp, #12]
 8005570:	6820      	ldr	r0, [r4, #0]
 8005572:	f000 fa99 	bl	8005aa8 <memmove>
 8005576:	2000      	movs	r0, #0
 8005578:	68a3      	ldr	r3, [r4, #8]
 800557a:	1b9b      	subs	r3, r3, r6
 800557c:	60a3      	str	r3, [r4, #8]
 800557e:	6823      	ldr	r3, [r4, #0]
 8005580:	199b      	adds	r3, r3, r6
 8005582:	6023      	str	r3, [r4, #0]
 8005584:	b005      	add	sp, #20
 8005586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005588:	002a      	movs	r2, r5
 800558a:	9802      	ldr	r0, [sp, #8]
 800558c:	f000 fac4 	bl	8005b18 <_realloc_r>
 8005590:	1e06      	subs	r6, r0, #0
 8005592:	d1e0      	bne.n	8005556 <__ssputs_r+0x62>
 8005594:	6921      	ldr	r1, [r4, #16]
 8005596:	9802      	ldr	r0, [sp, #8]
 8005598:	f7ff feb0 	bl	80052fc <_free_r>
 800559c:	230c      	movs	r3, #12
 800559e:	2001      	movs	r0, #1
 80055a0:	9a02      	ldr	r2, [sp, #8]
 80055a2:	4240      	negs	r0, r0
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	89a2      	ldrh	r2, [r4, #12]
 80055a8:	3334      	adds	r3, #52	@ 0x34
 80055aa:	4313      	orrs	r3, r2
 80055ac:	81a3      	strh	r3, [r4, #12]
 80055ae:	e7e9      	b.n	8005584 <__ssputs_r+0x90>
 80055b0:	fffffb7f 	.word	0xfffffb7f

080055b4 <_svfiprintf_r>:
 80055b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055b6:	b0a1      	sub	sp, #132	@ 0x84
 80055b8:	9003      	str	r0, [sp, #12]
 80055ba:	001d      	movs	r5, r3
 80055bc:	898b      	ldrh	r3, [r1, #12]
 80055be:	000f      	movs	r7, r1
 80055c0:	0016      	movs	r6, r2
 80055c2:	061b      	lsls	r3, r3, #24
 80055c4:	d511      	bpl.n	80055ea <_svfiprintf_r+0x36>
 80055c6:	690b      	ldr	r3, [r1, #16]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10e      	bne.n	80055ea <_svfiprintf_r+0x36>
 80055cc:	2140      	movs	r1, #64	@ 0x40
 80055ce:	f7ff ff01 	bl	80053d4 <_malloc_r>
 80055d2:	6038      	str	r0, [r7, #0]
 80055d4:	6138      	str	r0, [r7, #16]
 80055d6:	2800      	cmp	r0, #0
 80055d8:	d105      	bne.n	80055e6 <_svfiprintf_r+0x32>
 80055da:	230c      	movs	r3, #12
 80055dc:	9a03      	ldr	r2, [sp, #12]
 80055de:	6013      	str	r3, [r2, #0]
 80055e0:	2001      	movs	r0, #1
 80055e2:	4240      	negs	r0, r0
 80055e4:	e0cf      	b.n	8005786 <_svfiprintf_r+0x1d2>
 80055e6:	2340      	movs	r3, #64	@ 0x40
 80055e8:	617b      	str	r3, [r7, #20]
 80055ea:	2300      	movs	r3, #0
 80055ec:	ac08      	add	r4, sp, #32
 80055ee:	6163      	str	r3, [r4, #20]
 80055f0:	3320      	adds	r3, #32
 80055f2:	7663      	strb	r3, [r4, #25]
 80055f4:	3310      	adds	r3, #16
 80055f6:	76a3      	strb	r3, [r4, #26]
 80055f8:	9507      	str	r5, [sp, #28]
 80055fa:	0035      	movs	r5, r6
 80055fc:	782b      	ldrb	r3, [r5, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <_svfiprintf_r+0x52>
 8005602:	2b25      	cmp	r3, #37	@ 0x25
 8005604:	d148      	bne.n	8005698 <_svfiprintf_r+0xe4>
 8005606:	1bab      	subs	r3, r5, r6
 8005608:	9305      	str	r3, [sp, #20]
 800560a:	42b5      	cmp	r5, r6
 800560c:	d00b      	beq.n	8005626 <_svfiprintf_r+0x72>
 800560e:	0032      	movs	r2, r6
 8005610:	0039      	movs	r1, r7
 8005612:	9803      	ldr	r0, [sp, #12]
 8005614:	f7ff ff6e 	bl	80054f4 <__ssputs_r>
 8005618:	3001      	adds	r0, #1
 800561a:	d100      	bne.n	800561e <_svfiprintf_r+0x6a>
 800561c:	e0ae      	b.n	800577c <_svfiprintf_r+0x1c8>
 800561e:	6963      	ldr	r3, [r4, #20]
 8005620:	9a05      	ldr	r2, [sp, #20]
 8005622:	189b      	adds	r3, r3, r2
 8005624:	6163      	str	r3, [r4, #20]
 8005626:	782b      	ldrb	r3, [r5, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d100      	bne.n	800562e <_svfiprintf_r+0x7a>
 800562c:	e0a6      	b.n	800577c <_svfiprintf_r+0x1c8>
 800562e:	2201      	movs	r2, #1
 8005630:	2300      	movs	r3, #0
 8005632:	4252      	negs	r2, r2
 8005634:	6062      	str	r2, [r4, #4]
 8005636:	a904      	add	r1, sp, #16
 8005638:	3254      	adds	r2, #84	@ 0x54
 800563a:	1852      	adds	r2, r2, r1
 800563c:	1c6e      	adds	r6, r5, #1
 800563e:	6023      	str	r3, [r4, #0]
 8005640:	60e3      	str	r3, [r4, #12]
 8005642:	60a3      	str	r3, [r4, #8]
 8005644:	7013      	strb	r3, [r2, #0]
 8005646:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005648:	4b54      	ldr	r3, [pc, #336]	@ (800579c <_svfiprintf_r+0x1e8>)
 800564a:	2205      	movs	r2, #5
 800564c:	0018      	movs	r0, r3
 800564e:	7831      	ldrb	r1, [r6, #0]
 8005650:	9305      	str	r3, [sp, #20]
 8005652:	f000 fa4d 	bl	8005af0 <memchr>
 8005656:	1c75      	adds	r5, r6, #1
 8005658:	2800      	cmp	r0, #0
 800565a:	d11f      	bne.n	800569c <_svfiprintf_r+0xe8>
 800565c:	6822      	ldr	r2, [r4, #0]
 800565e:	06d3      	lsls	r3, r2, #27
 8005660:	d504      	bpl.n	800566c <_svfiprintf_r+0xb8>
 8005662:	2353      	movs	r3, #83	@ 0x53
 8005664:	a904      	add	r1, sp, #16
 8005666:	185b      	adds	r3, r3, r1
 8005668:	2120      	movs	r1, #32
 800566a:	7019      	strb	r1, [r3, #0]
 800566c:	0713      	lsls	r3, r2, #28
 800566e:	d504      	bpl.n	800567a <_svfiprintf_r+0xc6>
 8005670:	2353      	movs	r3, #83	@ 0x53
 8005672:	a904      	add	r1, sp, #16
 8005674:	185b      	adds	r3, r3, r1
 8005676:	212b      	movs	r1, #43	@ 0x2b
 8005678:	7019      	strb	r1, [r3, #0]
 800567a:	7833      	ldrb	r3, [r6, #0]
 800567c:	2b2a      	cmp	r3, #42	@ 0x2a
 800567e:	d016      	beq.n	80056ae <_svfiprintf_r+0xfa>
 8005680:	0035      	movs	r5, r6
 8005682:	2100      	movs	r1, #0
 8005684:	200a      	movs	r0, #10
 8005686:	68e3      	ldr	r3, [r4, #12]
 8005688:	782a      	ldrb	r2, [r5, #0]
 800568a:	1c6e      	adds	r6, r5, #1
 800568c:	3a30      	subs	r2, #48	@ 0x30
 800568e:	2a09      	cmp	r2, #9
 8005690:	d950      	bls.n	8005734 <_svfiprintf_r+0x180>
 8005692:	2900      	cmp	r1, #0
 8005694:	d111      	bne.n	80056ba <_svfiprintf_r+0x106>
 8005696:	e017      	b.n	80056c8 <_svfiprintf_r+0x114>
 8005698:	3501      	adds	r5, #1
 800569a:	e7af      	b.n	80055fc <_svfiprintf_r+0x48>
 800569c:	9b05      	ldr	r3, [sp, #20]
 800569e:	6822      	ldr	r2, [r4, #0]
 80056a0:	1ac0      	subs	r0, r0, r3
 80056a2:	2301      	movs	r3, #1
 80056a4:	4083      	lsls	r3, r0
 80056a6:	4313      	orrs	r3, r2
 80056a8:	002e      	movs	r6, r5
 80056aa:	6023      	str	r3, [r4, #0]
 80056ac:	e7cc      	b.n	8005648 <_svfiprintf_r+0x94>
 80056ae:	9b07      	ldr	r3, [sp, #28]
 80056b0:	1d19      	adds	r1, r3, #4
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	9107      	str	r1, [sp, #28]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	db01      	blt.n	80056be <_svfiprintf_r+0x10a>
 80056ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056bc:	e004      	b.n	80056c8 <_svfiprintf_r+0x114>
 80056be:	425b      	negs	r3, r3
 80056c0:	60e3      	str	r3, [r4, #12]
 80056c2:	2302      	movs	r3, #2
 80056c4:	4313      	orrs	r3, r2
 80056c6:	6023      	str	r3, [r4, #0]
 80056c8:	782b      	ldrb	r3, [r5, #0]
 80056ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80056cc:	d10c      	bne.n	80056e8 <_svfiprintf_r+0x134>
 80056ce:	786b      	ldrb	r3, [r5, #1]
 80056d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80056d2:	d134      	bne.n	800573e <_svfiprintf_r+0x18a>
 80056d4:	9b07      	ldr	r3, [sp, #28]
 80056d6:	3502      	adds	r5, #2
 80056d8:	1d1a      	adds	r2, r3, #4
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	9207      	str	r2, [sp, #28]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	da01      	bge.n	80056e6 <_svfiprintf_r+0x132>
 80056e2:	2301      	movs	r3, #1
 80056e4:	425b      	negs	r3, r3
 80056e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80056e8:	4e2d      	ldr	r6, [pc, #180]	@ (80057a0 <_svfiprintf_r+0x1ec>)
 80056ea:	2203      	movs	r2, #3
 80056ec:	0030      	movs	r0, r6
 80056ee:	7829      	ldrb	r1, [r5, #0]
 80056f0:	f000 f9fe 	bl	8005af0 <memchr>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	d006      	beq.n	8005706 <_svfiprintf_r+0x152>
 80056f8:	2340      	movs	r3, #64	@ 0x40
 80056fa:	1b80      	subs	r0, r0, r6
 80056fc:	4083      	lsls	r3, r0
 80056fe:	6822      	ldr	r2, [r4, #0]
 8005700:	3501      	adds	r5, #1
 8005702:	4313      	orrs	r3, r2
 8005704:	6023      	str	r3, [r4, #0]
 8005706:	7829      	ldrb	r1, [r5, #0]
 8005708:	2206      	movs	r2, #6
 800570a:	4826      	ldr	r0, [pc, #152]	@ (80057a4 <_svfiprintf_r+0x1f0>)
 800570c:	1c6e      	adds	r6, r5, #1
 800570e:	7621      	strb	r1, [r4, #24]
 8005710:	f000 f9ee 	bl	8005af0 <memchr>
 8005714:	2800      	cmp	r0, #0
 8005716:	d038      	beq.n	800578a <_svfiprintf_r+0x1d6>
 8005718:	4b23      	ldr	r3, [pc, #140]	@ (80057a8 <_svfiprintf_r+0x1f4>)
 800571a:	2b00      	cmp	r3, #0
 800571c:	d122      	bne.n	8005764 <_svfiprintf_r+0x1b0>
 800571e:	2207      	movs	r2, #7
 8005720:	9b07      	ldr	r3, [sp, #28]
 8005722:	3307      	adds	r3, #7
 8005724:	4393      	bics	r3, r2
 8005726:	3308      	adds	r3, #8
 8005728:	9307      	str	r3, [sp, #28]
 800572a:	6963      	ldr	r3, [r4, #20]
 800572c:	9a04      	ldr	r2, [sp, #16]
 800572e:	189b      	adds	r3, r3, r2
 8005730:	6163      	str	r3, [r4, #20]
 8005732:	e762      	b.n	80055fa <_svfiprintf_r+0x46>
 8005734:	4343      	muls	r3, r0
 8005736:	0035      	movs	r5, r6
 8005738:	2101      	movs	r1, #1
 800573a:	189b      	adds	r3, r3, r2
 800573c:	e7a4      	b.n	8005688 <_svfiprintf_r+0xd4>
 800573e:	2300      	movs	r3, #0
 8005740:	200a      	movs	r0, #10
 8005742:	0019      	movs	r1, r3
 8005744:	3501      	adds	r5, #1
 8005746:	6063      	str	r3, [r4, #4]
 8005748:	782a      	ldrb	r2, [r5, #0]
 800574a:	1c6e      	adds	r6, r5, #1
 800574c:	3a30      	subs	r2, #48	@ 0x30
 800574e:	2a09      	cmp	r2, #9
 8005750:	d903      	bls.n	800575a <_svfiprintf_r+0x1a6>
 8005752:	2b00      	cmp	r3, #0
 8005754:	d0c8      	beq.n	80056e8 <_svfiprintf_r+0x134>
 8005756:	9109      	str	r1, [sp, #36]	@ 0x24
 8005758:	e7c6      	b.n	80056e8 <_svfiprintf_r+0x134>
 800575a:	4341      	muls	r1, r0
 800575c:	0035      	movs	r5, r6
 800575e:	2301      	movs	r3, #1
 8005760:	1889      	adds	r1, r1, r2
 8005762:	e7f1      	b.n	8005748 <_svfiprintf_r+0x194>
 8005764:	aa07      	add	r2, sp, #28
 8005766:	9200      	str	r2, [sp, #0]
 8005768:	0021      	movs	r1, r4
 800576a:	003a      	movs	r2, r7
 800576c:	4b0f      	ldr	r3, [pc, #60]	@ (80057ac <_svfiprintf_r+0x1f8>)
 800576e:	9803      	ldr	r0, [sp, #12]
 8005770:	e000      	b.n	8005774 <_svfiprintf_r+0x1c0>
 8005772:	bf00      	nop
 8005774:	9004      	str	r0, [sp, #16]
 8005776:	9b04      	ldr	r3, [sp, #16]
 8005778:	3301      	adds	r3, #1
 800577a:	d1d6      	bne.n	800572a <_svfiprintf_r+0x176>
 800577c:	89bb      	ldrh	r3, [r7, #12]
 800577e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005780:	065b      	lsls	r3, r3, #25
 8005782:	d500      	bpl.n	8005786 <_svfiprintf_r+0x1d2>
 8005784:	e72c      	b.n	80055e0 <_svfiprintf_r+0x2c>
 8005786:	b021      	add	sp, #132	@ 0x84
 8005788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800578a:	aa07      	add	r2, sp, #28
 800578c:	9200      	str	r2, [sp, #0]
 800578e:	0021      	movs	r1, r4
 8005790:	003a      	movs	r2, r7
 8005792:	4b06      	ldr	r3, [pc, #24]	@ (80057ac <_svfiprintf_r+0x1f8>)
 8005794:	9803      	ldr	r0, [sp, #12]
 8005796:	f000 f87b 	bl	8005890 <_printf_i>
 800579a:	e7eb      	b.n	8005774 <_svfiprintf_r+0x1c0>
 800579c:	08005c40 	.word	0x08005c40
 80057a0:	08005c46 	.word	0x08005c46
 80057a4:	08005c4a 	.word	0x08005c4a
 80057a8:	00000000 	.word	0x00000000
 80057ac:	080054f5 	.word	0x080054f5

080057b0 <_printf_common>:
 80057b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057b2:	0016      	movs	r6, r2
 80057b4:	9301      	str	r3, [sp, #4]
 80057b6:	688a      	ldr	r2, [r1, #8]
 80057b8:	690b      	ldr	r3, [r1, #16]
 80057ba:	000c      	movs	r4, r1
 80057bc:	9000      	str	r0, [sp, #0]
 80057be:	4293      	cmp	r3, r2
 80057c0:	da00      	bge.n	80057c4 <_printf_common+0x14>
 80057c2:	0013      	movs	r3, r2
 80057c4:	0022      	movs	r2, r4
 80057c6:	6033      	str	r3, [r6, #0]
 80057c8:	3243      	adds	r2, #67	@ 0x43
 80057ca:	7812      	ldrb	r2, [r2, #0]
 80057cc:	2a00      	cmp	r2, #0
 80057ce:	d001      	beq.n	80057d4 <_printf_common+0x24>
 80057d0:	3301      	adds	r3, #1
 80057d2:	6033      	str	r3, [r6, #0]
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	069b      	lsls	r3, r3, #26
 80057d8:	d502      	bpl.n	80057e0 <_printf_common+0x30>
 80057da:	6833      	ldr	r3, [r6, #0]
 80057dc:	3302      	adds	r3, #2
 80057de:	6033      	str	r3, [r6, #0]
 80057e0:	6822      	ldr	r2, [r4, #0]
 80057e2:	2306      	movs	r3, #6
 80057e4:	0015      	movs	r5, r2
 80057e6:	401d      	ands	r5, r3
 80057e8:	421a      	tst	r2, r3
 80057ea:	d027      	beq.n	800583c <_printf_common+0x8c>
 80057ec:	0023      	movs	r3, r4
 80057ee:	3343      	adds	r3, #67	@ 0x43
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	1e5a      	subs	r2, r3, #1
 80057f4:	4193      	sbcs	r3, r2
 80057f6:	6822      	ldr	r2, [r4, #0]
 80057f8:	0692      	lsls	r2, r2, #26
 80057fa:	d430      	bmi.n	800585e <_printf_common+0xae>
 80057fc:	0022      	movs	r2, r4
 80057fe:	9901      	ldr	r1, [sp, #4]
 8005800:	9800      	ldr	r0, [sp, #0]
 8005802:	9d08      	ldr	r5, [sp, #32]
 8005804:	3243      	adds	r2, #67	@ 0x43
 8005806:	47a8      	blx	r5
 8005808:	3001      	adds	r0, #1
 800580a:	d025      	beq.n	8005858 <_printf_common+0xa8>
 800580c:	2206      	movs	r2, #6
 800580e:	6823      	ldr	r3, [r4, #0]
 8005810:	2500      	movs	r5, #0
 8005812:	4013      	ands	r3, r2
 8005814:	2b04      	cmp	r3, #4
 8005816:	d105      	bne.n	8005824 <_printf_common+0x74>
 8005818:	6833      	ldr	r3, [r6, #0]
 800581a:	68e5      	ldr	r5, [r4, #12]
 800581c:	1aed      	subs	r5, r5, r3
 800581e:	43eb      	mvns	r3, r5
 8005820:	17db      	asrs	r3, r3, #31
 8005822:	401d      	ands	r5, r3
 8005824:	68a3      	ldr	r3, [r4, #8]
 8005826:	6922      	ldr	r2, [r4, #16]
 8005828:	4293      	cmp	r3, r2
 800582a:	dd01      	ble.n	8005830 <_printf_common+0x80>
 800582c:	1a9b      	subs	r3, r3, r2
 800582e:	18ed      	adds	r5, r5, r3
 8005830:	2600      	movs	r6, #0
 8005832:	42b5      	cmp	r5, r6
 8005834:	d120      	bne.n	8005878 <_printf_common+0xc8>
 8005836:	2000      	movs	r0, #0
 8005838:	e010      	b.n	800585c <_printf_common+0xac>
 800583a:	3501      	adds	r5, #1
 800583c:	68e3      	ldr	r3, [r4, #12]
 800583e:	6832      	ldr	r2, [r6, #0]
 8005840:	1a9b      	subs	r3, r3, r2
 8005842:	42ab      	cmp	r3, r5
 8005844:	ddd2      	ble.n	80057ec <_printf_common+0x3c>
 8005846:	0022      	movs	r2, r4
 8005848:	2301      	movs	r3, #1
 800584a:	9901      	ldr	r1, [sp, #4]
 800584c:	9800      	ldr	r0, [sp, #0]
 800584e:	9f08      	ldr	r7, [sp, #32]
 8005850:	3219      	adds	r2, #25
 8005852:	47b8      	blx	r7
 8005854:	3001      	adds	r0, #1
 8005856:	d1f0      	bne.n	800583a <_printf_common+0x8a>
 8005858:	2001      	movs	r0, #1
 800585a:	4240      	negs	r0, r0
 800585c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800585e:	2030      	movs	r0, #48	@ 0x30
 8005860:	18e1      	adds	r1, r4, r3
 8005862:	3143      	adds	r1, #67	@ 0x43
 8005864:	7008      	strb	r0, [r1, #0]
 8005866:	0021      	movs	r1, r4
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	3145      	adds	r1, #69	@ 0x45
 800586c:	7809      	ldrb	r1, [r1, #0]
 800586e:	18a2      	adds	r2, r4, r2
 8005870:	3243      	adds	r2, #67	@ 0x43
 8005872:	3302      	adds	r3, #2
 8005874:	7011      	strb	r1, [r2, #0]
 8005876:	e7c1      	b.n	80057fc <_printf_common+0x4c>
 8005878:	0022      	movs	r2, r4
 800587a:	2301      	movs	r3, #1
 800587c:	9901      	ldr	r1, [sp, #4]
 800587e:	9800      	ldr	r0, [sp, #0]
 8005880:	9f08      	ldr	r7, [sp, #32]
 8005882:	321a      	adds	r2, #26
 8005884:	47b8      	blx	r7
 8005886:	3001      	adds	r0, #1
 8005888:	d0e6      	beq.n	8005858 <_printf_common+0xa8>
 800588a:	3601      	adds	r6, #1
 800588c:	e7d1      	b.n	8005832 <_printf_common+0x82>
	...

08005890 <_printf_i>:
 8005890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005892:	b08b      	sub	sp, #44	@ 0x2c
 8005894:	9206      	str	r2, [sp, #24]
 8005896:	000a      	movs	r2, r1
 8005898:	3243      	adds	r2, #67	@ 0x43
 800589a:	9307      	str	r3, [sp, #28]
 800589c:	9005      	str	r0, [sp, #20]
 800589e:	9203      	str	r2, [sp, #12]
 80058a0:	7e0a      	ldrb	r2, [r1, #24]
 80058a2:	000c      	movs	r4, r1
 80058a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80058a6:	2a78      	cmp	r2, #120	@ 0x78
 80058a8:	d809      	bhi.n	80058be <_printf_i+0x2e>
 80058aa:	2a62      	cmp	r2, #98	@ 0x62
 80058ac:	d80b      	bhi.n	80058c6 <_printf_i+0x36>
 80058ae:	2a00      	cmp	r2, #0
 80058b0:	d100      	bne.n	80058b4 <_printf_i+0x24>
 80058b2:	e0ba      	b.n	8005a2a <_printf_i+0x19a>
 80058b4:	497a      	ldr	r1, [pc, #488]	@ (8005aa0 <_printf_i+0x210>)
 80058b6:	9104      	str	r1, [sp, #16]
 80058b8:	2a58      	cmp	r2, #88	@ 0x58
 80058ba:	d100      	bne.n	80058be <_printf_i+0x2e>
 80058bc:	e08e      	b.n	80059dc <_printf_i+0x14c>
 80058be:	0025      	movs	r5, r4
 80058c0:	3542      	adds	r5, #66	@ 0x42
 80058c2:	702a      	strb	r2, [r5, #0]
 80058c4:	e022      	b.n	800590c <_printf_i+0x7c>
 80058c6:	0010      	movs	r0, r2
 80058c8:	3863      	subs	r0, #99	@ 0x63
 80058ca:	2815      	cmp	r0, #21
 80058cc:	d8f7      	bhi.n	80058be <_printf_i+0x2e>
 80058ce:	f7fa fc1f 	bl	8000110 <__gnu_thumb1_case_shi>
 80058d2:	0016      	.short	0x0016
 80058d4:	fff6001f 	.word	0xfff6001f
 80058d8:	fff6fff6 	.word	0xfff6fff6
 80058dc:	001ffff6 	.word	0x001ffff6
 80058e0:	fff6fff6 	.word	0xfff6fff6
 80058e4:	fff6fff6 	.word	0xfff6fff6
 80058e8:	0036009f 	.word	0x0036009f
 80058ec:	fff6007e 	.word	0xfff6007e
 80058f0:	00b0fff6 	.word	0x00b0fff6
 80058f4:	0036fff6 	.word	0x0036fff6
 80058f8:	fff6fff6 	.word	0xfff6fff6
 80058fc:	0082      	.short	0x0082
 80058fe:	0025      	movs	r5, r4
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	3542      	adds	r5, #66	@ 0x42
 8005904:	1d11      	adds	r1, r2, #4
 8005906:	6019      	str	r1, [r3, #0]
 8005908:	6813      	ldr	r3, [r2, #0]
 800590a:	702b      	strb	r3, [r5, #0]
 800590c:	2301      	movs	r3, #1
 800590e:	e09e      	b.n	8005a4e <_printf_i+0x1be>
 8005910:	6818      	ldr	r0, [r3, #0]
 8005912:	6809      	ldr	r1, [r1, #0]
 8005914:	1d02      	adds	r2, r0, #4
 8005916:	060d      	lsls	r5, r1, #24
 8005918:	d50b      	bpl.n	8005932 <_printf_i+0xa2>
 800591a:	6806      	ldr	r6, [r0, #0]
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	2e00      	cmp	r6, #0
 8005920:	da03      	bge.n	800592a <_printf_i+0x9a>
 8005922:	232d      	movs	r3, #45	@ 0x2d
 8005924:	9a03      	ldr	r2, [sp, #12]
 8005926:	4276      	negs	r6, r6
 8005928:	7013      	strb	r3, [r2, #0]
 800592a:	4b5d      	ldr	r3, [pc, #372]	@ (8005aa0 <_printf_i+0x210>)
 800592c:	270a      	movs	r7, #10
 800592e:	9304      	str	r3, [sp, #16]
 8005930:	e018      	b.n	8005964 <_printf_i+0xd4>
 8005932:	6806      	ldr	r6, [r0, #0]
 8005934:	601a      	str	r2, [r3, #0]
 8005936:	0649      	lsls	r1, r1, #25
 8005938:	d5f1      	bpl.n	800591e <_printf_i+0x8e>
 800593a:	b236      	sxth	r6, r6
 800593c:	e7ef      	b.n	800591e <_printf_i+0x8e>
 800593e:	6808      	ldr	r0, [r1, #0]
 8005940:	6819      	ldr	r1, [r3, #0]
 8005942:	c940      	ldmia	r1!, {r6}
 8005944:	0605      	lsls	r5, r0, #24
 8005946:	d402      	bmi.n	800594e <_printf_i+0xbe>
 8005948:	0640      	lsls	r0, r0, #25
 800594a:	d500      	bpl.n	800594e <_printf_i+0xbe>
 800594c:	b2b6      	uxth	r6, r6
 800594e:	6019      	str	r1, [r3, #0]
 8005950:	4b53      	ldr	r3, [pc, #332]	@ (8005aa0 <_printf_i+0x210>)
 8005952:	270a      	movs	r7, #10
 8005954:	9304      	str	r3, [sp, #16]
 8005956:	2a6f      	cmp	r2, #111	@ 0x6f
 8005958:	d100      	bne.n	800595c <_printf_i+0xcc>
 800595a:	3f02      	subs	r7, #2
 800595c:	0023      	movs	r3, r4
 800595e:	2200      	movs	r2, #0
 8005960:	3343      	adds	r3, #67	@ 0x43
 8005962:	701a      	strb	r2, [r3, #0]
 8005964:	6863      	ldr	r3, [r4, #4]
 8005966:	60a3      	str	r3, [r4, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	db06      	blt.n	800597a <_printf_i+0xea>
 800596c:	2104      	movs	r1, #4
 800596e:	6822      	ldr	r2, [r4, #0]
 8005970:	9d03      	ldr	r5, [sp, #12]
 8005972:	438a      	bics	r2, r1
 8005974:	6022      	str	r2, [r4, #0]
 8005976:	4333      	orrs	r3, r6
 8005978:	d00c      	beq.n	8005994 <_printf_i+0x104>
 800597a:	9d03      	ldr	r5, [sp, #12]
 800597c:	0030      	movs	r0, r6
 800597e:	0039      	movs	r1, r7
 8005980:	f7fa fc56 	bl	8000230 <__aeabi_uidivmod>
 8005984:	9b04      	ldr	r3, [sp, #16]
 8005986:	3d01      	subs	r5, #1
 8005988:	5c5b      	ldrb	r3, [r3, r1]
 800598a:	702b      	strb	r3, [r5, #0]
 800598c:	0033      	movs	r3, r6
 800598e:	0006      	movs	r6, r0
 8005990:	429f      	cmp	r7, r3
 8005992:	d9f3      	bls.n	800597c <_printf_i+0xec>
 8005994:	2f08      	cmp	r7, #8
 8005996:	d109      	bne.n	80059ac <_printf_i+0x11c>
 8005998:	6823      	ldr	r3, [r4, #0]
 800599a:	07db      	lsls	r3, r3, #31
 800599c:	d506      	bpl.n	80059ac <_printf_i+0x11c>
 800599e:	6862      	ldr	r2, [r4, #4]
 80059a0:	6923      	ldr	r3, [r4, #16]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	dc02      	bgt.n	80059ac <_printf_i+0x11c>
 80059a6:	2330      	movs	r3, #48	@ 0x30
 80059a8:	3d01      	subs	r5, #1
 80059aa:	702b      	strb	r3, [r5, #0]
 80059ac:	9b03      	ldr	r3, [sp, #12]
 80059ae:	1b5b      	subs	r3, r3, r5
 80059b0:	6123      	str	r3, [r4, #16]
 80059b2:	9b07      	ldr	r3, [sp, #28]
 80059b4:	0021      	movs	r1, r4
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	9805      	ldr	r0, [sp, #20]
 80059ba:	9b06      	ldr	r3, [sp, #24]
 80059bc:	aa09      	add	r2, sp, #36	@ 0x24
 80059be:	f7ff fef7 	bl	80057b0 <_printf_common>
 80059c2:	3001      	adds	r0, #1
 80059c4:	d148      	bne.n	8005a58 <_printf_i+0x1c8>
 80059c6:	2001      	movs	r0, #1
 80059c8:	4240      	negs	r0, r0
 80059ca:	b00b      	add	sp, #44	@ 0x2c
 80059cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ce:	2220      	movs	r2, #32
 80059d0:	6809      	ldr	r1, [r1, #0]
 80059d2:	430a      	orrs	r2, r1
 80059d4:	6022      	str	r2, [r4, #0]
 80059d6:	2278      	movs	r2, #120	@ 0x78
 80059d8:	4932      	ldr	r1, [pc, #200]	@ (8005aa4 <_printf_i+0x214>)
 80059da:	9104      	str	r1, [sp, #16]
 80059dc:	0021      	movs	r1, r4
 80059de:	3145      	adds	r1, #69	@ 0x45
 80059e0:	700a      	strb	r2, [r1, #0]
 80059e2:	6819      	ldr	r1, [r3, #0]
 80059e4:	6822      	ldr	r2, [r4, #0]
 80059e6:	c940      	ldmia	r1!, {r6}
 80059e8:	0610      	lsls	r0, r2, #24
 80059ea:	d402      	bmi.n	80059f2 <_printf_i+0x162>
 80059ec:	0650      	lsls	r0, r2, #25
 80059ee:	d500      	bpl.n	80059f2 <_printf_i+0x162>
 80059f0:	b2b6      	uxth	r6, r6
 80059f2:	6019      	str	r1, [r3, #0]
 80059f4:	07d3      	lsls	r3, r2, #31
 80059f6:	d502      	bpl.n	80059fe <_printf_i+0x16e>
 80059f8:	2320      	movs	r3, #32
 80059fa:	4313      	orrs	r3, r2
 80059fc:	6023      	str	r3, [r4, #0]
 80059fe:	2e00      	cmp	r6, #0
 8005a00:	d001      	beq.n	8005a06 <_printf_i+0x176>
 8005a02:	2710      	movs	r7, #16
 8005a04:	e7aa      	b.n	800595c <_printf_i+0xcc>
 8005a06:	2220      	movs	r2, #32
 8005a08:	6823      	ldr	r3, [r4, #0]
 8005a0a:	4393      	bics	r3, r2
 8005a0c:	6023      	str	r3, [r4, #0]
 8005a0e:	e7f8      	b.n	8005a02 <_printf_i+0x172>
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	680d      	ldr	r5, [r1, #0]
 8005a14:	1d10      	adds	r0, r2, #4
 8005a16:	6949      	ldr	r1, [r1, #20]
 8005a18:	6018      	str	r0, [r3, #0]
 8005a1a:	6813      	ldr	r3, [r2, #0]
 8005a1c:	062e      	lsls	r6, r5, #24
 8005a1e:	d501      	bpl.n	8005a24 <_printf_i+0x194>
 8005a20:	6019      	str	r1, [r3, #0]
 8005a22:	e002      	b.n	8005a2a <_printf_i+0x19a>
 8005a24:	066d      	lsls	r5, r5, #25
 8005a26:	d5fb      	bpl.n	8005a20 <_printf_i+0x190>
 8005a28:	8019      	strh	r1, [r3, #0]
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	9d03      	ldr	r5, [sp, #12]
 8005a2e:	6123      	str	r3, [r4, #16]
 8005a30:	e7bf      	b.n	80059b2 <_printf_i+0x122>
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	1d11      	adds	r1, r2, #4
 8005a36:	6019      	str	r1, [r3, #0]
 8005a38:	6815      	ldr	r5, [r2, #0]
 8005a3a:	2100      	movs	r1, #0
 8005a3c:	0028      	movs	r0, r5
 8005a3e:	6862      	ldr	r2, [r4, #4]
 8005a40:	f000 f856 	bl	8005af0 <memchr>
 8005a44:	2800      	cmp	r0, #0
 8005a46:	d001      	beq.n	8005a4c <_printf_i+0x1bc>
 8005a48:	1b40      	subs	r0, r0, r5
 8005a4a:	6060      	str	r0, [r4, #4]
 8005a4c:	6863      	ldr	r3, [r4, #4]
 8005a4e:	6123      	str	r3, [r4, #16]
 8005a50:	2300      	movs	r3, #0
 8005a52:	9a03      	ldr	r2, [sp, #12]
 8005a54:	7013      	strb	r3, [r2, #0]
 8005a56:	e7ac      	b.n	80059b2 <_printf_i+0x122>
 8005a58:	002a      	movs	r2, r5
 8005a5a:	6923      	ldr	r3, [r4, #16]
 8005a5c:	9906      	ldr	r1, [sp, #24]
 8005a5e:	9805      	ldr	r0, [sp, #20]
 8005a60:	9d07      	ldr	r5, [sp, #28]
 8005a62:	47a8      	blx	r5
 8005a64:	3001      	adds	r0, #1
 8005a66:	d0ae      	beq.n	80059c6 <_printf_i+0x136>
 8005a68:	6823      	ldr	r3, [r4, #0]
 8005a6a:	079b      	lsls	r3, r3, #30
 8005a6c:	d415      	bmi.n	8005a9a <_printf_i+0x20a>
 8005a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a70:	68e0      	ldr	r0, [r4, #12]
 8005a72:	4298      	cmp	r0, r3
 8005a74:	daa9      	bge.n	80059ca <_printf_i+0x13a>
 8005a76:	0018      	movs	r0, r3
 8005a78:	e7a7      	b.n	80059ca <_printf_i+0x13a>
 8005a7a:	0022      	movs	r2, r4
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	9906      	ldr	r1, [sp, #24]
 8005a80:	9805      	ldr	r0, [sp, #20]
 8005a82:	9e07      	ldr	r6, [sp, #28]
 8005a84:	3219      	adds	r2, #25
 8005a86:	47b0      	blx	r6
 8005a88:	3001      	adds	r0, #1
 8005a8a:	d09c      	beq.n	80059c6 <_printf_i+0x136>
 8005a8c:	3501      	adds	r5, #1
 8005a8e:	68e3      	ldr	r3, [r4, #12]
 8005a90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a92:	1a9b      	subs	r3, r3, r2
 8005a94:	42ab      	cmp	r3, r5
 8005a96:	dcf0      	bgt.n	8005a7a <_printf_i+0x1ea>
 8005a98:	e7e9      	b.n	8005a6e <_printf_i+0x1de>
 8005a9a:	2500      	movs	r5, #0
 8005a9c:	e7f7      	b.n	8005a8e <_printf_i+0x1fe>
 8005a9e:	46c0      	nop			@ (mov r8, r8)
 8005aa0:	08005c51 	.word	0x08005c51
 8005aa4:	08005c62 	.word	0x08005c62

08005aa8 <memmove>:
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	4288      	cmp	r0, r1
 8005aac:	d902      	bls.n	8005ab4 <memmove+0xc>
 8005aae:	188b      	adds	r3, r1, r2
 8005ab0:	4298      	cmp	r0, r3
 8005ab2:	d308      	bcc.n	8005ac6 <memmove+0x1e>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d007      	beq.n	8005aca <memmove+0x22>
 8005aba:	5ccc      	ldrb	r4, [r1, r3]
 8005abc:	54c4      	strb	r4, [r0, r3]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	e7f9      	b.n	8005ab6 <memmove+0xe>
 8005ac2:	5c8b      	ldrb	r3, [r1, r2]
 8005ac4:	5483      	strb	r3, [r0, r2]
 8005ac6:	3a01      	subs	r2, #1
 8005ac8:	d2fb      	bcs.n	8005ac2 <memmove+0x1a>
 8005aca:	bd10      	pop	{r4, pc}

08005acc <_sbrk_r>:
 8005acc:	2300      	movs	r3, #0
 8005ace:	b570      	push	{r4, r5, r6, lr}
 8005ad0:	4d06      	ldr	r5, [pc, #24]	@ (8005aec <_sbrk_r+0x20>)
 8005ad2:	0004      	movs	r4, r0
 8005ad4:	0008      	movs	r0, r1
 8005ad6:	602b      	str	r3, [r5, #0]
 8005ad8:	f7fb fb38 	bl	800114c <_sbrk>
 8005adc:	1c43      	adds	r3, r0, #1
 8005ade:	d103      	bne.n	8005ae8 <_sbrk_r+0x1c>
 8005ae0:	682b      	ldr	r3, [r5, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d000      	beq.n	8005ae8 <_sbrk_r+0x1c>
 8005ae6:	6023      	str	r3, [r4, #0]
 8005ae8:	bd70      	pop	{r4, r5, r6, pc}
 8005aea:	46c0      	nop			@ (mov r8, r8)
 8005aec:	2000031c 	.word	0x2000031c

08005af0 <memchr>:
 8005af0:	b2c9      	uxtb	r1, r1
 8005af2:	1882      	adds	r2, r0, r2
 8005af4:	4290      	cmp	r0, r2
 8005af6:	d101      	bne.n	8005afc <memchr+0xc>
 8005af8:	2000      	movs	r0, #0
 8005afa:	4770      	bx	lr
 8005afc:	7803      	ldrb	r3, [r0, #0]
 8005afe:	428b      	cmp	r3, r1
 8005b00:	d0fb      	beq.n	8005afa <memchr+0xa>
 8005b02:	3001      	adds	r0, #1
 8005b04:	e7f6      	b.n	8005af4 <memchr+0x4>

08005b06 <memcpy>:
 8005b06:	2300      	movs	r3, #0
 8005b08:	b510      	push	{r4, lr}
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d100      	bne.n	8005b10 <memcpy+0xa>
 8005b0e:	bd10      	pop	{r4, pc}
 8005b10:	5ccc      	ldrb	r4, [r1, r3]
 8005b12:	54c4      	strb	r4, [r0, r3]
 8005b14:	3301      	adds	r3, #1
 8005b16:	e7f8      	b.n	8005b0a <memcpy+0x4>

08005b18 <_realloc_r>:
 8005b18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b1a:	0006      	movs	r6, r0
 8005b1c:	000c      	movs	r4, r1
 8005b1e:	0015      	movs	r5, r2
 8005b20:	2900      	cmp	r1, #0
 8005b22:	d105      	bne.n	8005b30 <_realloc_r+0x18>
 8005b24:	0011      	movs	r1, r2
 8005b26:	f7ff fc55 	bl	80053d4 <_malloc_r>
 8005b2a:	0004      	movs	r4, r0
 8005b2c:	0020      	movs	r0, r4
 8005b2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b30:	2a00      	cmp	r2, #0
 8005b32:	d103      	bne.n	8005b3c <_realloc_r+0x24>
 8005b34:	f7ff fbe2 	bl	80052fc <_free_r>
 8005b38:	002c      	movs	r4, r5
 8005b3a:	e7f7      	b.n	8005b2c <_realloc_r+0x14>
 8005b3c:	f000 f81c 	bl	8005b78 <_malloc_usable_size_r>
 8005b40:	0007      	movs	r7, r0
 8005b42:	4285      	cmp	r5, r0
 8005b44:	d802      	bhi.n	8005b4c <_realloc_r+0x34>
 8005b46:	0843      	lsrs	r3, r0, #1
 8005b48:	42ab      	cmp	r3, r5
 8005b4a:	d3ef      	bcc.n	8005b2c <_realloc_r+0x14>
 8005b4c:	0029      	movs	r1, r5
 8005b4e:	0030      	movs	r0, r6
 8005b50:	f7ff fc40 	bl	80053d4 <_malloc_r>
 8005b54:	9001      	str	r0, [sp, #4]
 8005b56:	2800      	cmp	r0, #0
 8005b58:	d101      	bne.n	8005b5e <_realloc_r+0x46>
 8005b5a:	9c01      	ldr	r4, [sp, #4]
 8005b5c:	e7e6      	b.n	8005b2c <_realloc_r+0x14>
 8005b5e:	002a      	movs	r2, r5
 8005b60:	42bd      	cmp	r5, r7
 8005b62:	d900      	bls.n	8005b66 <_realloc_r+0x4e>
 8005b64:	003a      	movs	r2, r7
 8005b66:	0021      	movs	r1, r4
 8005b68:	9801      	ldr	r0, [sp, #4]
 8005b6a:	f7ff ffcc 	bl	8005b06 <memcpy>
 8005b6e:	0021      	movs	r1, r4
 8005b70:	0030      	movs	r0, r6
 8005b72:	f7ff fbc3 	bl	80052fc <_free_r>
 8005b76:	e7f0      	b.n	8005b5a <_realloc_r+0x42>

08005b78 <_malloc_usable_size_r>:
 8005b78:	1f0b      	subs	r3, r1, #4
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	1f18      	subs	r0, r3, #4
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	da01      	bge.n	8005b86 <_malloc_usable_size_r+0xe>
 8005b82:	580b      	ldr	r3, [r1, r0]
 8005b84:	18c0      	adds	r0, r0, r3
 8005b86:	4770      	bx	lr

08005b88 <_init>:
 8005b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b8a:	46c0      	nop			@ (mov r8, r8)
 8005b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b8e:	bc08      	pop	{r3}
 8005b90:	469e      	mov	lr, r3
 8005b92:	4770      	bx	lr

08005b94 <_fini>:
 8005b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b96:	46c0      	nop			@ (mov r8, r8)
 8005b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b9a:	bc08      	pop	{r3}
 8005b9c:	469e      	mov	lr, r3
 8005b9e:	4770      	bx	lr
