set_property PACKAGE_PIN E3 [get_ports clk_sys]
set_property PACKAGE_PIN N17 [get_ports rst]
set_property PACKAGE_PIN R16 [get_ports neg]
set_property IOSTANDARD LVCMOS33 [get_ports {anodes_n[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {anodes_n[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {anodes_n[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {anodes_n[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {anodes_n[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {anodes_n[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {anodes_n[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {anodes_n[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {segs_n[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {segs_n[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {segs_n[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {segs_n[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {segs_n[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {segs_n[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {segs_n[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {segs_n[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {start_y_in[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {start_y_in[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {start_y_in[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {start_y_in[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {start_y_in[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {start_y_in[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {start_y_in[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports clk_sys]
set_property IOSTANDARD LVCMOS33 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports neg]
set_property DRIVE 12 [get_ports {anodes_n[7]}]
set_property DRIVE 12 [get_ports {anodes_n[6]}]
set_property DRIVE 12 [get_ports {anodes_n[5]}]
set_property DRIVE 12 [get_ports {anodes_n[4]}]
set_property DRIVE 12 [get_ports {anodes_n[3]}]
set_property DRIVE 12 [get_ports {anodes_n[2]}]
set_property DRIVE 12 [get_ports {anodes_n[1]}]
set_property DRIVE 12 [get_ports {anodes_n[0]}]
set_property DRIVE 12 [get_ports {segs_n[0]}]
set_property DRIVE 12 [get_ports {segs_n[1]}]
set_property DRIVE 12 [get_ports {segs_n[2]}]
set_property DRIVE 12 [get_ports {segs_n[3]}]
set_property DRIVE 12 [get_ports {segs_n[4]}]
set_property DRIVE 12 [get_ports {segs_n[5]}]
set_property DRIVE 12 [get_ports {segs_n[6]}]
set_property DRIVE 12 [get_ports {segs_n[7]}]
set_property SLEW SLOW [get_ports {anodes_n[7]}]
set_property SLEW SLOW [get_ports {anodes_n[6]}]
set_property SLEW SLOW [get_ports {anodes_n[5]}]
set_property SLEW SLOW [get_ports {anodes_n[4]}]
set_property SLEW SLOW [get_ports {anodes_n[3]}]
set_property SLEW SLOW [get_ports {anodes_n[2]}]
set_property SLEW SLOW [get_ports {anodes_n[1]}]
set_property SLEW SLOW [get_ports {anodes_n[0]}]
set_property SLEW SLOW [get_ports {segs_n[0]}]
set_property SLEW SLOW [get_ports {segs_n[1]}]
set_property SLEW SLOW [get_ports {segs_n[2]}]
set_property SLEW SLOW [get_ports {segs_n[3]}]
set_property SLEW SLOW [get_ports {segs_n[4]}]
set_property SLEW SLOW [get_ports {segs_n[5]}]
set_property SLEW SLOW [get_ports {segs_n[6]}]
set_property SLEW SLOW [get_ports {segs_n[7]}]
set_property PACKAGE_PIN U13 [get_ports {anodes_n[7]}]
set_property PACKAGE_PIN K2 [get_ports {anodes_n[6]}]
set_property PACKAGE_PIN T14 [get_ports {anodes_n[5]}]
set_property PACKAGE_PIN P14 [get_ports {anodes_n[4]}]
set_property PACKAGE_PIN J14 [get_ports {anodes_n[3]}]
set_property PACKAGE_PIN J18 [get_ports {anodes_n[1]}]
set_property PACKAGE_PIN J17 [get_ports {anodes_n[0]}]
set_property PACKAGE_PIN T9 [get_ports {anodes_n[2]}]
set_property PACKAGE_PIN U18 [get_ports {start_y_in[6]}]
set_property PACKAGE_PIN T18 [get_ports {start_y_in[5]}]
set_property PACKAGE_PIN R17 [get_ports {start_y_in[4]}]
set_property PACKAGE_PIN R15 [get_ports {start_y_in[3]}]
set_property PACKAGE_PIN M13 [get_ports {start_y_in[2]}]
set_property PACKAGE_PIN L16 [get_ports {start_y_in[1]}]
set_property PACKAGE_PIN J15 [get_ports {start_y_in[0]}]
set_property PACKAGE_PIN H15 [get_ports {segs_n[0]}]
set_property PACKAGE_PIN T10 [get_ports {segs_n[1]}]
set_property PACKAGE_PIN R10 [get_ports {segs_n[2]}]
set_property PACKAGE_PIN K16 [get_ports {segs_n[3]}]
set_property PACKAGE_PIN K13 [get_ports {segs_n[4]}]
set_property PACKAGE_PIN P15 [get_ports {segs_n[5]}]
set_property PACKAGE_PIN T11 [get_ports {segs_n[6]}]
set_property PACKAGE_PIN L18 [get_ports {segs_n[7]}]
