// Seed: 2650962465
module module_0 ();
  always id_0 <= "";
  assign id_0 = 1 ^ id_0 - 1;
  logic id_1;
  assign id_0 = id_0;
  reg id_2, id_3, id_4;
  type_8(
      .id_0(id_3 == id_2), .id_1((1)), .id_2(id_0), .id_3(1 - ""), .id_4(1 + 1 < 1)
  );
  logic id_5, id_6;
  assign id_4 = id_4;
  assign id_4 = id_0;
  always id_4 <= id_0;
endmodule
`define pp_0 0
