do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:31 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 14:40:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:31 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 14:40:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:32 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 14:40:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:32 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 14:40:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Decode_TB 
# Start time: 14:40:33 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 20
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 20
add wave -position end  sim:/Decode_TB/DecodeModule/opCode
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:02 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 14:47:02 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:02 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 14:47:02 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:03 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 14:47:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:03 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 14:47:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:47:04 on Dec 03,2022, Elapsed time: 0:06:31
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 14:47:05 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 22
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 22
add wave -position end  sim:/Decode_TB/DecodeModule/clk
add wave -position end  sim:/Decode_TB/DecodeModule/writeEnable
add wave -position end  sim:/Decode_TB/DecodeModule/instruction
add wave -position end  sim:/Decode_TB/DecodeModule/writeAddress
add wave -position end  sim:/Decode_TB/DecodeModule/writeData
add wave -position end  sim:/Decode_TB/DecodeModule/aluSrc
add wave -position end  sim:/Decode_TB/DecodeModule/controlSignal
add wave -position end  sim:/Decode_TB/DecodeModule/readData1
add wave -position end  sim:/Decode_TB/DecodeModule/readData2
add wave -position end  sim:/Decode_TB/DecodeModule/opCode
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:27 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 14:48:27 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:27 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 14:48:28 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:28 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 14:48:28 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:48:28 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 14:48:28 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:48:30 on Dec 03,2022, Elapsed time: 0:01:25
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 14:48:30 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 22
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 22
add wave -position end  sim:/Decode_TB/DecodeModule/opCode
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 22
add wave -position end  sim:/Decode_TB/DecodeModule/clk
add wave -position end  sim:/Decode_TB/DecodeModule/writeEnable
add wave -position end  sim:/Decode_TB/DecodeModule/instruction
add wave -position end  sim:/Decode_TB/DecodeModule/writeAddress
add wave -position end  sim:/Decode_TB/DecodeModule/writeData
add wave -position end  sim:/Decode_TB/DecodeModule/aluSrc
add wave -position end  sim:/Decode_TB/DecodeModule/controlSignal
add wave -position end  sim:/Decode_TB/DecodeModule/readData1
add wave -position end  sim:/Decode_TB/DecodeModule/readData2
add wave -position end  sim:/Decode_TB/DecodeModule/opCode
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:33 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 14:53:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:33 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 14:53:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:34 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 14:53:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:34 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 14:53:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:36 on Dec 03,2022, Elapsed time: 0:05:06
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 14:53:36 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 23
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 23
add wave -position end  sim:/Decode_TB/DecodeModule/clk
add wave -position end  sim:/Decode_TB/DecodeModule/writeEnable
add wave -position end  sim:/Decode_TB/DecodeModule/instruction
add wave -position end  sim:/Decode_TB/DecodeModule/writeAddress
add wave -position end  sim:/Decode_TB/DecodeModule/writeData
add wave -position end  sim:/Decode_TB/DecodeModule/aluSrc
add wave -position end  sim:/Decode_TB/DecodeModule/controlSignal
add wave -position end  sim:/Decode_TB/DecodeModule/readData1
add wave -position end  sim:/Decode_TB/DecodeModule/readData2
add wave -position end  sim:/Decode_TB/DecodeModule/opCode
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:15 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 14:55:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:15 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 14:55:16 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:16 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 14:55:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:16 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 14:55:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:55:18 on Dec 03,2022, Elapsed time: 0:01:42
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 14:55:18 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 23
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 23
add wave -position end sim:/Decode_TB/DecodeModule/*
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:34 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# ** Error: (vlog-13069) Decode.v(18): near "or": syntax error, unexpected or.
# End time: 14:56:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Decode.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog Decode.v"
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:23 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 14:57:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:23 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 14:57:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:23 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 14:57:24 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:24 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 14:57:24 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:57:25 on Dec 03,2022, Elapsed time: 0:02:07
# Errors: 1, Warnings: 3
# vsim Decode_TB 
# Start time: 14:57:26 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 24
# WARNING: No extended dataflow license exists
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 24
add wave -position end sim:/Decode_TB/DecodeModule/*
run
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:03 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:00:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:03 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 15:00:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:03 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:00:04 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:04 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 15:00:04 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:00:06 on Dec 03,2022, Elapsed time: 0:02:40
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 15:00:06 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 24
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:01:36 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:01:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:01:36 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 15:01:37 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:01:37 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:01:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:01:37 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 15:01:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:01:39 on Dec 03,2022, Elapsed time: 0:01:33
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 15:01:39 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 27
add wave -position end sim:/Decode_TB/*
run
run
run
add wave -position 9 sim:/Decode_TB/DecodeModule/*
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:07 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:04:07 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:08 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 15:04:08 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:08 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:04:08 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:08 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 15:04:08 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:04:10 on Dec 03,2022, Elapsed time: 0:02:31
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 15:04:10 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 27
add wave -position end sim:/Decode_TB/DecodeModule/*
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:55 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:04:55 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:55 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 15:04:56 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:56 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:04:56 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:56 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 15:04:56 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:04:58 on Dec 03,2022, Elapsed time: 0:00:48
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 15:04:58 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 27
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:03 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# ** Error: (vlog-13069) Decode.v(29): near "CU": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 15:15:03 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Decode.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog Decode.v"
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:22 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:15:22 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:22 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 15:15:23 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:23 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:15:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:23 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 15:15:23 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:15:24 on Dec 03,2022, Elapsed time: 0:10:26
# Errors: 1, Warnings: 3
# vsim Decode_TB 
# Start time: 15:15:25 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 29
add wave -position end sim:/Decode_TB/*
run
add wave -position end  sim:/Decode_TB/DecodeModule/clk
add wave -position end  sim:/Decode_TB/DecodeModule/writeEnable
add wave -position end  sim:/Decode_TB/DecodeModule/instruction
add wave -position end  sim:/Decode_TB/DecodeModule/writeAddress
add wave -position end  sim:/Decode_TB/DecodeModule/writeData
add wave -position end  sim:/Decode_TB/DecodeModule/aluSrc
add wave -position end  sim:/Decode_TB/DecodeModule/controlSignal
add wave -position end  sim:/Decode_TB/DecodeModule/readData1
add wave -position end  sim:/Decode_TB/DecodeModule/readData2
add wave -position end  sim:/Decode_TB/DecodeModule/opCode
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:55 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:28:55 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:55 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 15:28:55 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:55 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:28:55 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:55 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 15:28:55 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:28:57 on Dec 03,2022, Elapsed time: 0:13:32
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 15:28:57 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 29
add wave -position end  sim:/Decode_TB/DecodeModule/writeAddress
add wave -position end  sim:/Decode_TB/DecodeModule/writeData
add wave -position end  sim:/Decode_TB/DecodeModule/aluSrc
add wave -position end  sim:/Decode_TB/DecodeModule/controlSignal
add wave -position end  sim:/Decode_TB/DecodeModule/readData1
add wave -position end  sim:/Decode_TB/DecodeModule/readData2
add wave -position end  sim:/Decode_TB/DecodeModule/opCode
run
do Decode.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:31:30 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:31:30 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:31:30 on Dec 03,2022
# vlog -reportprogress 300 Decode_TB.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module Decode_TB
# 
# Top level modules:
# 	Decode_TB
# End time: 15:31:31 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:31:31 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:31:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:31:31 on Dec 03,2022
# vlog -reportprogress 300 RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 15:31:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:31:32 on Dec 03,2022, Elapsed time: 0:02:35
# Errors: 0, Warnings: 3
# vsim Decode_TB 
# Start time: 15:31:32 on Dec 03,2022
# Loading work.Decode_TB
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'instruction'. The port definition is at: Decode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule File: Decode_TB.v Line: 13
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Decode_TB/DecodeModule/ControlUnitModule File: Decode.v Line: 30
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:28 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:32:28 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:28 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:32:28 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:29 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:32:29 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:29 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:32:29 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:29 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:32:29 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:29 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:32:29 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:29 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:32:30 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:30 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:32:30 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:30 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:32:30 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:30 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:32:30 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:30 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:32:30 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:31 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:32:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:31 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:32:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:31 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:32:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:31 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:32:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:31 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:32:32 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:32 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:32:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:32:33 on Dec 03,2022, Elapsed time: 0:01:01
# Errors: 0, Warnings: 3
# vsim Processor_TB 
# Start time: 15:32:33 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 30
run
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:57 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:45:57 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:57 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:45:57 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:58 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:45:58 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:58 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:45:58 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:58 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:45:58 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:58 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:45:58 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:58 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:45:58 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:58 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:45:59 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:59 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:45:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:59 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:45:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:59 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:45:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:59 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:45:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:59 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:45:59 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:00 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:46:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:00 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:46:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:00 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:46:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:00 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:46:00 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:46:02 on Dec 03,2022, Elapsed time: 0:13:29
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 15:46:02 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:49 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:47:50 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:50 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:47:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:50 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:47:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:50 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:47:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:50 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:47:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:50 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:47:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:51 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:47:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:51 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:47:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:51 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:47:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:51 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:47:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:51 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:47:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:51 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:47:52 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:52 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:47:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:52 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:47:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:52 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:47:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:52 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:47:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:47:53 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:47:53 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:47:54 on Dec 03,2022, Elapsed time: 0:01:52
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 15:47:54 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
run
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:41 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:49:41 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:41 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:49:42 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:42 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:49:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:42 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:49:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:42 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:49:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:42 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:49:42 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:43 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:49:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:43 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:49:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:43 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:49:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:43 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:49:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:43 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:49:43 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:43 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:49:44 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:44 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:49:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:44 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:49:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:44 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:49:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:44 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:49:44 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:44 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:49:45 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:49:46 on Dec 03,2022, Elapsed time: 0:01:52
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 15:49:46 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
run
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:35 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:52:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:35 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:52:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:36 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:52:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:36 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:52:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:36 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:52:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:36 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:52:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:36 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:52:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:36 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:52:37 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:37 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:52:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:37 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:52:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:37 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:52:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:37 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:52:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:37 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:52:38 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:38 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:52:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:38 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:52:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:38 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:52:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:52:38 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:52:38 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:40 on Dec 03,2022, Elapsed time: 0:02:54
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 15:52:40 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
run
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:48 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:55:48 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:48 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:55:48 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:48 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:55:48 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:48 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:55:48 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:49 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:55:49 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:49 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:55:49 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:49 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:55:49 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:49 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:55:49 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:49 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:55:49 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:49 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:55:50 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:50 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:55:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:50 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:55:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:50 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:55:50 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:50 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:55:51 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:51 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:55:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:51 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:55:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:51 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:55:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:55:53 on Dec 03,2022, Elapsed time: 0:03:13
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 15:55:54 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:34 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:56:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:34 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:56:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:34 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:56:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:34 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:56:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:35 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:56:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:35 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:56:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:35 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:56:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:35 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:56:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:35 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:56:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:36 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:56:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:36 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:56:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:36 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:56:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:36 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:56:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:36 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:56:36 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:37 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:56:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:37 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:56:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:37 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:56:37 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:56:39 on Dec 03,2022, Elapsed time: 0:00:45
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 15:56:39 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:45 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:58:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:45 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:58:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:45 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:58:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:45 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:58:45 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:45 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:58:46 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:46 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:58:46 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:46 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:58:46 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:46 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:58:46 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:46 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:58:46 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:46 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:58:46 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:47 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:58:47 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:47 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:58:47 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:47 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:58:47 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:47 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:58:47 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:47 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:58:47 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:48 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:58:48 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:48 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:58:48 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:58:49 on Dec 03,2022, Elapsed time: 0:02:10
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 15:58:49 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
# ** Error: (vsim-3659) Too many digits (17) in data on line 4 of file "./dataMemory.mem". (Max is 16.)
# Error in macro ./Inetgration.do line 37
# (vsim-3659) Too many digits (17) in data on line 4 of file "./dataMemory.mem". (Max is 16.)
#     while executing
# "mem load -i {./dataMemory.mem} /Processor_TB/ProcessorModule/MemoryModule/memory_inst/memory"
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:31 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 15:59:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:31 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 15:59:31 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:31 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 15:59:32 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:32 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 15:59:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:32 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 15:59:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:32 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 15:59:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:32 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 15:59:32 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:32 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 15:59:33 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:33 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 15:59:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:33 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:59:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:33 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 15:59:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:33 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 15:59:33 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:33 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 15:59:34 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:34 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 15:59:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:34 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 15:59:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:34 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:59:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:34 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 15:59:34 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:59:36 on Dec 03,2022, Elapsed time: 0:00:47
# Errors: 1, Warnings: 2
# vsim Processor_TB 
# Start time: 15:59:36 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
run
do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Dec 03,2022
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 16:00:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Dec 03,2022
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 16:00:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Dec 03,2022
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 16:00:51 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:52 on Dec 03,2022
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 16:00:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:52 on Dec 03,2022
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 16:00:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:52 on Dec 03,2022
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 16:00:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:52 on Dec 03,2022
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 16:00:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:52 on Dec 03,2022
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 16:00:52 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:53 on Dec 03,2022
# vlog -reportprogress 300 ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 16:00:53 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:53 on Dec 03,2022
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:00:53 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:53 on Dec 03,2022
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 16:00:53 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:53 on Dec 03,2022
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 16:00:53 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:53 on Dec 03,2022
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 16:00:53 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:53 on Dec 03,2022
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 16:00:54 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:54 on Dec 03,2022
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 16:00:54 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:54 on Dec 03,2022
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 16:00:54 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:54 on Dec 03,2022
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALUControl
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 16:00:54 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:00:56 on Dec 03,2022, Elapsed time: 0:01:20
# Errors: 0, Warnings: 2
# vsim Processor_TB 
# Start time: 16:00:56 on Dec 03,2022
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.Buffer
# Loading work.DE_Buffer
# Loading work.Execute
# Loading work.ALUControl
# Loading work.ALU
# Loading work.EM_Buffer
# Loading work.MemoryStage
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ControlUnitModule'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/ProcessorModule/DecodeModule/ControlUnitModule File: Decode.v Line: 25
run
