Classic Timing Analyzer report for DE2Bot
Thu Mar 14 13:33:29 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack      ; Required Time                     ; Actual Time                                    ; From                                                                                                                    ; To                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A        ; None                              ; 37.807 ns                                      ; KEY[0]                                                                                                                  ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                                                    ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A        ; None                              ; 13.130 ns                                      ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                      ; WATCH_ST                                                                                            ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A        ; None                              ; 16.851 ns                                      ; KEY[0]                                                                                                                  ; WATCH_ST                                                                                            ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A        ; None                              ; 2.388 ns                                       ; SW[1]                                                                                                                   ; DIG_IN:inst5|B_DI[1]                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; -16.912 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[9]                                                                                                   ; ODOMETRY:inst53|TOFFST[15]                                                                          ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 1292         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -7.305 ns  ; 25.00 MHz ( period = 40.000 ns )  ; 18.31 MHz ( period = 54.610 ns )               ; VEL_CONTROL:inst51|POSITION_INT[0]                                                                                      ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                                                    ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 1664         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; -0.881 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                                                                         ; VEL_CONTROL:inst52|MOTOR_PHASE                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 14           ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 62.680 ns  ; 14.73 MHz ( period = 67.901 ns )  ; 191.53 MHz ( period = 5.221 ns )               ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A        ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]                                                                                                ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A        ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]                                                                         ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]                                                     ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -3.169 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 103          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -1.785 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                    ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 79           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns   ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.521 ns   ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                               ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;            ;                                   ;                                                ;                                                                                                                         ;                                                                                                     ;                                              ;                                              ; 3152         ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                  ; To                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 62.680 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 5.014 ns                ;
; 62.680 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 5.014 ns                ;
; 62.680 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 5.014 ns                ;
; 62.680 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 5.014 ns                ;
; 62.680 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 5.014 ns                ;
; 62.680 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 5.014 ns                ;
; 62.680 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 5.014 ns                ;
; 62.727 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.967 ns                ;
; 62.727 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.967 ns                ;
; 62.727 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.967 ns                ;
; 62.727 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.967 ns                ;
; 62.727 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.967 ns                ;
; 62.727 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.967 ns                ;
; 62.727 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.967 ns                ;
; 62.845 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.849 ns                ;
; 62.845 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.849 ns                ;
; 62.845 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.849 ns                ;
; 62.845 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.849 ns                ;
; 62.845 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.849 ns                ;
; 62.845 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.849 ns                ;
; 62.845 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.849 ns                ;
; 62.928 ns                               ; 201.09 MHz ( period = 4.973 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.766 ns                ;
; 62.948 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.746 ns                ;
; 62.948 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.746 ns                ;
; 62.948 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.746 ns                ;
; 62.948 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.746 ns                ;
; 62.948 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.746 ns                ;
; 62.948 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.746 ns                ;
; 62.948 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.746 ns                ;
; 62.975 ns                               ; 203.00 MHz ( period = 4.926 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.719 ns                ;
; 63.093 ns                               ; 207.99 MHz ( period = 4.808 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.601 ns                ;
; 63.196 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.498 ns                ;
; 63.302 ns                               ; 217.44 MHz ( period = 4.599 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.392 ns                ;
; 63.333 ns                               ; 218.91 MHz ( period = 4.568 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.361 ns                ;
; 63.333 ns                               ; 218.91 MHz ( period = 4.568 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.361 ns                ;
; 63.349 ns                               ; 219.68 MHz ( period = 4.552 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.345 ns                ;
; 63.380 ns                               ; 221.19 MHz ( period = 4.521 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.314 ns                ;
; 63.380 ns                               ; 221.19 MHz ( period = 4.521 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.314 ns                ;
; 63.467 ns                               ; 225.53 MHz ( period = 4.434 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.227 ns                ;
; 63.485 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.209 ns                ;
; 63.498 ns                               ; 227.12 MHz ( period = 4.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.196 ns                ;
; 63.498 ns                               ; 227.12 MHz ( period = 4.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.196 ns                ;
; 63.532 ns                               ; 228.89 MHz ( period = 4.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.162 ns                ;
; 63.570 ns                               ; 230.89 MHz ( period = 4.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.124 ns                ;
; 63.601 ns                               ; 232.56 MHz ( period = 4.300 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.093 ns                ;
; 63.601 ns                               ; 232.56 MHz ( period = 4.300 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.093 ns                ;
; 63.629 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.065 ns                ;
; 63.629 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.065 ns                ;
; 63.629 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.065 ns                ;
; 63.629 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.065 ns                ;
; 63.629 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.065 ns                ;
; 63.629 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.065 ns                ;
; 63.629 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.065 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.634 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 4.042 ns                ;
; 63.650 ns                               ; 235.24 MHz ( period = 4.251 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.044 ns                ;
; 63.663 ns                               ; 235.96 MHz ( period = 4.238 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 4.035 ns                ;
; 63.710 ns                               ; 238.61 MHz ( period = 4.191 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 3.988 ns                ;
; 63.712 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.929 ns                ;
; 63.712 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.929 ns                ;
; 63.712 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.929 ns                ;
; 63.712 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.929 ns                ;
; 63.712 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.929 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.728 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.948 ns                ;
; 63.753 ns                               ; 241.08 MHz ( period = 4.148 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.941 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.761 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.916 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.774 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.903 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.796 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.881 ns                ;
; 63.828 ns                               ; 245.52 MHz ( period = 4.073 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 3.870 ns                ;
; 63.856 ns                               ; 247.22 MHz ( period = 4.045 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.833 ns                ;
; 63.875 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.766 ns                ;
; 63.875 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.766 ns                ;
; 63.875 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.766 ns                ;
; 63.875 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.766 ns                ;
; 63.875 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.766 ns                ;
; 63.877 ns                               ; 248.51 MHz ( period = 4.024 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.817 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.796 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.908 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.768 ns                ;
; 63.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.721 ns                ;
; 63.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.721 ns                ;
; 63.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.721 ns                ;
; 63.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.721 ns                ;
; 63.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.721 ns                ;
; 63.931 ns                               ; 251.89 MHz ( period = 3.970 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 3.767 ns                ;
; 63.950 ns                               ; 253.10 MHz ( period = 3.951 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.739 ns                ;
; 63.983 ns                               ; 255.23 MHz ( period = 3.918 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.707 ns                ;
; 63.991 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.650 ns                ;
; 63.991 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.650 ns                ;
; 63.991 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.650 ns                ;
; 63.991 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.650 ns                ;
; 63.991 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.650 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.995 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.646 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.996 ns                               ; 256.08 MHz ( period = 3.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.694 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.644 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.644 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.644 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.644 ns                ;
; 63.997 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.644 ns                ;
; 64.018 ns                               ; 257.53 MHz ( period = 3.883 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.672 ns                ;
; 64.102 ns                               ; 263.23 MHz ( period = 3.799 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.587 ns                ;
; 64.130 ns                               ; 265.18 MHz ( period = 3.771 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.559 ns                ;
; 64.179 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.499 ns                ;
; 64.179 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.499 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 3.466 ns                ;
; 64.251 ns                               ; 273.97 MHz ( period = 3.650 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.443 ns                ;
; 64.282 ns                               ; 276.32 MHz ( period = 3.619 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.412 ns                ;
; 64.282 ns                               ; 276.32 MHz ( period = 3.619 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.412 ns                ;
; 64.289 ns                               ; 276.85 MHz ( period = 3.612 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.399 ns                ;
; 64.303 ns                               ; 277.93 MHz ( period = 3.598 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.385 ns                ;
; 64.342 ns                               ; 280.98 MHz ( period = 3.559 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.346 ns                ;
; 64.347 ns                               ; 281.37 MHz ( period = 3.554 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.341 ns                ;
; 64.371 ns                               ; 283.29 MHz ( period = 3.530 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.316 ns                ;
; 64.376 ns                               ; 283.69 MHz ( period = 3.525 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.311 ns                ;
; 64.383 ns                               ; 284.25 MHz ( period = 3.518 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.305 ns                ;
; 64.397 ns                               ; 285.39 MHz ( period = 3.504 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.291 ns                ;
; 64.416 ns                               ; 286.94 MHz ( period = 3.485 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.273 ns                ;
; 64.429 ns                               ; 288.02 MHz ( period = 3.472 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.260 ns                ;
; 64.430 ns                               ; 288.10 MHz ( period = 3.471 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.259 ns                ;
; 64.433 ns                               ; 288.35 MHz ( period = 3.468 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.257 ns                ;
; 64.434 ns                               ; 288.43 MHz ( period = 3.467 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.260 ns                ;
; 64.443 ns                               ; 289.18 MHz ( period = 3.458 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.246 ns                ;
; 64.445 ns                               ; 289.35 MHz ( period = 3.456 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.233 ns                ;
; 64.445 ns                               ; 289.35 MHz ( period = 3.456 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.233 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                       ;                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                         ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -16.912 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 38.178 ns               ;
; -16.836 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 38.104 ns               ;
; -16.792 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 38.060 ns               ;
; -16.770 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 38.036 ns               ;
; -16.699 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.965 ns               ;
; -16.694 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.962 ns               ;
; -16.650 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.918 ns               ;
; -16.628 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.894 ns               ;
; -16.623 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.891 ns               ;
; -16.579 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.847 ns               ;
; -16.557 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.823 ns               ;
; -16.552 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.820 ns               ;
; -16.510 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 37.775 ns               ;
; -16.508 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.776 ns               ;
; -16.481 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.749 ns               ;
; -16.462 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.730 ns               ;
; -16.437 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.705 ns               ;
; -16.398 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.664 ns               ;
; -16.386 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.654 ns               ;
; -16.368 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 37.633 ns               ;
; -16.322 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.590 ns               ;
; -16.320 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.588 ns               ;
; -16.297 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 37.562 ns               ;
; -16.278 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.546 ns               ;
; -16.249 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.517 ns               ;
; -16.244 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.512 ns               ;
; -16.229 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.497 ns               ;
; -16.226 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 37.491 ns               ;
; -16.202 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.468 ns               ;
; -16.178 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.446 ns               ;
; -16.173 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.441 ns               ;
; -16.166 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 37.441 ns               ;
; -16.155 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 37.420 ns               ;
; -16.126 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.394 ns               ;
; -16.107 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.375 ns               ;
; -16.102 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.370 ns               ;
; -16.087 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.355 ns               ;
; -16.082 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.350 ns               ;
; -16.057 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.325 ns               ;
; -16.056 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.322 ns               ;
; -16.031 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.299 ns               ;
; -16.024 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 37.299 ns               ;
; -16.016 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.284 ns               ;
; -15.996 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 37.261 ns               ;
; -15.995 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.261 ns               ;
; -15.953 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 37.228 ns               ;
; -15.948 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.216 ns               ;
; -15.945 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.213 ns               ;
; -15.915 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.183 ns               ;
; -15.914 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.180 ns               ;
; -15.885 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.151 ns               ;
; -15.882 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 37.157 ns               ;
; -15.881 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.147 ns               ;
; -15.874 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.142 ns               ;
; -15.872 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.140 ns               ;
; -15.853 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.119 ns               ;
; -15.844 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.112 ns               ;
; -15.843 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.109 ns               ;
; -15.814 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.080 ns               ;
; -15.811 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 37.086 ns               ;
; -15.809 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.077 ns               ;
; -15.800 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 37.065 ns               ;
; -15.782 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.048 ns               ;
; -15.773 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.041 ns               ;
; -15.772 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.038 ns               ;
; -15.765 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.033 ns               ;
; -15.752 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.020 ns               ;
; -15.739 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 37.005 ns               ;
; -15.738 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 37.006 ns               ;
; -15.725 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 36.997 ns               ;
; -15.725 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.991 ns               ;
; -15.715 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.983 ns               ;
; -15.711 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.977 ns               ;
; -15.702 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.970 ns               ;
; -15.701 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.967 ns               ;
; -15.694 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.962 ns               ;
; -15.676 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.944 ns               ;
; -15.668 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.934 ns               ;
; -15.652 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 36.927 ns               ;
; -15.649 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.917 ns               ;
; -15.640 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.906 ns               ;
; -15.609 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.875 ns               ;
; -15.605 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.873 ns               ;
; -15.597 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.863 ns               ;
; -15.583 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 36.855 ns               ;
; -15.543 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.811 ns               ;
; -15.542 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.808 ns               ;
; -15.526 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.792 ns               ;
; -15.526 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.792 ns               ;
; -15.519 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.787 ns               ;
; -15.512 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 36.784 ns               ;
; -15.483 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 36.748 ns               ;
; -15.481 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.747 ns               ;
; -15.467 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.733 ns               ;
; -15.465 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.731 ns               ;
; -15.456 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 36.731 ns               ;
; -15.450 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.718 ns               ;
; -15.441 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 36.713 ns               ;
; -15.435 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.703 ns               ;
; -15.412 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 36.677 ns               ;
; -15.406 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.674 ns               ;
; -15.396 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.662 ns               ;
; -15.370 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 36.642 ns               ;
; -15.367 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.633 ns               ;
; -15.364 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.632 ns               ;
; -15.359 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.627 ns               ;
; -15.347 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.615 ns               ;
; -15.346 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.612 ns               ;
; -15.325 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.591 ns               ;
; -15.323 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.589 ns               ;
; -15.323 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 36.588 ns               ;
; -15.288 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.556 ns               ;
; -15.285 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.551 ns               ;
; -15.275 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.543 ns               ;
; -15.254 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.520 ns               ;
; -15.252 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.518 ns               ;
; -15.211 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 36.483 ns               ;
; -15.210 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.476 ns               ;
; -15.202 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.470 ns               ;
; -15.199 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.467 ns               ;
; -15.181 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.447 ns               ;
; -15.171 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.437 ns               ;
; -15.139 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 36.414 ns               ;
; -15.134 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.402 ns               ;
; -15.131 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.399 ns               ;
; -15.124 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 36.389 ns               ;
; -15.110 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.376 ns               ;
; -15.095 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.361 ns               ;
; -15.090 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.358 ns               ;
; -15.076 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.344 ns               ;
; -15.068 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 36.343 ns               ;
; -15.042 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.310 ns               ;
; -15.030 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.298 ns               ;
; -15.029 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.295 ns               ;
; -15.015 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 36.287 ns               ;
; -15.000 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.268 ns               ;
; -14.979 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 36.254 ns               ;
; -14.968 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.234 ns               ;
; -14.959 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.227 ns               ;
; -14.958 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.224 ns               ;
; -14.951 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.217 ns               ;
; -14.899 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.165 ns               ;
; -14.897 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.163 ns               ;
; -14.870 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.138 ns               ;
; -14.869 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.135 ns               ;
; -14.854 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.120 ns               ;
; -14.843 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.111 ns               ;
; -14.823 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.089 ns               ;
; -14.808 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 36.073 ns               ;
; -14.808 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.074 ns               ;
; -14.783 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.049 ns               ;
; -14.780 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 36.055 ns               ;
; -14.760 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.028 ns               ;
; -14.755 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 36.021 ns               ;
; -14.747 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 36.015 ns               ;
; -14.703 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.971 ns               ;
; -14.698 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 35.970 ns               ;
; -14.694 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.960 ns               ;
; -14.684 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.952 ns               ;
; -14.671 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.939 ns               ;
; -14.670 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.936 ns               ;
; -14.627 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 35.899 ns               ;
; -14.609 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.875 ns               ;
; -14.582 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.848 ns               ;
; -14.538 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 35.810 ns               ;
; -14.527 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.795 ns               ;
; -14.511 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.777 ns               ;
; -14.495 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.761 ns               ;
; -14.464 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 35.739 ns               ;
; -14.438 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.704 ns               ;
; -14.422 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.688 ns               ;
; -14.421 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.265 ns                 ; 35.686 ns               ;
; -14.373 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.641 ns               ;
; -14.367 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.633 ns               ;
; -14.355 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.623 ns               ;
; -14.354 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.620 ns               ;
; -14.339 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 35.611 ns               ;
; -14.297 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.565 ns               ;
; -14.293 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.559 ns               ;
; -14.278 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.544 ns               ;
; -14.223 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.489 ns               ;
; -14.179 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.445 ns               ;
; -14.140 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.408 ns               ;
; -14.079 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.345 ns               ;
; -14.077 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.275 ns                 ; 35.352 ns               ;
; -14.023 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 35.295 ns               ;
; -13.968 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.268 ns                 ; 35.236 ns               ;
; -13.967 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.233 ns               ;
; -13.907 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.173 ns               ;
; -13.906 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.172 ns               ;
; -13.792 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.058 ns               ;
; -13.763 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 35.029 ns               ;
; -13.702 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 34.968 ns               ;
; -13.636 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.272 ns                 ; 34.908 ns               ;
; -13.560 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 34.826 ns               ;
; -13.520 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 34.786 ns               ;
; -13.489 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 34.755 ns               ;
; -13.469 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.219 ns                 ; 34.688 ns               ;
; -13.418 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.266 ns                 ; 34.684 ns               ;
; -13.402 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.219 ns                 ; 34.621 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                            ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -7.305 ns                               ; 18.31 MHz ( period = 54.610 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 27.086 ns               ;
; -7.303 ns                               ; 18.31 MHz ( period = 54.606 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 27.085 ns               ;
; -7.281 ns                               ; 18.33 MHz ( period = 54.562 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 27.089 ns               ;
; -7.281 ns                               ; 18.33 MHz ( period = 54.562 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 27.089 ns               ;
; -7.249 ns                               ; 18.35 MHz ( period = 54.498 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 27.057 ns               ;
; -7.248 ns                               ; 18.35 MHz ( period = 54.496 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 27.056 ns               ;
; -7.235 ns                               ; 18.36 MHz ( period = 54.470 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 27.016 ns               ;
; -7.233 ns                               ; 18.36 MHz ( period = 54.466 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 27.015 ns               ;
; -7.211 ns                               ; 18.37 MHz ( period = 54.422 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 27.019 ns               ;
; -7.211 ns                               ; 18.37 MHz ( period = 54.422 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 27.019 ns               ;
; -7.179 ns                               ; 18.40 MHz ( period = 54.358 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.987 ns               ;
; -7.178 ns                               ; 18.40 MHz ( period = 54.356 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.986 ns               ;
; -7.162 ns                               ; 18.41 MHz ( period = 54.324 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.943 ns               ;
; -7.160 ns                               ; 18.41 MHz ( period = 54.320 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.942 ns               ;
; -7.138 ns                               ; 18.42 MHz ( period = 54.276 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.946 ns               ;
; -7.138 ns                               ; 18.42 MHz ( period = 54.276 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.946 ns               ;
; -7.106 ns                               ; 18.45 MHz ( period = 54.212 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.914 ns               ;
; -7.105 ns                               ; 18.45 MHz ( period = 54.210 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.913 ns               ;
; -7.089 ns                               ; 18.46 MHz ( period = 54.178 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.870 ns               ;
; -7.089 ns                               ; 18.46 MHz ( period = 54.178 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.870 ns               ;
; -7.087 ns                               ; 18.46 MHz ( period = 54.174 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.869 ns               ;
; -7.087 ns                               ; 18.46 MHz ( period = 54.174 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.869 ns               ;
; -7.081 ns                               ; 18.46 MHz ( period = 54.162 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.864 ns               ;
; -7.080 ns                               ; 18.46 MHz ( period = 54.160 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.863 ns               ;
; -7.076 ns                               ; 18.47 MHz ( period = 54.152 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.859 ns               ;
; -7.065 ns                               ; 18.47 MHz ( period = 54.130 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.873 ns               ;
; -7.065 ns                               ; 18.47 MHz ( period = 54.130 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.873 ns               ;
; -7.065 ns                               ; 18.47 MHz ( period = 54.130 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.873 ns               ;
; -7.065 ns                               ; 18.47 MHz ( period = 54.130 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.873 ns               ;
; -7.054 ns                               ; 18.48 MHz ( period = 54.108 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.835 ns               ;
; -7.052 ns                               ; 18.48 MHz ( period = 54.104 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.834 ns               ;
; -7.033 ns                               ; 18.50 MHz ( period = 54.066 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.841 ns               ;
; -7.033 ns                               ; 18.50 MHz ( period = 54.066 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.841 ns               ;
; -7.032 ns                               ; 18.50 MHz ( period = 54.064 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.840 ns               ;
; -7.032 ns                               ; 18.50 MHz ( period = 54.064 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.840 ns               ;
; -7.030 ns                               ; 18.50 MHz ( period = 54.060 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.838 ns               ;
; -7.030 ns                               ; 18.50 MHz ( period = 54.060 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.838 ns               ;
; -7.011 ns                               ; 18.51 MHz ( period = 54.022 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.794 ns               ;
; -7.010 ns                               ; 18.51 MHz ( period = 54.020 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.793 ns               ;
; -7.006 ns                               ; 18.51 MHz ( period = 54.012 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.789 ns               ;
; -6.998 ns                               ; 18.52 MHz ( period = 53.996 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.806 ns               ;
; -6.997 ns                               ; 18.52 MHz ( period = 53.994 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.805 ns               ;
; -6.983 ns                               ; 18.53 MHz ( period = 53.966 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.764 ns               ;
; -6.981 ns                               ; 18.53 MHz ( period = 53.962 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.763 ns               ;
; -6.959 ns                               ; 18.55 MHz ( period = 53.918 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.767 ns               ;
; -6.959 ns                               ; 18.55 MHz ( period = 53.918 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.767 ns               ;
; -6.938 ns                               ; 18.56 MHz ( period = 53.876 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.721 ns               ;
; -6.937 ns                               ; 18.56 MHz ( period = 53.874 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.720 ns               ;
; -6.933 ns                               ; 18.56 MHz ( period = 53.866 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.716 ns               ;
; -6.927 ns                               ; 18.57 MHz ( period = 53.854 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.735 ns               ;
; -6.926 ns                               ; 18.57 MHz ( period = 53.852 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.734 ns               ;
; -6.910 ns                               ; 18.58 MHz ( period = 53.820 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.694 ns               ;
; -6.907 ns                               ; 18.58 MHz ( period = 53.814 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.691 ns               ;
; -6.900 ns                               ; 18.59 MHz ( period = 53.800 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.684 ns               ;
; -6.900 ns                               ; 18.59 MHz ( period = 53.800 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.684 ns               ;
; -6.897 ns                               ; 18.59 MHz ( period = 53.794 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.681 ns               ;
; -6.865 ns                               ; 18.61 MHz ( period = 53.730 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.648 ns               ;
; -6.865 ns                               ; 18.61 MHz ( period = 53.730 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.648 ns               ;
; -6.864 ns                               ; 18.61 MHz ( period = 53.728 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.647 ns               ;
; -6.864 ns                               ; 18.61 MHz ( period = 53.728 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.647 ns               ;
; -6.860 ns                               ; 18.62 MHz ( period = 53.720 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.643 ns               ;
; -6.860 ns                               ; 18.62 MHz ( period = 53.720 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.643 ns               ;
; -6.840 ns                               ; 18.63 MHz ( period = 53.680 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.624 ns               ;
; -6.837 ns                               ; 18.63 MHz ( period = 53.674 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.621 ns               ;
; -6.830 ns                               ; 18.64 MHz ( period = 53.660 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.614 ns               ;
; -6.830 ns                               ; 18.64 MHz ( period = 53.660 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.613 ns               ;
; -6.830 ns                               ; 18.64 MHz ( period = 53.660 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.614 ns               ;
; -6.829 ns                               ; 18.64 MHz ( period = 53.658 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.612 ns               ;
; -6.827 ns                               ; 18.64 MHz ( period = 53.654 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.611 ns               ;
; -6.825 ns                               ; 18.64 MHz ( period = 53.650 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.606 ns               ;
; -6.825 ns                               ; 18.64 MHz ( period = 53.650 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.608 ns               ;
; -6.825 ns                               ; 18.64 MHz ( period = 53.650 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.609 ns               ;
; -6.823 ns                               ; 18.64 MHz ( period = 53.646 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.605 ns               ;
; -6.819 ns                               ; 18.64 MHz ( period = 53.638 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.603 ns               ;
; -6.817 ns                               ; 18.64 MHz ( period = 53.634 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.598 ns               ;
; -6.812 ns                               ; 18.65 MHz ( period = 53.624 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.593 ns               ;
; -6.810 ns                               ; 18.65 MHz ( period = 53.620 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.591 ns               ;
; -6.808 ns                               ; 18.65 MHz ( period = 53.616 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.590 ns               ;
; -6.801 ns                               ; 18.66 MHz ( period = 53.602 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.609 ns               ;
; -6.801 ns                               ; 18.66 MHz ( period = 53.602 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.609 ns               ;
; -6.791 ns                               ; 18.66 MHz ( period = 53.582 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.575 ns               ;
; -6.786 ns                               ; 18.67 MHz ( period = 53.572 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.594 ns               ;
; -6.786 ns                               ; 18.67 MHz ( period = 53.572 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.594 ns               ;
; -6.769 ns                               ; 18.68 MHz ( period = 53.538 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.577 ns               ;
; -6.768 ns                               ; 18.68 MHz ( period = 53.536 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.576 ns               ;
; -6.767 ns                               ; 18.68 MHz ( period = 53.534 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.548 ns               ;
; -6.767 ns                               ; 18.68 MHz ( period = 53.534 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.551 ns               ;
; -6.765 ns                               ; 18.68 MHz ( period = 53.530 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.546 ns               ;
; -6.764 ns                               ; 18.68 MHz ( period = 53.528 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.548 ns               ;
; -6.759 ns                               ; 18.69 MHz ( period = 53.518 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.542 ns               ;
; -6.758 ns                               ; 18.69 MHz ( period = 53.516 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.541 ns               ;
; -6.757 ns                               ; 18.69 MHz ( period = 53.514 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.541 ns               ;
; -6.757 ns                               ; 18.69 MHz ( period = 53.514 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.541 ns               ;
; -6.755 ns                               ; 18.69 MHz ( period = 53.510 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.539 ns               ;
; -6.754 ns                               ; 18.69 MHz ( period = 53.508 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.562 ns               ;
; -6.754 ns                               ; 18.69 MHz ( period = 53.508 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.538 ns               ;
; -6.754 ns                               ; 18.69 MHz ( period = 53.508 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.537 ns               ;
; -6.753 ns                               ; 18.69 MHz ( period = 53.506 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.561 ns               ;
; -6.749 ns                               ; 18.69 MHz ( period = 53.498 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.533 ns               ;
; -6.747 ns                               ; 18.69 MHz ( period = 53.494 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.528 ns               ;
; -6.742 ns                               ; 18.70 MHz ( period = 53.484 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.523 ns               ;
; -6.721 ns                               ; 18.71 MHz ( period = 53.442 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.505 ns               ;
; -6.716 ns                               ; 18.72 MHz ( period = 53.432 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.497 ns               ;
; -6.714 ns                               ; 18.72 MHz ( period = 53.428 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.496 ns               ;
; -6.711 ns                               ; 18.72 MHz ( period = 53.422 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[14] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.786 ns                 ; 26.497 ns               ;
; -6.709 ns                               ; 18.72 MHz ( period = 53.418 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[14] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.787 ns                 ; 26.496 ns               ;
; -6.697 ns                               ; 18.73 MHz ( period = 53.394 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.478 ns               ;
; -6.695 ns                               ; 18.73 MHz ( period = 53.390 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.476 ns               ;
; -6.694 ns                               ; 18.73 MHz ( period = 53.388 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.478 ns               ;
; -6.694 ns                               ; 18.73 MHz ( period = 53.388 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.478 ns               ;
; -6.692 ns                               ; 18.73 MHz ( period = 53.384 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.500 ns               ;
; -6.692 ns                               ; 18.73 MHz ( period = 53.384 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.500 ns               ;
; -6.691 ns                               ; 18.73 MHz ( period = 53.382 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.475 ns               ;
; -6.691 ns                               ; 18.73 MHz ( period = 53.382 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.475 ns               ;
; -6.687 ns                               ; 18.74 MHz ( period = 53.374 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[14] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.500 ns               ;
; -6.687 ns                               ; 18.74 MHz ( period = 53.374 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[14] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.500 ns               ;
; -6.684 ns                               ; 18.74 MHz ( period = 53.368 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.468 ns               ;
; -6.684 ns                               ; 18.74 MHz ( period = 53.368 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.468 ns               ;
; -6.684 ns                               ; 18.74 MHz ( period = 53.368 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.468 ns               ;
; -6.684 ns                               ; 18.74 MHz ( period = 53.368 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.468 ns               ;
; -6.682 ns                               ; 18.74 MHz ( period = 53.364 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.466 ns               ;
; -6.681 ns                               ; 18.74 MHz ( period = 53.362 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.465 ns               ;
; -6.681 ns                               ; 18.74 MHz ( period = 53.362 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.465 ns               ;
; -6.676 ns                               ; 18.74 MHz ( period = 53.352 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.460 ns               ;
; -6.674 ns                               ; 18.74 MHz ( period = 53.348 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.455 ns               ;
; -6.669 ns                               ; 18.75 MHz ( period = 53.338 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.450 ns               ;
; -6.660 ns                               ; 18.75 MHz ( period = 53.320 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.468 ns               ;
; -6.659 ns                               ; 18.76 MHz ( period = 53.318 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.467 ns               ;
; -6.659 ns                               ; 18.76 MHz ( period = 53.318 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.443 ns               ;
; -6.656 ns                               ; 18.76 MHz ( period = 53.312 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.440 ns               ;
; -6.655 ns                               ; 18.76 MHz ( period = 53.310 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[14] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.468 ns               ;
; -6.654 ns                               ; 18.76 MHz ( period = 53.308 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[14] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.467 ns               ;
; -6.649 ns                               ; 18.76 MHz ( period = 53.298 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.433 ns               ;
; -6.649 ns                               ; 18.76 MHz ( period = 53.298 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.433 ns               ;
; -6.648 ns                               ; 18.76 MHz ( period = 53.296 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.429 ns               ;
; -6.648 ns                               ; 18.76 MHz ( period = 53.296 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.432 ns               ;
; -6.646 ns                               ; 18.76 MHz ( period = 53.292 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.428 ns               ;
; -6.646 ns                               ; 18.76 MHz ( period = 53.292 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.430 ns               ;
; -6.645 ns                               ; 18.77 MHz ( period = 53.290 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.426 ns               ;
; -6.643 ns                               ; 18.77 MHz ( period = 53.286 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.425 ns               ;
; -6.624 ns                               ; 18.78 MHz ( period = 53.248 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.405 ns               ;
; -6.624 ns                               ; 18.78 MHz ( period = 53.248 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.432 ns               ;
; -6.624 ns                               ; 18.78 MHz ( period = 53.248 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.432 ns               ;
; -6.622 ns                               ; 18.78 MHz ( period = 53.244 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.403 ns               ;
; -6.621 ns                               ; 18.78 MHz ( period = 53.242 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.429 ns               ;
; -6.621 ns                               ; 18.78 MHz ( period = 53.242 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.429 ns               ;
; -6.614 ns                               ; 18.79 MHz ( period = 53.228 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[12] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.395 ns               ;
; -6.612 ns                               ; 18.79 MHz ( period = 53.224 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[12] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.394 ns               ;
; -6.609 ns                               ; 18.79 MHz ( period = 53.218 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.393 ns               ;
; -6.609 ns                               ; 18.79 MHz ( period = 53.218 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.393 ns               ;
; -6.603 ns                               ; 18.79 MHz ( period = 53.206 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.387 ns               ;
; -6.603 ns                               ; 18.79 MHz ( period = 53.206 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.387 ns               ;
; -6.601 ns                               ; 18.80 MHz ( period = 53.202 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.382 ns               ;
; -6.601 ns                               ; 18.80 MHz ( period = 53.202 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.382 ns               ;
; -6.601 ns                               ; 18.80 MHz ( period = 53.202 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.384 ns               ;
; -6.600 ns                               ; 18.80 MHz ( period = 53.200 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.383 ns               ;
; -6.596 ns                               ; 18.80 MHz ( period = 53.192 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.377 ns               ;
; -6.596 ns                               ; 18.80 MHz ( period = 53.192 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.377 ns               ;
; -6.596 ns                               ; 18.80 MHz ( period = 53.192 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.379 ns               ;
; -6.592 ns                               ; 18.80 MHz ( period = 53.184 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.400 ns               ;
; -6.591 ns                               ; 18.80 MHz ( period = 53.182 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.787 ns                 ; 26.378 ns               ;
; -6.591 ns                               ; 18.80 MHz ( period = 53.182 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.399 ns               ;
; -6.590 ns                               ; 18.80 MHz ( period = 53.180 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.787 ns                 ; 26.377 ns               ;
; -6.590 ns                               ; 18.80 MHz ( period = 53.180 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[12] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.398 ns               ;
; -6.590 ns                               ; 18.80 MHz ( period = 53.180 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[12] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.398 ns               ;
; -6.589 ns                               ; 18.80 MHz ( period = 53.178 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.397 ns               ;
; -6.588 ns                               ; 18.81 MHz ( period = 53.176 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.396 ns               ;
; -6.588 ns                               ; 18.81 MHz ( period = 53.176 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.372 ns               ;
; -6.586 ns                               ; 18.81 MHz ( period = 53.172 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.369 ns               ;
; -6.585 ns                               ; 18.81 MHz ( period = 53.170 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.369 ns               ;
; -6.585 ns                               ; 18.81 MHz ( period = 53.170 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.368 ns               ;
; -6.581 ns                               ; 18.81 MHz ( period = 53.162 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.364 ns               ;
; -6.578 ns                               ; 18.81 MHz ( period = 53.156 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.362 ns               ;
; -6.578 ns                               ; 18.81 MHz ( period = 53.156 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.362 ns               ;
; -6.575 ns                               ; 18.81 MHz ( period = 53.150 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.359 ns               ;
; -6.575 ns                               ; 18.81 MHz ( period = 53.150 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.359 ns               ;
; -6.575 ns                               ; 18.81 MHz ( period = 53.150 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.359 ns               ;
; -6.574 ns                               ; 18.82 MHz ( period = 53.148 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.358 ns               ;
; -6.568 ns                               ; 18.82 MHz ( period = 53.136 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.352 ns               ;
; -6.566 ns                               ; 18.82 MHz ( period = 53.132 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.347 ns               ;
; -6.561 ns                               ; 18.82 MHz ( period = 53.122 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.342 ns               ;
; -6.558 ns                               ; 18.83 MHz ( period = 53.116 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[12] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.366 ns               ;
; -6.557 ns                               ; 18.83 MHz ( period = 53.114 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[12] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.808 ns                 ; 26.365 ns               ;
; -6.555 ns                               ; 18.83 MHz ( period = 53.110 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.786 ns                 ; 26.341 ns               ;
; -6.552 ns                               ; 18.83 MHz ( period = 53.104 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.786 ns                 ; 26.338 ns               ;
; -6.551 ns                               ; 18.83 MHz ( period = 53.102 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.332 ns               ;
; -6.551 ns                               ; 18.83 MHz ( period = 53.102 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.332 ns               ;
; -6.549 ns                               ; 18.83 MHz ( period = 53.098 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.330 ns               ;
; -6.549 ns                               ; 18.83 MHz ( period = 53.098 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.330 ns               ;
; -6.540 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.324 ns               ;
; -6.521 ns                               ; 18.85 MHz ( period = 53.042 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.787 ns                 ; 26.308 ns               ;
; -6.520 ns                               ; 18.85 MHz ( period = 53.040 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.787 ns                 ; 26.307 ns               ;
; -6.516 ns                               ; 18.86 MHz ( period = 53.032 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.297 ns               ;
; -6.514 ns                               ; 18.86 MHz ( period = 53.028 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.295 ns               ;
; -6.503 ns                               ; 18.87 MHz ( period = 53.006 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.287 ns               ;
; -6.498 ns                               ; 18.87 MHz ( period = 52.996 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[13] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.279 ns               ;
; -6.497 ns                               ; 18.87 MHz ( period = 52.994 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.784 ns                 ; 26.281 ns               ;
; -6.496 ns                               ; 18.87 MHz ( period = 52.992 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[13] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.782 ns                 ; 26.278 ns               ;
; -6.495 ns                               ; 18.87 MHz ( period = 52.990 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.276 ns               ;
; -6.492 ns                               ; 18.87 MHz ( period = 52.984 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.275 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.881 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.091 ns                  ; 6.972 ns                ;
; -0.845 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.091 ns                  ; 6.936 ns                ;
; -0.746 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.091 ns                  ; 6.837 ns                ;
; -0.704 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 6.804 ns                ;
; -0.686 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.091 ns                  ; 6.777 ns                ;
; -0.681 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 6.781 ns                ;
; -0.676 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.091 ns                  ; 6.767 ns                ;
; -0.647 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.091 ns                  ; 6.738 ns                ;
; -0.540 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 6.640 ns                ;
; -0.478 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.091 ns                  ; 6.569 ns                ;
; -0.399 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 6.499 ns                ;
; -0.372 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.091 ns                  ; 6.463 ns                ;
; -0.242 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 6.342 ns                ;
; -0.055 ns                               ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.077 ns                  ; 6.132 ns                ;
; 0.006 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 6.095 ns                ;
; 0.170 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.077 ns                  ; 5.907 ns                ;
; 0.186 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.914 ns                ;
; 0.224 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.098 ns                  ; 5.874 ns                ;
; 0.277 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.823 ns                ;
; 0.284 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.104 ns                  ; 5.820 ns                ;
; 0.312 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.104 ns                  ; 5.792 ns                ;
; 0.340 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.077 ns                  ; 5.737 ns                ;
; 0.385 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.715 ns                ;
; 0.443 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.099 ns                  ; 5.656 ns                ;
; 0.446 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.077 ns                  ; 5.631 ns                ;
; 0.464 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.098 ns                  ; 5.634 ns                ;
; 0.493 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.104 ns                  ; 5.611 ns                ;
; 0.545 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.555 ns                ;
; 0.580 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.520 ns                ;
; 0.594 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.104 ns                  ; 5.510 ns                ;
; 0.629 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.471 ns                ;
; 0.675 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.425 ns                ;
; 0.710 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.390 ns                ;
; 0.717 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.099 ns                  ; 5.382 ns                ;
; 0.764 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.103 ns                  ; 5.339 ns                ;
; 0.943 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.157 ns                ;
; 1.029 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 5.071 ns                ;
; 1.114 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 4.987 ns                ;
; 1.228 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.099 ns                  ; 4.871 ns                ;
; 1.247 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 4.853 ns                ;
; 1.488 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 4.613 ns                ;
; 1.610 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.100 ns                  ; 4.490 ns                ;
; 1.611 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.104 ns                  ; 4.493 ns                ;
; 1.800 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 4.301 ns                ;
; 1.837 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 4.264 ns                ;
; 2.038 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 4.063 ns                ;
; 2.156 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.102 ns                  ; 3.946 ns                ;
; 2.245 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.102 ns                  ; 3.857 ns                ;
; 2.365 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.102 ns                  ; 3.737 ns                ;
; 2.447 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 3.654 ns                ;
; 2.481 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 3.620 ns                ;
; 3.704 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.101 ns                  ; 2.397 ns                ;
; 6.118 ns                                ; 257.60 MHz ( period = 3.882 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 3.665 ns                ;
; 6.496 ns                                ; 285.39 MHz ( period = 3.504 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 3.290 ns                ;
; 6.608 ns                                ; 294.81 MHz ( period = 3.392 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 3.178 ns                ;
; 6.700 ns                                ; 303.03 MHz ( period = 3.300 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 3.083 ns                ;
; 6.727 ns                                ; 305.53 MHz ( period = 3.273 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 3.056 ns                ;
; 6.798 ns                                ; 312.30 MHz ( period = 3.202 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.985 ns                ;
; 6.881 ns                                ; 320.62 MHz ( period = 3.119 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.902 ns                ;
; 6.918 ns                                ; 324.46 MHz ( period = 3.082 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.865 ns                ;
; 6.936 ns                                ; 326.37 MHz ( period = 3.064 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.847 ns                ;
; 6.939 ns                                ; 326.69 MHz ( period = 3.061 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.847 ns                ;
; 6.972 ns                                ; 330.25 MHz ( period = 3.028 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.814 ns                ;
; 6.987 ns                                ; 331.90 MHz ( period = 3.013 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.799 ns                ;
; 6.988 ns                                ; 332.01 MHz ( period = 3.012 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.798 ns                ;
; 7.031 ns                                ; 336.81 MHz ( period = 2.969 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.755 ns                ;
; 7.054 ns                                ; 339.44 MHz ( period = 2.946 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.732 ns                ;
; 7.080 ns                                ; 342.47 MHz ( period = 2.920 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.706 ns                ;
; 7.125 ns                                ; 347.83 MHz ( period = 2.875 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.658 ns                ;
; 7.230 ns                                ; 361.01 MHz ( period = 2.770 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.556 ns                ;
; 7.243 ns                                ; 362.71 MHz ( period = 2.757 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.540 ns                ;
; 7.281 ns                                ; 367.78 MHz ( period = 2.719 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.502 ns                ;
; 7.290 ns                                ; 369.00 MHz ( period = 2.710 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.493 ns                ;
; 7.341 ns                                ; 376.08 MHz ( period = 2.659 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.445 ns                ;
; 7.405 ns                                ; 385.36 MHz ( period = 2.595 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.381 ns                ;
; 7.759 ns                                ; 446.23 MHz ( period = 2.241 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.783 ns                  ; 2.024 ns                ;
; 7.783 ns                                ; 451.06 MHz ( period = 2.217 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.003 ns                ;
; 7.784 ns                                ; 451.26 MHz ( period = 2.216 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.002 ns                ;
; 7.819 ns                                ; 458.51 MHz ( period = 2.181 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.967 ns                ;
; 7.850 ns                                ; 465.12 MHz ( period = 2.150 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.936 ns                ;
; 7.854 ns                                ; 465.98 MHz ( period = 2.146 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.932 ns                ;
; 7.855 ns                                ; 466.20 MHz ( period = 2.145 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.931 ns                ;
; 7.883 ns                                ; 472.37 MHz ( period = 2.117 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.903 ns                ;
; 7.890 ns                                ; 473.93 MHz ( period = 2.110 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.896 ns                ;
; 7.921 ns                                ; 481.00 MHz ( period = 2.079 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.865 ns                ;
; 7.925 ns                                ; 481.93 MHz ( period = 2.075 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.861 ns                ;
; 7.925 ns                                ; 481.93 MHz ( period = 2.075 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.861 ns                ;
; 7.926 ns                                ; 482.16 MHz ( period = 2.074 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.860 ns                ;
; 7.954 ns                                ; 488.76 MHz ( period = 2.046 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.832 ns                ;
; 7.960 ns                                ; 490.20 MHz ( period = 2.040 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.826 ns                ;
; 7.961 ns                                ; 490.44 MHz ( period = 2.039 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.825 ns                ;
; 7.989 ns                                ; 497.27 MHz ( period = 2.011 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.797 ns                ;
; 7.992 ns                                ; 498.01 MHz ( period = 2.008 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.794 ns                ;
; 7.996 ns                                ; 499.00 MHz ( period = 2.004 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.790 ns                ;
; 7.996 ns                                ; 499.00 MHz ( period = 2.004 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.790 ns                ;
; 7.997 ns                                ; 499.25 MHz ( period = 2.003 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.789 ns                ;
; 8.025 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.761 ns                ;
; 8.028 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.758 ns                ;
; 8.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.755 ns                ;
; 8.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.755 ns                ;
; 8.032 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.754 ns                ;
; 8.060 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.726 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.067 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.719 ns                ;
; 8.067 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.719 ns                ;
; 8.068 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.718 ns                ;
; 8.096 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.690 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.099 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.687 ns                ;
; 8.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.684 ns                ;
; 8.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.684 ns                ;
; 8.103 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.683 ns                ;
; 8.126 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.660 ns                ;
; 8.131 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.655 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.138 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.648 ns                ;
; 8.138 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.648 ns                ;
; 8.167 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.619 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.170 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.616 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.174 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.612 ns                ;
; 8.197 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.589 ns                ;
; 8.201 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.585 ns                ;
; 8.202 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.584 ns                ;
; 8.209 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.577 ns                ;
; 8.227 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.559 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.241 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.545 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.268 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.518 ns                ;
; 8.272 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.514 ns                ;
; 8.273 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.513 ns                ;
; 8.280 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.506 ns                ;
; 8.293 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.493 ns                ;
; 8.297 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.489 ns                ;
; 8.298 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.488 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.312 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.474 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.326 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.460 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.339 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.447 ns                ;
; 8.343 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.443 ns                ;
; 8.364 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.422 ns                ;
; 8.368 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.418 ns                ;
; 8.369 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.417 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.382 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.404 ns                ;
; 8.386 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.400 ns                ;
; 8.397 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.389 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.410 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.376 ns                ;
; 8.414 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.372 ns                ;
; 8.432 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.354 ns                ;
; 8.435 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.351 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.440 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.346 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.468 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.318 ns                ;
; 8.471 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.315 ns                ;
; 8.474 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.312 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.481 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.305 ns                ;
; 8.485 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.301 ns                ;
; 8.503 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.283 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.511 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.275 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.539 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.247 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.542 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.244 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.574 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.212 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.731 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.998 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.747 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.701 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.689 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.000 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[0]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.804 ns                ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.426 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.075 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.000 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.804 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[0]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[1]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[6]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.550 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.552 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.560 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.560 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.562 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.562 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.564 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.564 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.571 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.591 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.607 ns                 ;
; 0.649 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.650 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.653 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.068 ns                   ; 0.724 ns                 ;
; 0.659 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.662 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.068 ns                   ; 0.735 ns                 ;
; 0.668 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.068 ns                   ; 0.736 ns                 ;
; 0.669 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.068 ns                   ; 0.737 ns                 ;
; 0.669 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.669 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.669 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.671 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.674 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.682 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.682 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.683 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.698 ns                 ;
; 0.697 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.712 ns                 ;
; 0.711 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.726 ns                 ;
; 0.716 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.733 ns                 ;
; 0.721 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.736 ns                 ;
; 0.737 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.754 ns                 ;
; 0.756 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.772 ns                 ;
; 0.761 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.778 ns                 ;
; 0.765 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.782 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.806 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.821 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.824 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.848 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.842 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.855 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.859 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.874 ns                 ;
; 0.861 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.863 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.866 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.867 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.868 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.869 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.885 ns                 ;
; 0.869 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.886 ns                 ;
; 0.871 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.887 ns                 ;
; 0.873 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.889 ns                 ;
; 0.874 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.890 ns                 ;
; 0.874 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.890 ns                 ;
; 0.879 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.895 ns                 ;
; 0.879 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.895 ns                 ;
; 0.879 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.895 ns                 ;
; 0.891 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.907 ns                 ;
; 0.891 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.907 ns                 ;
; 0.945 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 0.992 ns                 ;
; 0.945 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 0.992 ns                 ;
; 0.947 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 0.997 ns                 ;
; 0.948 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 0.998 ns                 ;
; 0.950 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.000 ns                 ;
; 0.953 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.969 ns                 ;
; 0.955 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.002 ns                 ;
; 0.963 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.013 ns                 ;
; 0.965 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.981 ns                 ;
; 0.966 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.983 ns                 ;
; 0.967 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 0.993 ns                 ;
; 0.969 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.985 ns                 ;
; 0.969 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.985 ns                 ;
; 0.969 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.985 ns                 ;
; 0.969 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.985 ns                 ;
; 0.970 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.986 ns                 ;
; 0.970 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.020 ns                 ;
; 0.973 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.023 ns                 ;
; 0.975 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.991 ns                 ;
; 0.977 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.027 ns                 ;
; 0.979 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.029 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.992 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.008 ns                 ;
; 1.000 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.012 ns                 ;
; 1.028 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.045 ns                 ;
; 1.030 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.047 ns                 ;
; 1.052 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.068 ns                 ;
; 1.061 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.077 ns                 ;
; 1.063 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.068 ns                   ; 1.131 ns                 ;
; 1.067 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.083 ns                 ;
; 1.079 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.095 ns                 ;
; 1.095 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.111 ns                 ;
; 1.095 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.111 ns                 ;
; 1.101 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.121 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                      ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -3.169 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.758 ns                   ; 1.589 ns                 ;
; -2.765 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.756 ns                   ; 1.991 ns                 ;
; -2.265 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.201 ns                 ;
; -2.159 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.022 ns                   ; 1.863 ns                 ;
; -1.975 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.491 ns                 ;
; -1.940 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.340 ns                   ; 2.400 ns                 ;
; -1.925 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.541 ns                 ;
; -1.907 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.559 ns                 ;
; -1.833 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.022 ns                   ; 2.189 ns                 ;
; -1.751 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.715 ns                 ;
; -1.751 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 1.713 ns                 ;
; -1.723 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.743 ns                 ;
; -1.722 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.465 ns                   ; 1.743 ns                 ;
; -1.716 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.750 ns                 ;
; -1.711 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.755 ns                 ;
; -1.616 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 1.848 ns                 ;
; -1.614 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.340 ns                   ; 2.726 ns                 ;
; -1.539 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.927 ns                 ;
; -1.524 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.942 ns                 ;
; -1.468 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 1.998 ns                 ;
; -1.453 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.013 ns                 ;
; -1.397 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.069 ns                 ;
; -1.368 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.098 ns                 ;
; -1.368 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.096 ns                 ;
; -1.336 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.465 ns                   ; 2.129 ns                 ;
; -1.335 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.131 ns                 ;
; -1.328 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.138 ns                 ;
; -1.323 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.143 ns                 ;
; -1.297 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.167 ns                 ;
; -1.291 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.173 ns                 ;
; -1.265 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.465 ns                   ; 2.200 ns                 ;
; -1.257 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.209 ns                 ;
; -1.252 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.214 ns                 ;
; -1.233 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.231 ns                 ;
; -1.226 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.238 ns                 ;
; -1.194 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.465 ns                   ; 2.271 ns                 ;
; -1.186 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.280 ns                 ;
; -1.162 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.302 ns                 ;
; -1.123 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.465 ns                   ; 2.342 ns                 ;
; -1.115 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.466 ns                   ; 2.351 ns                 ;
; -1.091 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.373 ns                 ;
; -1.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.465 ns                   ; 2.413 ns                 ;
; -1.036 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.382 ns                   ; 1.346 ns                 ;
; -1.020 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.444 ns                 ;
; -1.011 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.459 ns                   ; 2.448 ns                 ;
; -0.908 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.556 ns                 ;
; -0.837 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.627 ns                 ;
; -0.766 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.698 ns                 ;
; -0.701 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.916 ns                   ; 1.215 ns                 ;
; -0.695 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.769 ns                 ;
; -0.629 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.378 ns                   ; 1.749 ns                 ;
; -0.624 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.464 ns                   ; 2.840 ns                 ;
; -0.371 ns                               ; SONAR:inst54|SONAR_RESULT[12][7]                                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.865 ns                   ; 2.494 ns                 ;
; -0.331 ns                               ; DIG_IN:inst41|B_DI[7]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.063 ns                   ; 2.732 ns                 ;
; -0.272 ns                               ; SONAR:inst54|SONAR_RESULT[13][7]                                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.864 ns                   ; 2.592 ns                 ;
; -0.232 ns                               ; SONAR:inst54|SONAR_RESULT[13][3]                                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.633 ns                   ; 2.401 ns                 ;
; -0.225 ns                               ; SONAR:inst54|SONAR_RESULT[12][5]                                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.865 ns                   ; 2.640 ns                 ;
; -0.176 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.995 ns                   ; 2.819 ns                 ;
; -0.144 ns                               ; DIG_IN:inst41|B_DI[1]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.599 ns                   ; 2.455 ns                 ;
; -0.069 ns                               ; ODOMETRY:inst53|XPOS[20]                                                                                                                                ; ODOMETRY:inst53|XOFFST[9]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 0.969 ns                 ;
; -0.068 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.149 ns                   ; 2.081 ns                 ;
; -0.065 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.234 ns                 ;
; -0.065 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.234 ns                 ;
; -0.065 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.234 ns                 ;
; -0.065 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.234 ns                 ;
; -0.065 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.234 ns                 ;
; -0.065 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.234 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.247 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.247 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.247 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.247 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.247 ns                 ;
; -0.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.247 ns                 ;
; -0.049 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.248 ns                 ;
; -0.049 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.248 ns                 ;
; -0.049 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.248 ns                 ;
; -0.049 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.248 ns                 ;
; -0.049 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.248 ns                 ;
; -0.049 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.248 ns                 ;
; -0.045 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.254 ns                 ;
; -0.045 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.254 ns                 ;
; -0.045 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.254 ns                 ;
; -0.045 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.254 ns                 ;
; -0.045 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.254 ns                 ;
; -0.045 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.254 ns                 ;
; -0.042 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.257 ns                 ;
; -0.042 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.257 ns                 ;
; -0.042 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.257 ns                 ;
; -0.042 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.257 ns                 ;
; -0.042 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.257 ns                 ;
; -0.042 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 4.257 ns                 ;
; -0.030 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.267 ns                 ;
; -0.030 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.267 ns                 ;
; -0.030 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.267 ns                 ;
; -0.030 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.267 ns                 ;
; -0.030 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.267 ns                 ;
; -0.030 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.267 ns                 ;
; -0.021 ns                               ; SONAR:inst54|SONAR_RESULT[13][3]                                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.419 ns                   ; 2.398 ns                 ;
; -0.019 ns                               ; DIG_IN:inst38|B_DI[3]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.821 ns                   ; 2.802 ns                 ;
; -0.017 ns                               ; ODOMETRY:inst53|XPOS[18]                                                                                                                                ; ODOMETRY:inst53|XOFFST[7]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.021 ns                 ;
; -0.016 ns                               ; ODOMETRY:inst53|XPOS[22]                                                                                                                                ; ODOMETRY:inst53|XOFFST[11]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.022 ns                 ;
; -0.016 ns                               ; ODOMETRY:inst53|XPOS[25]                                                                                                                                ; ODOMETRY:inst53|XOFFST[14]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.022 ns                 ;
; -0.016 ns                               ; ODOMETRY:inst53|XPOS[13]                                                                                                                                ; ODOMETRY:inst53|XOFFST[2]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.022 ns                 ;
; 0.008 ns                                ; ODOMETRY:inst53|XPOS[15]                                                                                                                                ; ODOMETRY:inst53|XOFFST[4]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.046 ns                 ;
; 0.008 ns                                ; ODOMETRY:inst53|XPOS[14]                                                                                                                                ; ODOMETRY:inst53|XOFFST[3]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.046 ns                 ;
; 0.010 ns                                ; ODOMETRY:inst53|XPOS[26]                                                                                                                                ; ODOMETRY:inst53|XOFFST[15]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.048 ns                 ;
; 0.014 ns                                ; ODOMETRY:inst53|XPOS[21]                                                                                                                                ; ODOMETRY:inst53|XOFFST[10]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.052 ns                 ;
; 0.022 ns                                ; DIG_IN:inst41|B_DI[5]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.063 ns                   ; 3.085 ns                 ;
; 0.024 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; LEDS:inst59|BLED[5]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.921 ns                   ; 1.945 ns                 ;
; 0.028 ns                                ; SONAR:inst54|SONAR_RESULT[4][7]                                                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.865 ns                   ; 2.893 ns                 ;
; 0.030 ns                                ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.808 ns                   ; 2.838 ns                 ;
; 0.070 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.496 ns                   ; 2.566 ns                 ;
; 0.072 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                ; DAC_BEEP:inst35|timer[2]~latch                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.748 ns                   ; 4.820 ns                 ;
; 0.087 ns                                ; SONAR:inst54|SONAR_RESULT[12][3]                                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.642 ns                   ; 2.729 ns                 ;
; 0.106 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                ; DAC_BEEP:inst35|step[7]~latch                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.670 ns                   ; 4.776 ns                 ;
; 0.127 ns                                ; SCOMP:inst8|IR[0]                                                                                                                                       ; DAC_BEEP:inst35|step[7]~latch                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.669 ns                   ; 4.796 ns                 ;
; 0.128 ns                                ; DIG_IN:inst5|B_DI[5]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.230 ns                   ; 3.358 ns                 ;
; 0.138 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.616 ns                 ;
; 0.143 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.935 ns                   ; 2.078 ns                 ;
; 0.181 ns                                ; SONAR:inst54|SONAR_RESULT[13][1]                                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.400 ns                   ; 2.581 ns                 ;
; 0.186 ns                                ; DIG_IN:inst6|B_DI[0]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.013 ns                   ; 3.199 ns                 ;
; 0.188 ns                                ; SONAR:inst54|SONAR_RESULT[13][5]                                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.862 ns                   ; 3.050 ns                 ;
; 0.191 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.772 ns                 ;
; 0.191 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.772 ns                 ;
; 0.191 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.772 ns                 ;
; 0.191 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.772 ns                 ;
; 0.191 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.772 ns                 ;
; 0.191 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.772 ns                 ;
; 0.192 ns                                ; DIG_IN:inst38|B_DI[3]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.607 ns                   ; 2.799 ns                 ;
; 0.204 ns                                ; ODOMETRY:inst53|XPOS[17]                                                                                                                                ; ODOMETRY:inst53|XOFFST[6]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.242 ns                 ;
; 0.205 ns                                ; ODOMETRY:inst53|XPOS[19]                                                                                                                                ; ODOMETRY:inst53|XOFFST[8]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.243 ns                 ;
; 0.208 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.923 ns                   ; 2.131 ns                 ;
; 0.210 ns                                ; ODOMETRY:inst53|XPOS[24]                                                                                                                                ; ODOMETRY:inst53|XOFFST[13]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.248 ns                 ;
; 0.212 ns                                ; SONAR:inst54|SONAR_RESULT[12][1]                                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.401 ns                   ; 2.613 ns                 ;
; 0.213 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.658 ns                   ; 2.871 ns                 ;
; 0.241 ns                                ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.594 ns                   ; 2.835 ns                 ;
; 0.248 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.921 ns                   ; 3.169 ns                 ;
; 0.284 ns                                ; SCOMP:inst8|IR[1]                                                                                                                                       ; DAC_BEEP:inst35|step[7]~latch                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.669 ns                   ; 4.953 ns                 ;
; 0.295 ns                                ; SONAR:inst54|SONAR_RESULT[12][0]                                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.419 ns                   ; 2.714 ns                 ;
; 0.298 ns                                ; SONAR:inst54|SONAR_RESULT[12][3]                                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.428 ns                   ; 2.726 ns                 ;
; 0.298 ns                                ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.459 ns                   ; 3.757 ns                 ;
; 0.314 ns                                ; ODOMETRY:inst53|XPOS[20]                                                                                                                                ; ODOMETRY:inst53|XOFFST[10]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.352 ns                 ;
; 0.322 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; LEDS:inst58|BLED[1]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.104 ns                   ; 2.426 ns                 ;
; 0.337 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.025 ns                   ; 2.362 ns                 ;
; 0.345 ns                                ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.974 ns                   ; 3.319 ns                 ;
; 0.354 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.651 ns                 ;
; 0.354 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.651 ns                 ;
; 0.354 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.651 ns                 ;
; 0.354 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.651 ns                 ;
; 0.354 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.651 ns                 ;
; 0.354 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.297 ns                   ; 4.651 ns                 ;
; 0.367 ns                                ; ODOMETRY:inst53|XPOS[22]                                                                                                                                ; ODOMETRY:inst53|XOFFST[12]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.405 ns                 ;
; 0.367 ns                                ; ODOMETRY:inst53|XPOS[25]                                                                                                                                ; ODOMETRY:inst53|XOFFST[15]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.405 ns                 ;
; 0.367 ns                                ; ODOMETRY:inst53|XPOS[13]                                                                                                                                ; ODOMETRY:inst53|XOFFST[3]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.405 ns                 ;
; 0.385 ns                                ; ODOMETRY:inst53|XPOS[20]                                                                                                                                ; ODOMETRY:inst53|XOFFST[11]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.423 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[0]                                                                                                                                      ; SCOMP:inst8|IIE[0]                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[2]                                                                                                                                      ; SCOMP:inst8|IIE[2]                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[1]                                                                                                                                      ; SCOMP:inst8|IIE[1]                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[3]                                                                                                                                      ; SCOMP:inst8|IIE[3]                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|GIE                                                                                                                                         ; SCOMP:inst8|GIE                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|MW                                                                                                                                          ; SCOMP:inst8|MW                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.394 ns                                ; ODOMETRY:inst53|XPOS[14]                                                                                                                                ; ODOMETRY:inst53|XOFFST[4]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.432 ns                 ;
; 0.395 ns                                ; SONAR:inst54|SONAR_RESULT[15][7]                                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.864 ns                   ; 3.259 ns                 ;
; 0.396 ns                                ; ODOMETRY:inst53|XPOS[15]                                                                                                                                ; ODOMETRY:inst53|XOFFST[5]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.434 ns                 ;
; 0.402 ns                                ; ODOMETRY:inst53|XPOS[21]                                                                                                                                ; ODOMETRY:inst53|XOFFST[11]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.440 ns                 ;
; 0.419 ns                                ; SONAR:inst54|SONAR_RESULT[13][0]                                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.416 ns                   ; 2.835 ns                 ;
; 0.424 ns                                ; ODOMETRY:inst53|XPOS[16]                                                                                                                                ; ODOMETRY:inst53|XOFFST[5]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.462 ns                 ;
; 0.437 ns                                ; SONAR:inst54|SONAR_RESULT[15][3]                                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.633 ns                   ; 3.070 ns                 ;
; 0.438 ns                                ; ODOMETRY:inst53|XPOS[22]                                                                                                                                ; ODOMETRY:inst53|XOFFST[13]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.476 ns                 ;
; 0.438 ns                                ; ODOMETRY:inst53|XPOS[13]                                                                                                                                ; ODOMETRY:inst53|XOFFST[4]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.476 ns                 ;
; 0.454 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.811 ns                   ; 3.265 ns                 ;
; 0.456 ns                                ; ODOMETRY:inst53|XPOS[20]                                                                                                                                ; ODOMETRY:inst53|XOFFST[12]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.494 ns                 ;
; 0.458 ns                                ; ODOMETRY:inst53|XPOS[18]                                                                                                                                ; ODOMETRY:inst53|XOFFST[8]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.496 ns                 ;
; 0.465 ns                                ; ODOMETRY:inst53|XPOS[14]                                                                                                                                ; ODOMETRY:inst53|XOFFST[5]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.503 ns                 ;
; 0.467 ns                                ; ODOMETRY:inst53|XPOS[15]                                                                                                                                ; ODOMETRY:inst53|XOFFST[6]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.505 ns                 ;
; 0.473 ns                                ; ODOMETRY:inst53|XPOS[21]                                                                                                                                ; ODOMETRY:inst53|XOFFST[12]                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.038 ns                   ; 1.511 ns                 ;
; 0.473 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.709 ns                   ; 3.182 ns                 ;
; 0.473 ns                                ; DIG_IN:inst5|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.840 ns                   ; 3.313 ns                 ;
; 0.476 ns                                ; SONAR:inst54|SONAR_RESULT[4][3]                                                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.642 ns                   ; 3.118 ns                 ;
; 0.477 ns                                ; ODOMETRY:inst53|XPOS[12]                                                                                                                                ; ODOMETRY:inst53|XOFFST[1]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.040 ns                   ; 1.517 ns                 ;
; 0.506 ns                                ; ODOMETRY:inst53|YPOS[15]                                                                                                                                ; ODOMETRY:inst53|YOFFST[4]                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.025 ns                   ; 1.531 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                         ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.785 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.873 ns                   ; 1.088 ns                 ;
; -1.721 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.873 ns                   ; 1.152 ns                 ;
; -1.708 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.577 ns                   ; 0.869 ns                 ;
; -1.626 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                       ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.043 ns                   ; 1.417 ns                 ;
; -1.578 ns                               ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[1]                                       ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.769 ns                   ; 1.191 ns                 ;
; -1.574 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.command                                    ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.043 ns                   ; 1.469 ns                 ;
; -1.522 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack1                                   ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.043 ns                   ; 1.521 ns                 ;
; -1.497 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.873 ns                   ; 1.376 ns                 ;
; -1.496 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.874 ns                   ; 1.378 ns                 ;
; -1.490 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.588 ns                   ; 1.098 ns                 ;
; -1.488 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.873 ns                   ; 1.385 ns                 ;
; -1.456 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.043 ns                   ; 1.587 ns                 ;
; -1.391 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                         ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.043 ns                   ; 1.652 ns                 ;
; -1.380 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.873 ns                   ; 1.493 ns                 ;
; -1.327 ns                               ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                       ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.769 ns                   ; 1.442 ns                 ;
; -1.275 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.873 ns                   ; 1.598 ns                 ;
; -1.274 ns                               ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                       ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.769 ns                   ; 1.495 ns                 ;
; -1.159 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.873 ns                   ; 1.714 ns                 ;
; -1.007 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 0.742 ns                 ;
; -0.919 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 0.830 ns                 ;
; -0.868 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 0.881 ns                 ;
; -0.867 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 0.882 ns                 ;
; -0.865 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 0.884 ns                 ;
; -0.853 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 0.896 ns                 ;
; -0.852 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 0.897 ns                 ;
; -0.804 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.start                                      ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.043 ns                   ; 2.239 ns                 ;
; -0.723 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.740 ns                   ; 1.017 ns                 ;
; -0.708 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.740 ns                   ; 1.032 ns                 ;
; -0.693 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.740 ns                   ; 1.047 ns                 ;
; -0.596 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.043 ns                   ; 2.447 ns                 ;
; -0.521 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.740 ns                   ; 1.219 ns                 ;
; -0.490 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.701 ns                 ;
; -0.489 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.702 ns                 ;
; -0.489 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.702 ns                 ;
; -0.488 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.703 ns                 ;
; -0.488 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.703 ns                 ;
; -0.487 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.704 ns                 ;
; -0.484 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.707 ns                 ;
; -0.439 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.752 ns                 ;
; -0.431 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.760 ns                 ;
; -0.429 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.762 ns                 ;
; -0.427 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.764 ns                 ;
; -0.425 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.191 ns                   ; 2.766 ns                 ;
; -0.281 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                   ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.954 ns                   ; 0.673 ns                 ;
; -0.255 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.822 ns                 ;
; -0.255 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.822 ns                 ;
; -0.255 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.822 ns                 ;
; -0.255 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.822 ns                 ;
; -0.255 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.822 ns                 ;
; -0.255 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.822 ns                 ;
; -0.255 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.822 ns                 ;
; -0.255 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.822 ns                 ;
; -0.248 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                   ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.925 ns                   ; 0.677 ns                 ;
; -0.206 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.871 ns                 ;
; -0.206 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.871 ns                 ;
; -0.206 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.871 ns                 ;
; -0.206 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.871 ns                 ;
; -0.206 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.871 ns                 ;
; -0.206 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.871 ns                 ;
; -0.206 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.871 ns                 ;
; -0.206 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.077 ns                   ; 2.871 ns                 ;
; -0.170 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.835 ns                   ; 2.665 ns                 ;
; -0.150 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.774 ns                 ;
; -0.149 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.775 ns                 ;
; -0.148 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 2.773 ns                 ;
; -0.148 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.776 ns                 ;
; -0.147 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[27] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 2.774 ns                 ;
; -0.147 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.777 ns                 ;
; -0.146 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[28] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 2.775 ns                 ;
; -0.146 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.778 ns                 ;
; -0.146 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.778 ns                 ;
; -0.145 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[29] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 2.776 ns                 ;
; -0.145 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.779 ns                 ;
; -0.144 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[30] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 2.777 ns                 ;
; -0.144 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.780 ns                 ;
; -0.140 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 2.781 ns                 ;
; -0.140 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 2.781 ns                 ;
; -0.139 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 2.782 ns                 ;
; -0.063 ns                               ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.739 ns                   ; 3.676 ns                 ;
; 0.008 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.739 ns                   ; 3.747 ns                 ;
; 0.031 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[28] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.217 ns                 ;
; 0.031 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[30] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.217 ns                 ;
; 0.031 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[27] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.217 ns                 ;
; 0.032 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.218 ns                 ;
; 0.034 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.220 ns                 ;
; 0.034 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.220 ns                 ;
; 0.036 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.222 ns                 ;
; 0.042 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.228 ns                 ;
; 0.042 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.966 ns                 ;
; 0.045 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.969 ns                 ;
; 0.048 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.972 ns                 ;
; 0.049 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.973 ns                 ;
; 0.049 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.973 ns                 ;
; 0.052 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.976 ns                 ;
; 0.053 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.977 ns                 ;
; 0.054 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.924 ns                   ; 2.978 ns                 ;
; 0.076 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[29] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.262 ns                 ;
; 0.077 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.263 ns                 ;
; 0.078 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[25] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.264 ns                 ;
; 0.079 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.739 ns                   ; 3.818 ns                 ;
; 0.081 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.267 ns                 ;
; 0.081 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.267 ns                 ;
; 0.081 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.757 ns                   ; 1.838 ns                 ;
; 0.081 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.757 ns                   ; 1.838 ns                 ;
; 0.082 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.268 ns                 ;
; 0.084 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.186 ns                   ; 3.270 ns                 ;
; 0.105 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.192 ns                   ; 3.297 ns                 ;
; 0.108 ns                                ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.738 ns                   ; 3.846 ns                 ;
; 0.164 ns                                ; DAC_BEEP:inst35|timer[8]~latch                                                      ; DAC_BEEP:inst35|timer[8]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.329 ns                   ; 0.493 ns                 ;
; 0.179 ns                                ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.738 ns                   ; 3.917 ns                 ;
; 0.185 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.739 ns                   ; 3.924 ns                 ;
; 0.199 ns                                ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.738 ns                   ; 3.937 ns                 ;
; 0.215 ns                                ; DAC_BEEP:inst35|timer[6]~latch                                                      ; DAC_BEEP:inst35|timer[6]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.279 ns                   ; 0.494 ns                 ;
; 0.224 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.869 ns                   ; 3.093 ns                 ;
; 0.224 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.869 ns                   ; 3.093 ns                 ;
; 0.224 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.869 ns                   ; 3.093 ns                 ;
; 0.224 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.869 ns                   ; 3.093 ns                 ;
; 0.224 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.869 ns                   ; 3.093 ns                 ;
; 0.224 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.869 ns                   ; 3.093 ns                 ;
; 0.224 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.869 ns                   ; 3.093 ns                 ;
; 0.224 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.869 ns                   ; 3.093 ns                 ;
; 0.235 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst52|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.707 ns                   ; 3.942 ns                 ;
; 0.236 ns                                ; DAC_BEEP:inst35|step[0]~latch                                                       ; DAC_BEEP:inst35|step[0]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.402 ns                   ; 0.638 ns                 ;
; 0.242 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 3.163 ns                 ;
; 0.246 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 3.167 ns                 ;
; 0.247 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 3.168 ns                 ;
; 0.250 ns                                ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.738 ns                   ; 3.988 ns                 ;
; 0.270 ns                                ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.738 ns                   ; 4.008 ns                 ;
; 0.277 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.515 ns                 ;
; 0.283 ns                                ; DAC_BEEP:inst35|step[1]~latch                                                       ; DAC_BEEP:inst35|step[1]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.356 ns                   ; 0.639 ns                 ;
; 0.288 ns                                ; DAC_BEEP:inst35|timer[3]~latch                                                      ; DAC_BEEP:inst35|timer[3]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.208 ns                   ; 0.496 ns                 ;
; 0.290 ns                                ; DAC_BEEP:inst35|timer[2]~latch                                                      ; DAC_BEEP:inst35|timer[2]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.208 ns                   ; 0.498 ns                 ;
; 0.296 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 3.217 ns                 ;
; 0.297 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.095 ns                   ; 1.392 ns                 ;
; 0.298 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 3.219 ns                 ;
; 0.299 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 3.220 ns                 ;
; 0.302 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 3.223 ns                 ;
; 0.303 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[25] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.921 ns                   ; 3.224 ns                 ;
; 0.306 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.707 ns                   ; 4.013 ns                 ;
; 0.317 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.739 ns                   ; 4.056 ns                 ;
; 0.317 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.739 ns                   ; 4.056 ns                 ;
; 0.317 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.739 ns                   ; 4.056 ns                 ;
; 0.317 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.739 ns                   ; 4.056 ns                 ;
; 0.341 ns                                ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.738 ns                   ; 4.079 ns                 ;
; 0.356 ns                                ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.738 ns                   ; 4.094 ns                 ;
; 0.363 ns                                ; DAC_BEEP:inst35|timer[5]~latch                                                      ; DAC_BEEP:inst35|timer[5]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.404 ns                   ; 0.767 ns                 ;
; 0.373 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.707 ns                   ; 4.080 ns                 ;
; 0.381 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.192 ns                   ; 3.573 ns                 ;
; 0.384 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.622 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                 ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                               ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                  ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                   ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                          ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                         ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                       ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                       ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                    ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                         ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                 ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                 ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                             ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                  ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.146 ns                   ; 0.537 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                       ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                  ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[4]                                                       ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                       ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[4]                                                       ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[5]                                                       ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[3]                                                       ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[3]                                                       ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                        ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[6]                                                       ; VEL_CONTROL:inst52|CMD_VEL[6]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[2]                                                       ; VEL_CONTROL:inst52|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[2]                                                       ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[6]                                                       ; VEL_CONTROL:inst51|CMD_VEL[6]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                  ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                 ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.521 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.805 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.842 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.188 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.196 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.228 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.231 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.259 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.267 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.285 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.301 ns                 ;
; 1.289 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.305 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.299 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.302 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.330 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.346 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.335 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.338 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.356 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.360 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.376 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.373 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.384 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.388 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.404 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.401 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.417 ns                 ;
; 1.402 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.406 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.422 ns                 ;
; 1.427 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.443 ns                 ;
; 1.431 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.447 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.444 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.460 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.458 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.474 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.472 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.488 ns                 ;
; 1.473 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.477 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.493 ns                 ;
; 1.490 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.497 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.513 ns                 ;
; 1.498 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.502 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.529 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.545 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.543 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.559 ns                 ;
; 1.553 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.569 ns                 ;
; 1.561 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.584 ns                 ;
; 1.569 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.585 ns                 ;
; 1.573 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.596 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.612 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.600 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.616 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.603 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.619 ns                 ;
; 1.632 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.632 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.639 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.667 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.683 ns                 ;
; 1.668 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.684 ns                 ;
; 1.668 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.684 ns                 ;
; 1.669 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.685 ns                 ;
; 1.671 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.687 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.674 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.690 ns                 ;
; 1.702 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.718 ns                 ;
; 1.703 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.703 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.710 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.738 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.754 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.742 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.758 ns                 ;
; 1.745 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.761 ns                 ;
; 1.773 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.789 ns                 ;
; 1.774 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.790 ns                 ;
; 1.774 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.790 ns                 ;
; 1.778 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.794 ns                 ;
; 1.781 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.797 ns                 ;
; 1.809 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.825 ns                 ;
; 1.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.826 ns                 ;
; 1.816 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.832 ns                 ;
; 1.844 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.860 ns                 ;
; 1.845 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.861 ns                 ;
; 1.845 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.861 ns                 ;
; 1.849 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.865 ns                 ;
; 1.879 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.895 ns                 ;
; 1.879 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.892 ns                 ;
; 1.880 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.896 ns                 ;
; 1.887 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.903 ns                 ;
; 1.893 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.906 ns                 ;
; 1.915 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.931 ns                 ;
; 1.916 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.932 ns                 ;
; 1.920 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.936 ns                 ;
; 1.930 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.943 ns                 ;
; 1.940 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.953 ns                 ;
; 1.942 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.955 ns                 ;
; 1.951 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.967 ns                 ;
; 1.986 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.002 ns                 ;
; 1.987 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.003 ns                 ;
; 2.028 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.044 ns                 ;
; 2.087 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 2.100 ns                 ;
; 2.104 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.120 ns                 ;
; 2.109 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.125 ns                 ;
; 2.169 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.185 ns                 ;
; 2.234 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.250 ns                 ;
; 2.270 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.286 ns                 ;
; 2.285 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 2.298 ns                 ;
; 2.380 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 2.393 ns                 ;
; 2.421 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 2.434 ns                 ;
; 2.456 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 2.469 ns                 ;
; 2.460 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 2.473 ns                 ;
; 2.468 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.484 ns                 ;
; 2.753 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.769 ns                 ;
; 2.761 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 2.774 ns                 ;
; 2.820 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.836 ns                 ;
; 5.948 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.669 ns                  ; 2.279 ns                 ;
; 6.582 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.668 ns                  ; 2.914 ns                 ;
; 6.594 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.669 ns                  ; 2.925 ns                 ;
; 6.649 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.668 ns                  ; 2.981 ns                 ;
; 6.669 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.666 ns                  ; 3.003 ns                 ;
; 6.683 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.668 ns                  ; 3.015 ns                 ;
; 6.695 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.669 ns                  ; 3.026 ns                 ;
; 6.848 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.669 ns                  ; 3.179 ns                 ;
; 6.871 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.669 ns                  ; 3.202 ns                 ;
; 6.897 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.669 ns                  ; 3.228 ns                 ;
; 6.902 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.669 ns                  ; 3.233 ns                 ;
; 7.013 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.669 ns                  ; 3.344 ns                 ;
; 7.095 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.671 ns                  ; 3.424 ns                 ;
; 7.367 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.670 ns                  ; 3.697 ns                 ;
; 7.559 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.667 ns                  ; 3.892 ns                 ;
; 7.605 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.670 ns                  ; 3.935 ns                 ;
; 7.606 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.671 ns                  ; 3.935 ns                 ;
; 7.678 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.670 ns                  ; 4.008 ns                 ;
; 7.729 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.666 ns                  ; 4.063 ns                 ;
; 7.773 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.670 ns                  ; 4.103 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                                            ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------------------------------------------+-----------+
; N/A                                     ; None                                                ; 37.807 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.805 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.783 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.783 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.751 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.750 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.583 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.582 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.578 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.412 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.409 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.402 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.402 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.399 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.327 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.321 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.319 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[2]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.314 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[1]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.293 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.269 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[3]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.267 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[0]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.093 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[5]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.092 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[6]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.057 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[7]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.054 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[4]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.499 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.499 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.499 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.498 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.498 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.497 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.497 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.494 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.494 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.324 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.324 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.324 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.323 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.322 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.322 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.322 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.050 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.008 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.007 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.007 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.006 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.005 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.001 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.999 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.946 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[31]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.929 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 32.651 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[31]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 27.692 ns  ; KEY[0] ; VEL_CONTROL:inst51|I_WARN_INT                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 27.030 ns  ; KEY[0] ; VEL_CONTROL:inst52|I_WARN_INT                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 26.078 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[30]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 25.052 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[29]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.999 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[2]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.999 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[11]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.997 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[6]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.996 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[13]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.994 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[7]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.994 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[5]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.994 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[12]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.993 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[9]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.992 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[10]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.991 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[8]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.988 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[14]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.978 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[1]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.975 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[15]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.972 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[23]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.972 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[24]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.970 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[26]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.970 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[25]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.942 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[18]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.942 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[19]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.941 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[22]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.941 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[20]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.940 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[17]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.938 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[28]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.937 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[21]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.937 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[16]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.936 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[27]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.357 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[31]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.278 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[0]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.276 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[4]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.275 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[3]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.201 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[29]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.201 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[15]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.041 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[30]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.789 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[27]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.783 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[28]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.610 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[20]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.608 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[25]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.607 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[23]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.607 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[24]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.607 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[21]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.607 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[16]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.606 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[19]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.605 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[18]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.603 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[22]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.603 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[17]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.602 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[26]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.511 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[2]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.510 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[13]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.509 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[14]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.508 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[11]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.507 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[10]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.507 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[8]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.506 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[4]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.504 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[7]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.501 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[12]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.499 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[3]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.496 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[9]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.493 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[6]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.492 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[1]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.177 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[31]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.929 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[0]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.926 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[5]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.906 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[10]                                     ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.835 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[9]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.764 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[8]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.753 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[2]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.753 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[1]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.753 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[0]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.753 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[3]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.753 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[4]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.753 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[5]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.753 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[6]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.753 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[7]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.285 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 13.285 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 13.285 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 13.285 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 13.285 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 13.285 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 13.285 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 13.264 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[14]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.037 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                  ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.663 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data   ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.632 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit   ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.632 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit  ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.590 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[30]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.494 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[27]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.480 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle            ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.438 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[28]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.358 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[26]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.302 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick   ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.246 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[31]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.212 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[29]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.071 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]              ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.927 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[26]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.905 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[29]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.849 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb          ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.837 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[31]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.783 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[24]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.758 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[30]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.748 ns  ; KEY[0] ; DAC_BEEP:inst35|step[3]~_emulated                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.748 ns  ; KEY[0] ; DAC_BEEP:inst35|step[4]~_emulated                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.748 ns  ; KEY[0] ; DAC_BEEP:inst35|step[5]~_emulated                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.678 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[23]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.639 ns  ; KEY[0] ; DAC_BEEP:inst35|step[7]~_emulated                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.639 ns  ; KEY[0] ; DAC_BEEP:inst35|step[0]~_emulated                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.639 ns  ; KEY[0] ; DAC_BEEP:inst35|step[6]~_emulated                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.625 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[28]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.624 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[25]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.615 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[22]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.536 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[27]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.514 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[19]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.490 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[22]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.473 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[24]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.459 ns  ; KEY[0] ; DAC_BEEP:inst35|step[2]~_emulated                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.459 ns  ; KEY[0] ; DAC_BEEP:inst35|step[1]~_emulated                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.431 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[25]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.431 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[5]~_emulated                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.431 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[4]~_emulated                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.428 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[21]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.416 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.408 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[7]~_emulated                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.408 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[6]~_emulated                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.402 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data     ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.389 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[18]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.389 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[15]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.369 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[23]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.367 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[1]~_emulated                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.367 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[3]~_emulated                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.367 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[2]~_emulated                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.367 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[12]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.367 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[13]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.367 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[15]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.367 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[14]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.352 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[21]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.285 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[20]                                ; CLOCK_50  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                               ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                               ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 13.130 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.083 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[3]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.081 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.050 ns  ; oneshot_i2c:inst18|i2c_master:inst|sda_int         ; SDA_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.879 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.856 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[6]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.841 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[4]~_emulated       ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.714 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[5]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.711 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[2]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.692 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.665 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.621 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.591 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.571 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.531 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.449 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.448 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.448 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.431 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.416 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.412 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.367 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.363 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.344 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.339 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.337 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.337 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.330 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.316 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.315 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.289 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.249 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.233 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.228 ns  ; oneshot_i2c:inst18|i2c_master:inst|scl_ena         ; SCL_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.226 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.215 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.200 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.183 ns  ; SCOMP:inst8|IR[7]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.179 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.165 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.165 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.132 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.131 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.100 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.093 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.087 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.082 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.066 ns  ; SAFETY_ENABLE:inst4|inst                           ; WATCH_ST ; SW[17]     ;
; N/A                                     ; None                                                ; 12.061 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.059 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.046 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.022 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.009 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.986 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.974 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.969 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.963 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.952 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.932 ns  ; SAFETY_ENABLE:inst4|inst1                          ; WATCH_ST ; SW[17]     ;
; N/A                                     ; None                                                ; 11.927 ns  ; SCOMP:inst8|IR[2]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.921 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.919 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.911 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.904 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.903 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.895 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.886 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.863 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[1]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.862 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.860 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.846 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.813 ns  ; SCOMP:inst8|IO_CYCLE                               ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.799 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.794 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.792 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.782 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.778 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.761 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.760 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.760 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated       ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.753 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.743 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.739 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.732 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.717 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.717 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.709 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.707 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.706 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.706 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.703 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.699 ns  ; SCOMP:inst8|IR[1]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.692 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.691 ns  ; SCOMP:inst8|IR[5]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.682 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.682 ns  ; SCOMP:inst8|IR[4]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.673 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.665 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.654 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.649 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.642 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.638 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.615 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int       ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.609 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.602 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.stop    ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.601 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.601 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.597 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.595 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.593 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.590 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.580 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.567 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.557 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.556 ns  ; SCOMP:inst8|IR[0]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.555 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.547 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.517 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.515 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.506 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.493 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.487 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.474 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.466 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.453 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.440 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.426 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.422 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.422 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.416 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.412 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.405 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.404 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.400 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.393 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.371 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.366 ns  ; LEDS:inst58|BLED[3]                                ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.357 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.349 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.330 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.328 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.326 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.325 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.321 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.320 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.314 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.start   ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.313 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.311 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.310 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.310 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.309 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.287 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.277 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.258 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.255 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.248 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.240 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.237 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.236 ns  ; SCOMP:inst8|IR[6]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.233 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.230 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.216 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.214 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.198 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.194 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.192 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.191 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.189 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.184 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.183 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.176 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.153 ns  ; LEDS:inst58|BLED[1]                                ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.152 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.148 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.146 ns  ; SCOMP:inst8|IR[3]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.144 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.144 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.143 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.135 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.134 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.134 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.133 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.127 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.124 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.123 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.123 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.120 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.111 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.093 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.090 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.081 ns  ; LEDS:inst58|BLED[0]                                ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.080 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.064 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.045 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.030 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.029 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.028 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.025 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.016 ns  ; LEDS:inst58|BLED[2]                                ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.015 ns  ; VEL_CONTROL:inst52|MOTOR_EN                        ; NMOTR_L  ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                    ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+-----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To       ;
+-------+-------------------+-----------------+-----------+----------+
; N/A   ; None              ; 16.851 ns       ; KEY[0]    ; WATCH_ST ;
; N/A   ; None              ; 11.953 ns       ; ASLEEP    ; LEDG[8]  ;
; N/A   ; None              ; 11.522 ns       ; BATT_GOOD ; LEDG[8]  ;
; N/A   ; None              ; 10.693 ns       ; DI[0]     ; LAA2[0]  ;
; N/A   ; None              ; 10.566 ns       ; DI[1]     ; LAA2[0]  ;
+-------+-------------------+-----------------+-----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.388 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.139 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.800 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.572 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.561 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.472 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.452 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.387 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.314 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.086 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.995 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.864 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.457 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.138 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.160 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.229 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.231 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.232 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.233 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.236 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.237 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.238 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.238 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.295 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.387 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.387 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.573 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.824 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.825 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.826 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.024 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.043 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.052 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.055 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.301 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.321 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.337 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.492 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.637 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.662 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.774 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.854 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.078 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.247 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.373 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.405 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.473 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.474 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.476 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.479 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.480 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.492 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.496 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.497 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.498 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.498 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.499 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.505 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.505 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.509 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.509 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.509 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.510 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.511 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.512 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.517 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.517 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.518 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.518 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.518 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.527 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.608 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.656 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.663 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.797 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.818 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.834 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.845 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.046 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.069 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.079 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.083 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.095 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.098 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.106 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.132 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.132 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.139 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.151 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.243 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_ena                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.308 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.360 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.366 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.433 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.778 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.912 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.971 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.977 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|scl_ena                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.089 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.089 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.089 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.089 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.089 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.137 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.169 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.273 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.273 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][12]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.273 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][14]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.282 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.282 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.282 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.286 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.286 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.286 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.286 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.293 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.293 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.293 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.304 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.304 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.304 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.304 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.304 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.304 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.304 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.308 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.308 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.308 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.308 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.308 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.321 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.321 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.321 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.321 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.321 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.321 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.321 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][15]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.326 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][14]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.337 ns ; DI[1]      ; IR_RCVR:inst44|inst1                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.346 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.346 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.346 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.346 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.346 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.352 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.352 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.352 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.352 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.352 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.352 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.352 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.359 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.364 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.367 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.367 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.367 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.367 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.373 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.388 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.395 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.395 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.432 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.432 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.432 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.432 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.450 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.450 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.450 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.450 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.450 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.450 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.450 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.464 ns ; DI[0]      ; IR_RCVR:inst44|inst1                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.476 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.500 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][15]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.500 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][11]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.500 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][13]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.511 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.511 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.513 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.513 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.548 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.549 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.564 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.564 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.564 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.564 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][7]                                   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Mar 14 13:33:25 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "VEL_CONTROL:inst51|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "VEL_CONTROL:inst52|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[0]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[8]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[15]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[9]~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 99 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70~0" as buffer
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~17" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "inst25~2" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH~0" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRT" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst1" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst5" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst7" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17~0" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRX" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRY" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~0" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal22~0" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~2" as buffer
    Info: Detected gated clock "inst76~0" as buffer
    Info: Detected gated clock "inst45~0" as buffer
    Info: Detected gated clock "inst48~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~1" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~0" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~0" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal23~0" as buffer
    Info: Detected gated clock "inst45" as buffer
    Info: Detected gated clock "inst48" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "inst77~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_CYCLE" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 62.68 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|baud_counter[0]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]"
    Info: Fmax is 191.53 MHz (period= 5.221 ns)
    Info: + Largest register to register requirement is 67.694 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.007 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y21_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.631 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X55_Y21_N13; Fanout = 7; REG Node = 'UART_INTERFACE:inst1|UART:inst2|baud_counter[0]'
                Info: Total cell delay = 0.537 ns ( 20.41 % )
                Info: Total interconnect delay = 2.094 ns ( 79.59 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.014 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y21_N13; Fanout = 7; REG Node = 'UART_INTERFACE:inst1|UART:inst2|baud_counter[0]'
        Info: 2: + IC(0.352 ns) + CELL(0.410 ns) = 0.762 ns; Loc. = LCCOMB_X55_Y21_N10; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|baud_tick~0'
        Info: 3: + IC(0.274 ns) + CELL(0.408 ns) = 1.444 ns; Loc. = LCCOMB_X55_Y21_N8; Fanout = 12; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|baud_tick~1'
        Info: 4: + IC(2.406 ns) + CELL(0.271 ns) = 4.121 ns; Loc. = LCCOMB_X25_Y21_N22; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]~1'
        Info: 5: + IC(0.233 ns) + CELL(0.660 ns) = 5.014 ns; Loc. = LCFF_X25_Y21_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]'
        Info: Total cell delay = 1.749 ns ( 34.88 % )
        Info: Total interconnect delay = 3.265 ns ( 65.12 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is -16.912 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[9]" and destination register "ODOMETRY:inst53|TOFFST[15]"
    Info: + Largest register to register requirement is 21.266 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.480 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 4.618 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 0.547 ns; Loc. = LCFF_X46_Y17_N17; Fanout = 90; REG Node = 'SCOMP:inst8|IR[1]'
                Info: 4: + IC(2.422 ns) + CELL(0.389 ns) = 3.358 ns; Loc. = LCCOMB_X28_Y22_N10; Fanout = 16; COMB Node = 'ODOMETRY:inst53|WRT'
                Info: 5: + IC(0.723 ns) + CELL(0.537 ns) = 4.618 ns; Loc. = LCFF_X29_Y19_N27; Fanout = 1; REG Node = 'ODOMETRY:inst53|TOFFST[15]'
                Info: Total cell delay = 1.713 ns ( 24.56 % )
                Info: Total interconnect delay = 5.263 ns ( 75.44 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.138 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.787 ns) = 0.558 ns; Loc. = LCFF_X30_Y32_N1; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(1.024 ns) + CELL(0.000 ns) = 1.582 ns; Loc. = CLKCTRL_G8; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 3.138 ns; Loc. = LCFF_X43_Y17_N29; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[9]'
                Info: Total cell delay = 1.324 ns ( 24.09 % )
                Info: Total interconnect delay = 4.172 ns ( 75.91 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 38.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y17_N29; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[9]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X43_Y17_N28; Fanout = 1; COMB Node = 'TIMER:inst20|lpm_bustri:IO_BUS|dout[9]~0'
        Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 0.720 ns; Loc. = LCCOMB_X43_Y17_N18; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[9]~9'
        Info: 4: + IC(0.738 ns) + CELL(0.150 ns) = 1.608 ns; Loc. = LCCOMB_X43_Y15_N22; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[9]~10'
        Info: 5: + IC(0.943 ns) + CELL(0.150 ns) = 2.701 ns; Loc. = LCCOMB_X40_Y17_N26; Fanout = 20; COMB Node = 'I2C_INTERFACE:inst16|inst1[9]~20'
        Info: 6: + IC(0.975 ns) + CELL(0.393 ns) = 4.069 ns; Loc. = LCCOMB_X38_Y18_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add10~19'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 4.479 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add10~20'
        Info: 8: + IC(0.674 ns) + CELL(0.414 ns) = 5.567 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~21'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.638 ns; Loc. = LCCOMB_X37_Y18_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~23'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.709 ns; Loc. = LCCOMB_X37_Y18_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~25'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.780 ns; Loc. = LCCOMB_X37_Y18_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~27'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.851 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53|Add11~29'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 6.261 ns; Loc. = LCCOMB_X37_Y18_N30; Fanout = 77; COMB Node = 'ODOMETRY:inst53|Add11~30'
        Info: 14: + IC(0.883 ns) + CELL(0.414 ns) = 7.558 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.629 ns; Loc. = LCCOMB_X36_Y20_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.700 ns; Loc. = LCCOMB_X36_Y20_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.771 ns; Loc. = LCCOMB_X36_Y20_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.842 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.913 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.984 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 8.143 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.214 ns; Loc. = LCCOMB_X36_Y20_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.285 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19'
        Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 8.695 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 4; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~20'
        Info: 25: + IC(0.676 ns) + CELL(0.414 ns) = 9.785 ns; Loc. = LCCOMB_X35_Y20_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~1'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.856 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~3'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.927 ns; Loc. = LCCOMB_X35_Y20_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~5'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.998 ns; Loc. = LCCOMB_X35_Y20_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~7'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 10.069 ns; Loc. = LCCOMB_X35_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~9'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 10.140 ns; Loc. = LCCOMB_X35_Y20_N10; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11'
        Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 10.550 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 20; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12'
        Info: 32: + IC(0.310 ns) + CELL(0.150 ns) = 11.010 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[131]~333'
        Info: 33: + IC(0.694 ns) + CELL(0.414 ns) = 12.118 ns; Loc. = LCCOMB_X34_Y20_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 12.189 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 12.260 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 12.331 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 12.402 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11'
        Info: 38: + IC(0.000 ns) + CELL(0.159 ns) = 12.561 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13'
        Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 12.971 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 23; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14'
        Info: 40: + IC(0.802 ns) + CELL(0.150 ns) = 13.923 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344'
        Info: 41: + IC(0.727 ns) + CELL(0.393 ns) = 15.043 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 15.114 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 15.185 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5'
        Info: 44: + IC(0.000 ns) + CELL(0.159 ns) = 15.344 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 15.415 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 15.486 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 15.557 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 15.628 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15'
        Info: 49: + IC(0.000 ns) + CELL(0.410 ns) = 16.038 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 26; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16'
        Info: 50: + IC(0.838 ns) + CELL(0.271 ns) = 17.147 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~472'
        Info: 51: + IC(0.474 ns) + CELL(0.414 ns) = 18.035 ns; Loc. = LCCOMB_X33_Y21_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~1'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 18.106 ns; Loc. = LCCOMB_X33_Y21_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~3'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 18.177 ns; Loc. = LCCOMB_X33_Y21_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 18.248 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 18.319 ns; Loc. = LCCOMB_X33_Y21_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 18.390 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 18.461 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13'
        Info: 58: + IC(0.000 ns) + CELL(0.159 ns) = 18.620 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 18.691 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17'
        Info: 60: + IC(0.000 ns) + CELL(0.410 ns) = 19.101 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 29; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18'
        Info: 61: + IC(1.031 ns) + CELL(0.150 ns) = 20.282 ns; Loc. = LCCOMB_X32_Y20_N0; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[182]~424'
        Info: 62: + IC(0.708 ns) + CELL(0.485 ns) = 21.475 ns; Loc. = LCCOMB_X31_Y21_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 21.546 ns; Loc. = LCCOMB_X31_Y21_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11'
        Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 21.617 ns; Loc. = LCCOMB_X31_Y21_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13'
        Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 21.688 ns; Loc. = LCCOMB_X31_Y21_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15'
        Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 21.759 ns; Loc. = LCCOMB_X31_Y21_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 21.830 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19'
        Info: 68: + IC(0.000 ns) + CELL(0.410 ns) = 22.240 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 32; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20'
        Info: 69: + IC(0.782 ns) + CELL(0.271 ns) = 23.293 ns; Loc. = LCCOMB_X32_Y20_N10; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[199]~431'
        Info: 70: + IC(0.794 ns) + CELL(0.393 ns) = 24.480 ns; Loc. = LCCOMB_X31_Y23_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11'
        Info: 71: + IC(0.000 ns) + CELL(0.159 ns) = 24.639 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13'
        Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 24.710 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 24.781 ns; Loc. = LCCOMB_X31_Y23_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17'
        Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 24.852 ns; Loc. = LCCOMB_X31_Y23_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19'
        Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 24.923 ns; Loc. = LCCOMB_X31_Y23_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21'
        Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 25.333 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 35; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22'
        Info: 77: + IC(0.785 ns) + CELL(0.150 ns) = 26.268 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[213]~442'
        Info: 78: + IC(0.753 ns) + CELL(0.393 ns) = 27.414 ns; Loc. = LCCOMB_X31_Y20_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 27.485 ns; Loc. = LCCOMB_X31_Y20_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9'
        Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 27.556 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11'
        Info: 81: + IC(0.000 ns) + CELL(0.159 ns) = 27.715 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13'
        Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 27.786 ns; Loc. = LCCOMB_X31_Y20_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15'
        Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 27.857 ns; Loc. = LCCOMB_X31_Y20_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17'
        Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 27.928 ns; Loc. = LCCOMB_X31_Y20_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19'
        Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 27.999 ns; Loc. = LCCOMB_X31_Y20_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21'
        Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 28.070 ns; Loc. = LCCOMB_X31_Y20_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23'
        Info: 87: + IC(0.000 ns) + CELL(0.410 ns) = 28.480 ns; Loc. = LCCOMB_X31_Y20_N26; Fanout = 38; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24'
        Info: 88: + IC(0.781 ns) + CELL(0.271 ns) = 29.532 ns; Loc. = LCCOMB_X30_Y21_N22; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[229]~452'
        Info: 89: + IC(0.758 ns) + CELL(0.414 ns) = 30.704 ns; Loc. = LCCOMB_X31_Y22_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7'
        Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 30.775 ns; Loc. = LCCOMB_X31_Y22_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9'
        Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 30.846 ns; Loc. = LCCOMB_X31_Y22_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11'
        Info: 92: + IC(0.000 ns) + CELL(0.159 ns) = 31.005 ns; Loc. = LCCOMB_X31_Y22_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13'
        Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 31.076 ns; Loc. = LCCOMB_X31_Y22_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15'
        Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 31.147 ns; Loc. = LCCOMB_X31_Y22_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17'
        Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 31.218 ns; Loc. = LCCOMB_X31_Y22_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19'
        Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 31.289 ns; Loc. = LCCOMB_X31_Y22_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21'
        Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 31.360 ns; Loc. = LCCOMB_X31_Y22_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23'
        Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 31.431 ns; Loc. = LCCOMB_X31_Y22_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25'
        Info: 99: + IC(0.000 ns) + CELL(0.410 ns) = 31.841 ns; Loc. = LCCOMB_X31_Y22_N28; Fanout = 32; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26'
        Info: 100: + IC(0.833 ns) + CELL(0.275 ns) = 32.949 ns; Loc. = LCCOMB_X30_Y20_N20; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[244]~396'
        Info: 101: + IC(0.755 ns) + CELL(0.414 ns) = 34.118 ns; Loc. = LCCOMB_X29_Y22_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9'
        Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 34.189 ns; Loc. = LCCOMB_X29_Y22_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11'
        Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 34.260 ns; Loc. = LCCOMB_X29_Y22_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13'
        Info: 104: + IC(0.000 ns) + CELL(0.159 ns) = 34.419 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15'
        Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 34.490 ns; Loc. = LCCOMB_X29_Y22_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17'
        Info: 106: + IC(0.000 ns) + CELL(0.410 ns) = 34.900 ns; Loc. = LCCOMB_X29_Y22_N18; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~18'
        Info: 107: + IC(0.941 ns) + CELL(0.150 ns) = 35.991 ns; Loc. = LCCOMB_X30_Y23_N28; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[9]~8'
        Info: 108: + IC(0.765 ns) + CELL(0.414 ns) = 37.170 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[9]~28'
        Info: 109: + IC(0.000 ns) + CELL(0.159 ns) = 37.329 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[10]~30'
        Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 37.400 ns; Loc. = LCCOMB_X29_Y19_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[11]~32'
        Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 37.471 ns; Loc. = LCCOMB_X29_Y19_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[12]~34'
        Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 37.542 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[13]~36'
        Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 37.613 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[14]~38'
        Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 37.684 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[3]~40'
        Info: 115: + IC(0.000 ns) + CELL(0.410 ns) = 38.094 ns; Loc. = LCCOMB_X29_Y19_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[15]~41'
        Info: 116: + IC(0.000 ns) + CELL(0.084 ns) = 38.178 ns; Loc. = LCFF_X29_Y19_N27; Fanout = 1; REG Node = 'ODOMETRY:inst53|TOFFST[15]'
        Info: Total cell delay = 19.511 ns ( 51.11 % )
        Info: Total interconnect delay = 18.667 ns ( 48.89 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0' along 1292 path(s). See Report window for details.
Info: Slack time is -7.305 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst51|POSITION_INT[0]" and destination register "VEL_CONTROL:inst51|MOTOR_CMD[14]"
    Info: Fmax is 18.31 MHz (period= 54.61 ns)
    Info: + Largest register to register requirement is 19.781 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.345 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.787 ns) = 2.894 ns; Loc. = LCFF_X38_Y22_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.896 ns) + CELL(0.000 ns) = 4.790 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 6.345 ns; Loc. = LCFF_X21_Y21_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[14]'
                Info: Total cell delay = 1.324 ns ( 20.87 % )
                Info: Total interconnect delay = 5.021 ns ( 79.13 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 6.350 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.787 ns) = 2.894 ns; Loc. = LCFF_X38_Y22_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.896 ns) + CELL(0.000 ns) = 4.790 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 6.350 ns; Loc. = LCFF_X34_Y18_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|POSITION_INT[0]'
                Info: Total cell delay = 1.324 ns ( 20.85 % )
                Info: Total interconnect delay = 5.026 ns ( 79.15 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 27.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y18_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|POSITION_INT[0]'
        Info: 2: + IC(0.317 ns) + CELL(0.393 ns) = 0.710 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.781 ns; Loc. = LCCOMB_X34_Y18_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.852 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.923 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.994 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.065 ns; Loc. = LCCOMB_X34_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~11'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.475 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51|Add3~12'
        Info: 9: + IC(0.472 ns) + CELL(0.414 ns) = 2.361 ns; Loc. = LCCOMB_X35_Y18_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~13'
        Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 2.520 ns; Loc. = LCCOMB_X35_Y18_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~15'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.591 ns; Loc. = LCCOMB_X35_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~17'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.662 ns; Loc. = LCCOMB_X35_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~19'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.733 ns; Loc. = LCCOMB_X35_Y18_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~21'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.804 ns; Loc. = LCCOMB_X35_Y18_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~23'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.875 ns; Loc. = LCCOMB_X35_Y18_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~25'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.946 ns; Loc. = LCCOMB_X35_Y18_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~27'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.017 ns; Loc. = LCCOMB_X35_Y18_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~29'
        Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 3.163 ns; Loc. = LCCOMB_X35_Y18_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~31'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.234 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~33'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.305 ns; Loc. = LCCOMB_X35_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~35'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.376 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~37'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.447 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~39'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.518 ns; Loc. = LCCOMB_X35_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~41'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.589 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~43'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.660 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~45'
        Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 3.819 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~47'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.890 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~49'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.961 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~51'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.032 ns; Loc. = LCCOMB_X35_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~53'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.103 ns; Loc. = LCCOMB_X35_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~55'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.174 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~57'
        Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 4.584 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|Add4~58'
        Info: 33: + IC(0.981 ns) + CELL(0.149 ns) = 5.714 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan4~7'
        Info: 34: + IC(0.244 ns) + CELL(0.149 ns) = 6.107 ns; Loc. = LCCOMB_X36_Y18_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan4~8'
        Info: 35: + IC(0.246 ns) + CELL(0.149 ns) = 6.502 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51|LessThan4~9'
        Info: 36: + IC(0.524 ns) + CELL(0.275 ns) = 7.301 ns; Loc. = LCCOMB_X36_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~29'
        Info: 37: + IC(0.751 ns) + CELL(0.393 ns) = 8.445 ns; Loc. = LCCOMB_X37_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~5'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.516 ns; Loc. = LCCOMB_X37_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~7'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.587 ns; Loc. = LCCOMB_X37_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~9'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.658 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~11'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 8.729 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~13'
        Info: 42: + IC(0.000 ns) + CELL(0.159 ns) = 8.888 ns; Loc. = LCCOMB_X37_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~15'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 8.959 ns; Loc. = LCCOMB_X37_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~17'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.030 ns; Loc. = LCCOMB_X37_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~19'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.101 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~21'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.172 ns; Loc. = LCCOMB_X37_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~23'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.243 ns; Loc. = LCCOMB_X37_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~25'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.314 ns; Loc. = LCCOMB_X37_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~27'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.385 ns; Loc. = LCCOMB_X37_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~29'
        Info: 50: + IC(0.000 ns) + CELL(0.146 ns) = 9.531 ns; Loc. = LCCOMB_X37_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~31'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.602 ns; Loc. = LCCOMB_X37_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~33'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.673 ns; Loc. = LCCOMB_X37_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~35'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.744 ns; Loc. = LCCOMB_X37_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~37'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.815 ns; Loc. = LCCOMB_X37_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~39'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 9.886 ns; Loc. = LCCOMB_X37_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~41'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 9.957 ns; Loc. = LCCOMB_X37_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~43'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 10.028 ns; Loc. = LCCOMB_X37_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~45'
        Info: 58: + IC(0.000 ns) + CELL(0.159 ns) = 10.187 ns; Loc. = LCCOMB_X37_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~47'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 10.258 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~49'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 10.329 ns; Loc. = LCCOMB_X37_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~51'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 10.400 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~53'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 10.471 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~55'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 10.542 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~57'
        Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 10.952 ns; Loc. = LCCOMB_X37_Y19_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|Add6~58'
        Info: 65: + IC(0.710 ns) + CELL(0.438 ns) = 12.100 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan6~4'
        Info: 66: + IC(0.249 ns) + CELL(0.150 ns) = 12.499 ns; Loc. = LCCOMB_X38_Y19_N4; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51|LessThan6~5'
        Info: 67: + IC(0.773 ns) + CELL(0.245 ns) = 13.517 ns; Loc. = LCCOMB_X38_Y23_N14; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~30'
        Info: 68: + IC(0.325 ns) + CELL(0.275 ns) = 14.117 ns; Loc. = LCCOMB_X38_Y23_N24; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~33'
        Info: 69: + IC(0.439 ns) + CELL(2.663 ns) = 17.219 ns; Loc. = DSPMULT_X39_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 70: + IC(0.000 ns) + CELL(0.224 ns) = 17.443 ns; Loc. = DSPOUT_X39_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 71: + IC(1.362 ns) + CELL(0.393 ns) = 19.198 ns; Loc. = LCCOMB_X25_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 19.608 ns; Loc. = LCCOMB_X25_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 73: + IC(0.755 ns) + CELL(0.414 ns) = 20.777 ns; Loc. = LCCOMB_X25_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 21.187 ns; Loc. = LCCOMB_X25_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16'
        Info: 75: + IC(0.445 ns) + CELL(0.393 ns) = 22.025 ns; Loc. = LCCOMB_X24_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~49'
        Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 22.435 ns; Loc. = LCCOMB_X24_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~50'
        Info: 77: + IC(0.668 ns) + CELL(0.393 ns) = 23.496 ns; Loc. = LCCOMB_X23_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~51'
        Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 23.567 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~53'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 23.638 ns; Loc. = LCCOMB_X23_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~55'
        Info: 80: + IC(0.000 ns) + CELL(0.410 ns) = 24.048 ns; Loc. = LCCOMB_X23_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~56'
        Info: 81: + IC(0.471 ns) + CELL(0.410 ns) = 24.929 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~25'
        Info: 82: + IC(0.243 ns) + CELL(0.150 ns) = 25.322 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 9; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~26'
        Info: 83: + IC(0.274 ns) + CELL(0.245 ns) = 25.841 ns; Loc. = LCCOMB_X22_Y20_N2; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~27'
        Info: 84: + IC(0.741 ns) + CELL(0.420 ns) = 27.002 ns; Loc. = LCCOMB_X21_Y21_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[14]~10'
        Info: 85: + IC(0.000 ns) + CELL(0.084 ns) = 27.086 ns; Loc. = LCFF_X21_Y21_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[14]'
        Info: Total cell delay = 16.096 ns ( 59.43 % )
        Info: Total interconnect delay = 10.990 ns ( 40.57 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 1664 path(s). See Report window for details.
Info: Slack time is -881 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|MOTOR_CMD[6]" and destination register "VEL_CONTROL:inst52|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.091 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.695 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.281 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 0.281 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.976 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.787 ns) = 0.536 ns; Loc. = LCFF_X38_Y22_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.896 ns) + CELL(0.000 ns) = 2.432 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 3.976 ns; Loc. = LCFF_X43_Y11_N13; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[6]'
                Info: Total cell delay = 1.324 ns ( 20.90 % )
                Info: Total interconnect delay = 5.010 ns ( 79.10 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y11_N13; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[6]'
        Info: 2: + IC(0.327 ns) + CELL(0.438 ns) = 0.765 ns; Loc. = LCCOMB_X43_Y11_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|WideOr0~0'
        Info: 3: + IC(1.713 ns) + CELL(0.438 ns) = 2.916 ns; Loc. = LCCOMB_X46_Y29_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|WideOr0~3'
        Info: 4: + IC(0.248 ns) + CELL(0.393 ns) = 3.557 ns; Loc. = LCCOMB_X46_Y29_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.628 ns; Loc. = LCCOMB_X46_Y29_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.699 ns; Loc. = LCCOMB_X46_Y29_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.770 ns; Loc. = LCCOMB_X46_Y29_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~7'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 3.929 ns; Loc. = LCCOMB_X46_Y29_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.000 ns; Loc. = LCCOMB_X46_Y29_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.071 ns; Loc. = LCCOMB_X46_Y29_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~13'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.142 ns; Loc. = LCCOMB_X46_Y29_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.213 ns; Loc. = LCCOMB_X46_Y29_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~17'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.284 ns; Loc. = LCCOMB_X46_Y29_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~19'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.694 ns; Loc. = LCCOMB_X46_Y29_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~20'
        Info: 15: + IC(0.445 ns) + CELL(0.275 ns) = 5.414 ns; Loc. = LCCOMB_X45_Y29_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1'
        Info: 16: + IC(0.649 ns) + CELL(0.150 ns) = 6.213 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4'
        Info: 17: + IC(0.256 ns) + CELL(0.419 ns) = 6.888 ns; Loc. = LCCOMB_X47_Y29_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 6.972 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_PHASE'
        Info: Total cell delay = 3.334 ns ( 47.82 % )
        Info: Total interconnect delay = 3.638 ns ( 52.18 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2' along 14 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst35|phase[7]" and destination memory "DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 2.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N19; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[7]'
            Info: 2: + IC(2.087 ns) + CELL(0.142 ns) = 2.229 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5'
            Info: Total cell delay = 0.142 ns ( 6.37 % )
            Info: Total interconnect delay = 2.087 ns ( 93.63 % )
        Info: - Smallest clock skew is 0.918 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.296 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.775 ns) + CELL(0.661 ns) = 3.296 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5'
                Info: Total cell delay = 1.521 ns ( 46.15 % )
                Info: Total interconnect delay = 1.775 ns ( 53.85 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.378 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.981 ns) + CELL(0.537 ns) = 2.378 ns; Loc. = LCFF_X2_Y32_N19; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[7]'
                Info: Total cell delay = 1.397 ns ( 58.75 % )
                Info: Total interconnect delay = 0.981 ns ( 41.25 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]" and destination register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.627 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]'
            Info: 2: + IC(0.303 ns) + CELL(0.420 ns) = 0.723 ns; Loc. = LCCOMB_X1_Y34_N10; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16'
            Info: 3: + IC(0.671 ns) + CELL(0.149 ns) = 1.543 ns; Loc. = LCCOMB_X1_Y35_N26; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.627 ns; Loc. = LCFF_X1_Y35_N27; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]'
            Info: Total cell delay = 0.653 ns ( 40.14 % )
            Info: Total interconnect delay = 0.974 ns ( 59.86 % )
        Info: - Smallest clock skew is -0.010 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.369 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.962 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X1_Y35_N27; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]'
                Info: Total cell delay = 1.407 ns ( 59.39 % )
                Info: Total interconnect delay = 0.962 ns ( 40.61 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.379 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.972 ns) + CELL(0.537 ns) = 2.379 ns; Loc. = LCFF_X1_Y34_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]'
                Info: Total cell delay = 1.407 ns ( 59.14 % )
                Info: Total interconnect delay = 0.972 ns ( 40.86 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y21_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y21_N6; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y21_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y21_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y21_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -3.169 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]"
    Info: + Shortest register to register delay is 1.589 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y21_N29; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg'
        Info: 2: + IC(1.355 ns) + CELL(0.150 ns) = 1.505 ns; Loc. = LCCOMB_X37_Y17_N20; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|int_wrfull'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.589 ns; Loc. = LCFF_X37_Y17_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]'
        Info: Total cell delay = 0.234 ns ( 14.73 % )
        Info: Total interconnect delay = 1.355 ns ( 85.27 % )
    Info: - Smallest register to register requirement is 4.758 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.742 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 7.408 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 7; REG Node = 'SCOMP:inst8|IR[7]'
                Info: 4: + IC(0.529 ns) + CELL(0.438 ns) = 3.872 ns; Loc. = LCCOMB_X46_Y17_N26; Fanout = 16; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 5: + IC(1.008 ns) + CELL(0.436 ns) = 5.316 ns; Loc. = LCCOMB_X45_Y18_N16; Fanout = 21; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 6: + IC(1.555 ns) + CELL(0.537 ns) = 7.408 ns; Loc. = LCFF_X37_Y17_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]'
                Info: Total cell delay = 2.198 ns ( 29.67 % )
                Info: Total interconnect delay = 5.210 ns ( 70.33 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.666 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X29_Y21_N29; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg'
                Info: Total cell delay = 0.537 ns ( 20.14 % )
                Info: Total interconnect delay = 2.129 ns ( 79.86 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 103 path(s). See Report window for details.
Info: Minimum slack time is -1.785 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]" and destination register "oneshot_i2c:inst18|i2c_master:inst|data_tx[0]"
    Info: + Shortest register to register delay is 1.088 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]'
        Info: 2: + IC(0.722 ns) + CELL(0.366 ns) = 1.088 ns; Loc. = LCFF_X20_Y14_N21; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_tx[0]'
        Info: Total cell delay = 0.366 ns ( 33.64 % )
        Info: Total interconnect delay = 0.722 ns ( 66.36 % )
    Info: - Smallest register to register requirement is 2.873 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.857 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 8.623 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.787 ns) = 2.911 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
                Info: 4: + IC(0.880 ns) + CELL(0.787 ns) = 4.578 ns; Loc. = LCFF_X20_Y14_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_clk'
                Info: 5: + IC(3.508 ns) + CELL(0.537 ns) = 8.623 ns; Loc. = LCFF_X20_Y14_N21; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_tx[0]'
                Info: Total cell delay = 2.111 ns ( 24.48 % )
                Info: Total interconnect delay = 6.512 ns ( 75.52 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 5.766 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.787 ns) = 2.911 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
                Info: 4: + IC(1.302 ns) + CELL(0.000 ns) = 4.213 ns; Loc. = CLKCTRL_G0; Fanout = 68; COMB Node = 'ACC_CLK_GEN:inst60|clock_400KHz~clkctrl'
                Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 5.766 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]'
                Info: Total cell delay = 1.324 ns ( 22.96 % )
                Info: Total interconnect delay = 4.442 ns ( 77.04 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 79 path(s). See Report window for details.
Info: Minimum slack time is 521 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y29_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X48_Y29_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X48_Y29_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 43.58 % )
        Info: Total interconnect delay = 0.303 ns ( 56.42 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X48_Y29_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X48_Y29_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "VEL_CONTROL:inst51|MOTOR_CMD[14]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 37.807 ns
    Info: + Longest pin to register delay is 41.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.147 ns) + CELL(0.420 ns) = 7.429 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 792; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
        Info: 3: + IC(2.104 ns) + CELL(0.275 ns) = 9.808 ns; Loc. = LCCOMB_X32_Y17_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut'
        Info: 4: + IC(0.245 ns) + CELL(0.149 ns) = 10.202 ns; Loc. = LCCOMB_X32_Y17_N4; Fanout = 21; COMB Node = 'VEL_CONTROL:inst51|Mux0~2'
        Info: 5: + IC(1.205 ns) + CELL(0.271 ns) = 11.678 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51|Add0~3'
        Info: 6: + IC(1.016 ns) + CELL(0.414 ns) = 13.108 ns; Loc. = LCCOMB_X30_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~7'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 13.179 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~9'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.338 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~11'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.409 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~13'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 13.819 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Add0~14'
        Info: 11: + IC(1.190 ns) + CELL(0.150 ns) = 15.159 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|CMD_VEL[12]~19'
        Info: 12: + IC(2.046 ns) + CELL(0.414 ns) = 17.619 ns; Loc. = LCCOMB_X35_Y18_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~25'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 17.690 ns; Loc. = LCCOMB_X35_Y18_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~27'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 17.761 ns; Loc. = LCCOMB_X35_Y18_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~29'
        Info: 15: + IC(0.000 ns) + CELL(0.146 ns) = 17.907 ns; Loc. = LCCOMB_X35_Y18_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~31'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 17.978 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~33'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 18.049 ns; Loc. = LCCOMB_X35_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~35'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 18.120 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~37'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 18.191 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~39'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 18.262 ns; Loc. = LCCOMB_X35_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~41'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 18.333 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~43'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 18.404 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~45'
        Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 18.563 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~47'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 18.634 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~49'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 18.705 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~51'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 18.776 ns; Loc. = LCCOMB_X35_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~53'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 18.847 ns; Loc. = LCCOMB_X35_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~55'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 18.918 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~57'
        Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 19.328 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|Add4~58'
        Info: 30: + IC(0.981 ns) + CELL(0.149 ns) = 20.458 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan4~7'
        Info: 31: + IC(0.244 ns) + CELL(0.149 ns) = 20.851 ns; Loc. = LCCOMB_X36_Y18_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan4~8'
        Info: 32: + IC(0.246 ns) + CELL(0.149 ns) = 21.246 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51|LessThan4~9'
        Info: 33: + IC(0.524 ns) + CELL(0.275 ns) = 22.045 ns; Loc. = LCCOMB_X36_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~29'
        Info: 34: + IC(0.751 ns) + CELL(0.393 ns) = 23.189 ns; Loc. = LCCOMB_X37_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~5'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 23.260 ns; Loc. = LCCOMB_X37_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~7'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 23.331 ns; Loc. = LCCOMB_X37_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~9'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 23.402 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~11'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 23.473 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~13'
        Info: 39: + IC(0.000 ns) + CELL(0.159 ns) = 23.632 ns; Loc. = LCCOMB_X37_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~15'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 23.703 ns; Loc. = LCCOMB_X37_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~17'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 23.774 ns; Loc. = LCCOMB_X37_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~19'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 23.845 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~21'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 23.916 ns; Loc. = LCCOMB_X37_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~23'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 23.987 ns; Loc. = LCCOMB_X37_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~25'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 24.058 ns; Loc. = LCCOMB_X37_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~27'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 24.129 ns; Loc. = LCCOMB_X37_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~29'
        Info: 47: + IC(0.000 ns) + CELL(0.146 ns) = 24.275 ns; Loc. = LCCOMB_X37_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~31'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 24.346 ns; Loc. = LCCOMB_X37_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~33'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 24.417 ns; Loc. = LCCOMB_X37_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~35'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 24.488 ns; Loc. = LCCOMB_X37_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~37'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 24.559 ns; Loc. = LCCOMB_X37_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~39'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 24.630 ns; Loc. = LCCOMB_X37_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~41'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 24.701 ns; Loc. = LCCOMB_X37_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~43'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 24.772 ns; Loc. = LCCOMB_X37_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~45'
        Info: 55: + IC(0.000 ns) + CELL(0.159 ns) = 24.931 ns; Loc. = LCCOMB_X37_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~47'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 25.002 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~49'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 25.073 ns; Loc. = LCCOMB_X37_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~51'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 25.144 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~53'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 25.215 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~55'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 25.286 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~57'
        Info: 61: + IC(0.000 ns) + CELL(0.410 ns) = 25.696 ns; Loc. = LCCOMB_X37_Y19_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|Add6~58'
        Info: 62: + IC(0.710 ns) + CELL(0.438 ns) = 26.844 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan6~4'
        Info: 63: + IC(0.249 ns) + CELL(0.150 ns) = 27.243 ns; Loc. = LCCOMB_X38_Y19_N4; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51|LessThan6~5'
        Info: 64: + IC(0.773 ns) + CELL(0.245 ns) = 28.261 ns; Loc. = LCCOMB_X38_Y23_N14; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~30'
        Info: 65: + IC(0.325 ns) + CELL(0.275 ns) = 28.861 ns; Loc. = LCCOMB_X38_Y23_N24; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~33'
        Info: 66: + IC(0.439 ns) + CELL(2.663 ns) = 31.963 ns; Loc. = DSPMULT_X39_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 67: + IC(0.000 ns) + CELL(0.224 ns) = 32.187 ns; Loc. = DSPOUT_X39_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 68: + IC(1.362 ns) + CELL(0.393 ns) = 33.942 ns; Loc. = LCCOMB_X25_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 34.352 ns; Loc. = LCCOMB_X25_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 70: + IC(0.755 ns) + CELL(0.414 ns) = 35.521 ns; Loc. = LCCOMB_X25_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 35.931 ns; Loc. = LCCOMB_X25_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16'
        Info: 72: + IC(0.445 ns) + CELL(0.393 ns) = 36.769 ns; Loc. = LCCOMB_X24_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~49'
        Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 37.179 ns; Loc. = LCCOMB_X24_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~50'
        Info: 74: + IC(0.668 ns) + CELL(0.393 ns) = 38.240 ns; Loc. = LCCOMB_X23_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~51'
        Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 38.311 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~53'
        Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 38.382 ns; Loc. = LCCOMB_X23_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~55'
        Info: 77: + IC(0.000 ns) + CELL(0.410 ns) = 38.792 ns; Loc. = LCCOMB_X23_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~56'
        Info: 78: + IC(0.471 ns) + CELL(0.410 ns) = 39.673 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~25'
        Info: 79: + IC(0.243 ns) + CELL(0.150 ns) = 40.066 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 9; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~26'
        Info: 80: + IC(0.274 ns) + CELL(0.245 ns) = 40.585 ns; Loc. = LCCOMB_X22_Y20_N2; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~27'
        Info: 81: + IC(0.741 ns) + CELL(0.420 ns) = 41.746 ns; Loc. = LCCOMB_X21_Y21_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[14]~10'
        Info: 82: + IC(0.000 ns) + CELL(0.084 ns) = 41.830 ns; Loc. = LCFF_X21_Y21_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[14]'
        Info: Total cell delay = 17.676 ns ( 42.26 % )
        Info: Total interconnect delay = 24.154 ns ( 57.74 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.787 ns) = 2.894 ns; Loc. = LCFF_X38_Y22_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
        Info: 4: + IC(1.896 ns) + CELL(0.000 ns) = 4.790 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
        Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 6.345 ns; Loc. = LCFF_X21_Y21_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[14]'
        Info: Total cell delay = 1.324 ns ( 20.87 % )
        Info: Total interconnect delay = 5.021 ns ( 79.13 % )
Info: tco from clock "CLOCK_50" to destination pin "WATCH_ST" through register "VEL_CONTROL:inst52|WATCHDOG_INT[0]" is 13.130 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 6.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.787 ns) = 2.894 ns; Loc. = LCFF_X38_Y22_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
        Info: 4: + IC(1.896 ns) + CELL(0.000 ns) = 4.790 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
        Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 6.345 ns; Loc. = LCFF_X47_Y19_N13; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[0]'
        Info: Total cell delay = 1.324 ns ( 20.87 % )
        Info: Total interconnect delay = 5.021 ns ( 79.13 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y19_N13; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[0]'
        Info: 2: + IC(0.341 ns) + CELL(0.398 ns) = 0.739 ns; Loc. = LCCOMB_X47_Y19_N10; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Mux0~0'
        Info: 3: + IC(0.432 ns) + CELL(0.419 ns) = 1.590 ns; Loc. = LCCOMB_X47_Y19_N4; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52|Mux0~2'
        Info: 4: + IC(2.156 ns) + CELL(0.150 ns) = 3.896 ns; Loc. = LCCOMB_X38_Y17_N0; Fanout = 1; COMB Node = 'inst7~0'
        Info: 5: + IC(2.347 ns) + CELL(2.650 ns) = 8.893 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'
        Info: Total cell delay = 3.617 ns ( 40.67 % )
        Info: Total interconnect delay = 5.276 ns ( 59.33 % )
Info: Longest tpd from source pin "KEY[0]" to destination pin "WATCH_ST" is 16.851 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
    Info: 2: + IC(6.147 ns) + CELL(0.420 ns) = 7.429 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 792; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
    Info: 3: + IC(1.326 ns) + CELL(0.398 ns) = 9.153 ns; Loc. = LCCOMB_X47_Y19_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut'
    Info: 4: + IC(0.246 ns) + CELL(0.149 ns) = 9.548 ns; Loc. = LCCOMB_X47_Y19_N4; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52|Mux0~2'
    Info: 5: + IC(2.156 ns) + CELL(0.150 ns) = 11.854 ns; Loc. = LCCOMB_X38_Y17_N0; Fanout = 1; COMB Node = 'inst7~0'
    Info: 6: + IC(2.347 ns) + CELL(2.650 ns) = 16.851 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'
    Info: Total cell delay = 4.629 ns ( 27.47 % )
    Info: Total interconnect delay = 12.222 ns ( 72.53 % )
Info: th for register "DIG_IN:inst5|B_DI[1]" (data pin = "SW[1]", clock pin = "CLOCK_50") is 2.388 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 2.904 ns; Loc. = LCFF_X44_Y17_N1; Fanout = 54; REG Node = 'SCOMP:inst8|IO_WRITE_INT'
        Info: 4: + IC(1.558 ns) + CELL(0.398 ns) = 4.860 ns; Loc. = LCCOMB_X45_Y17_N10; Fanout = 2; COMB Node = 'inst76~0'
        Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 5.262 ns; Loc. = LCCOMB_X45_Y17_N16; Fanout = 33; COMB Node = 'inst77'
        Info: 6: + IC(0.956 ns) + CELL(0.537 ns) = 6.755 ns; Loc. = LCFF_X46_Y18_N19; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[1]'
        Info: Total cell delay = 1.872 ns ( 27.71 % )
        Info: Total interconnect delay = 4.883 ns ( 72.29 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.275 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'SW[1]'
        Info: 2: + IC(1.043 ns) + CELL(0.149 ns) = 2.191 ns; Loc. = LCCOMB_X46_Y18_N18; Fanout = 1; COMB Node = 'DIG_IN:inst5|B_DI[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.275 ns; Loc. = LCFF_X46_Y18_N19; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[1]'
        Info: Total cell delay = 1.232 ns ( 54.15 % )
        Info: Total interconnect delay = 1.043 ns ( 45.85 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Thu Mar 14 13:33:31 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


