/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/selector4x8bits.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/selector4x8bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity selector4x8bits
-- Compiling architecture rtl of selector4x8bits

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/decod_2_a_4.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/decod_2_a_4.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity decod_2_a_4
-- Compiling architecture rtl of decod_2_a_4

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/reg8bits.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/reg8bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg8bits
-- Compiling architecture rtl of reg8bits

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/selector4x32bits.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/selector4x32bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplex
-- Compiling architecture rtl of multiplex

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/banco_16reg_32bits.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/banco_16reg_32bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity banco_16reg_32bits
-- Compiling architecture rtl of banco_16reg_32bits

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd {0 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity tb_banco_16reg_32bits
-- Compiling architecture test of tb_banco_16reg_32bits
** Warning: /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
-- Loading entity banco_16reg_32bits
** Error: /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd(43): near "for": (vcom-1576) expecting ';'.
** Error: /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd(45): (vcom-1136) Unknown identifier "posicion".
** Error: /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd(47): near "loop": (vcom-1576) expecting PROCESS.
** Error: /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd(49): Constant "posicion" is type std.STANDARD.INTEGER; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
** Error: /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd(50): Constant "posicion" is type std.STANDARD.INTEGER; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
** Error: /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/tb_banco_16reg_32bits.vhd(56): near "process": (vcom-1576) expecting ';'.

} {12.0 18.0} {}}
