// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_HH_
#define _depthwise_conv2d_fix_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_15s_30_1_1.h"
#include "depthwise_conv2d_fix_SeparableConv2D_0_w_s.h"

namespace ap_rtl {

struct depthwise_conv2d_fix : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    depthwise_conv2d_fix(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix);

    ~depthwise_conv2d_fix();

    sc_trace_file* mVcdFile;

    depthwise_conv2d_fix_SeparableConv2D_0_w_s* SeparableConv2D_0_w_s_U;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U6;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U7;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U8;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U9;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U10;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U11;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U12;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U13;
    network_mul_mul_16s_15s_30_1_1<1,1,16,15,30>* network_mul_mul_16s_15s_30_1_1_U14;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > SeparableConv2D_0_w_s_address0;
    sc_signal< sc_logic > SeparableConv2D_0_w_s_ce0;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_s_q0;
    sc_signal< sc_lv<4> > SeparableConv2D_0_w_s_address1;
    sc_signal< sc_logic > SeparableConv2D_0_w_s_ce1;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_s_q1;
    sc_signal< sc_lv<10> > indvar_flatten80_reg_265;
    sc_signal< sc_lv<1> > out_d_0_reg_276;
    sc_signal< sc_lv<10> > indvar_flatten_reg_288;
    sc_signal< sc_lv<5> > out_h_0_reg_300;
    sc_signal< sc_lv<5> > out_w_0_reg_312;
    sc_signal< sc_lv<16> > reg_324;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1376;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1376_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > reg_329;
    sc_signal< sc_lv<64> > zext_ln27_1_fu_334_p1;
    sc_signal< sc_lv<64> > zext_ln27_1_reg_1329;
    sc_signal< sc_lv<1> > out_d_fu_338_p2;
    sc_signal< sc_lv<1> > out_d_reg_1335;
    sc_signal< sc_lv<64> > zext_ln27_2_fu_344_p1;
    sc_signal< sc_lv<64> > zext_ln27_2_reg_1345;
    sc_signal< sc_lv<3> > select_ln27_fu_348_p3;
    sc_signal< sc_lv<3> > select_ln27_reg_1351;
    sc_signal< sc_lv<11> > tmp10_0_0_fu_384_p2;
    sc_signal< sc_lv<11> > tmp10_0_0_reg_1356;
    sc_signal< sc_lv<11> > tmp10_1_0_fu_420_p2;
    sc_signal< sc_lv<11> > tmp10_1_0_reg_1361;
    sc_signal< sc_lv<10> > tmp10_2_0_fu_452_p2;
    sc_signal< sc_lv<10> > tmp10_2_0_reg_1366;
    sc_signal< sc_lv<11> > tmp12_fu_488_p2;
    sc_signal< sc_lv<11> > tmp12_reg_1371;
    sc_signal< sc_lv<1> > icmp_ln24_fu_494_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1376_pp0_iter2_reg;
    sc_signal< sc_lv<10> > add_ln24_fu_500_p2;
    sc_signal< sc_lv<10> > add_ln24_reg_1380;
    sc_signal< sc_lv<1> > icmp_ln32_fu_506_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1385;
    sc_signal< sc_lv<5> > select_ln24_fu_512_p3;
    sc_signal< sc_lv<5> > select_ln24_reg_1405;
    sc_signal< sc_lv<1> > xor_ln24_2_fu_536_p2;
    sc_signal< sc_lv<1> > xor_ln24_2_reg_1422;
    sc_signal< sc_lv<1> > and_ln24_fu_553_p2;
    sc_signal< sc_lv<1> > and_ln24_reg_1428;
    sc_signal< sc_lv<5> > out_h_fu_559_p2;
    sc_signal< sc_lv<5> > out_h_reg_1437;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_570_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1445;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_2_reg_1453;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_4_reg_1458;
    sc_signal< sc_lv<2> > select_ln24_17_fu_593_p3;
    sc_signal< sc_lv<2> > select_ln24_17_reg_1463;
    sc_signal< sc_lv<1> > select_ln24_23_fu_613_p3;
    sc_signal< sc_lv<1> > select_ln24_23_reg_1478;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_fu_663_p3;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_reg_1483;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_fu_705_p3;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_reg_1488;
    sc_signal< sc_lv<5> > tmp11_mid1_fu_712_p2;
    sc_signal< sc_lv<5> > tmp11_mid1_reg_1495;
    sc_signal< sc_lv<11> > zext_ln40_1_fu_717_p1;
    sc_signal< sc_lv<11> > zext_ln40_1_reg_1501;
    sc_signal< sc_lv<11> > add_ln40_fu_720_p2;
    sc_signal< sc_lv<11> > add_ln40_reg_1507;
    sc_signal< sc_lv<5> > out_w_fu_726_p2;
    sc_signal< sc_lv<5> > out_w_reg_1512;
    sc_signal< sc_lv<11> > zext_ln40_12_fu_731_p1;
    sc_signal< sc_lv<11> > zext_ln40_12_reg_1518;
    sc_signal< sc_lv<11> > add_ln40_3_fu_735_p2;
    sc_signal< sc_lv<11> > add_ln40_3_reg_1523;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_6_reg_1528;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_8_reg_1533;
    sc_signal< sc_lv<5> > add_ln40_4_fu_876_p2;
    sc_signal< sc_lv<5> > add_ln40_4_reg_1558;
    sc_signal< sc_lv<11> > add_ln40_5_fu_885_p2;
    sc_signal< sc_lv<11> > add_ln40_5_reg_1563;
    sc_signal< sc_lv<11> > add_ln40_6_fu_890_p2;
    sc_signal< sc_lv<11> > add_ln40_6_reg_1568;
    sc_signal< sc_lv<11> > add_ln40_7_fu_894_p2;
    sc_signal< sc_lv<11> > add_ln40_7_reg_1573;
    sc_signal< sc_lv<11> > add_ln40_8_fu_898_p2;
    sc_signal< sc_lv<11> > add_ln40_8_reg_1578;
    sc_signal< sc_lv<11> > add_ln48_fu_903_p2;
    sc_signal< sc_lv<11> > add_ln48_reg_1583;
    sc_signal< sc_lv<11> > add_ln48_reg_1583_pp0_iter1_reg;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_10_reg_1588;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_12_reg_1593;
    sc_signal< sc_lv<10> > tmp10_2_0_mid2_fu_961_p3;
    sc_signal< sc_lv<10> > tmp10_2_0_mid2_reg_1608;
    sc_signal< sc_lv<5> > select_ln32_fu_968_p3;
    sc_signal< sc_lv<5> > select_ln32_reg_1615;
    sc_signal< sc_lv<10> > select_ln32_15_fu_995_p3;
    sc_signal< sc_lv<10> > select_ln32_15_reg_1630;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_14_reg_1635;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_16_reg_1640;
    sc_signal< sc_lv<30> > mul_ln40_fu_1275_p2;
    sc_signal< sc_lv<30> > mul_ln40_reg_1650;
    sc_signal< sc_lv<30> > mul_ln40_1_fu_1281_p2;
    sc_signal< sc_lv<30> > mul_ln40_1_reg_1655;
    sc_signal< sc_lv<10> > add_ln40_9_fu_1068_p2;
    sc_signal< sc_lv<10> > add_ln40_9_reg_1670;
    sc_signal< sc_lv<10> > add_ln40_10_fu_1073_p2;
    sc_signal< sc_lv<10> > add_ln40_10_reg_1675;
    sc_signal< sc_lv<10> > add_ln40_11_fu_1078_p2;
    sc_signal< sc_lv<10> > add_ln40_11_reg_1680;
    sc_signal< sc_lv<15> > SeparableConv2D_0_w_18_reg_1685;
    sc_signal< sc_lv<30> > mul_ln40_2_fu_1287_p2;
    sc_signal< sc_lv<30> > mul_ln40_2_reg_1690;
    sc_signal< sc_lv<30> > mul_ln40_3_fu_1293_p2;
    sc_signal< sc_lv<30> > mul_ln40_3_reg_1695;
    sc_signal< sc_lv<16> > add_ln48_1_fu_1123_p2;
    sc_signal< sc_lv<16> > add_ln48_1_reg_1710;
    sc_signal< sc_lv<30> > mul_ln40_4_fu_1299_p2;
    sc_signal< sc_lv<30> > mul_ln40_4_reg_1715;
    sc_signal< sc_lv<30> > mul_ln40_5_fu_1305_p2;
    sc_signal< sc_lv<30> > mul_ln40_5_reg_1720;
    sc_signal< sc_lv<16> > add_ln48_3_fu_1171_p2;
    sc_signal< sc_lv<16> > add_ln48_3_reg_1730;
    sc_signal< sc_lv<30> > mul_ln40_6_fu_1311_p2;
    sc_signal< sc_lv<30> > mul_ln40_6_reg_1735;
    sc_signal< sc_lv<30> > mul_ln40_7_fu_1317_p2;
    sc_signal< sc_lv<30> > mul_ln40_7_reg_1740;
    sc_signal< sc_lv<16> > add_ln48_4_fu_1208_p2;
    sc_signal< sc_lv<16> > add_ln48_4_reg_1745;
    sc_signal< sc_lv<16> > trunc_ln48_6_reg_1750;
    sc_signal< sc_lv<16> > trunc_ln48_7_reg_1755;
    sc_signal< sc_lv<30> > mul_ln40_8_fu_1323_p2;
    sc_signal< sc_lv<30> > mul_ln40_8_reg_1760;
    sc_signal< sc_lv<16> > add_ln48_6_fu_1253_p2;
    sc_signal< sc_lv<16> > add_ln48_6_reg_1765;
    sc_signal< sc_lv<16> > add_ln48_8_fu_1262_p2;
    sc_signal< sc_lv<16> > add_ln48_8_reg_1770;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten80_phi_fu_269_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_out_d_0_phi_fu_280_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_292_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_304_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_316_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > select_ln24_15_fu_519_p3;
    sc_signal< sc_lv<64> > select_ln24_16_fu_525_p3;
    sc_signal< sc_lv<64> > zext_ln24_fu_600_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > select_ln24_18_fu_605_p3;
    sc_signal< sc_lv<64> > zext_ln24_19_fu_763_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln24_22_fu_782_p1;
    sc_signal< sc_lv<64> > zext_ln40_2_fu_863_p1;
    sc_signal< sc_lv<64> > zext_ln40_3_fu_871_p1;
    sc_signal< sc_lv<64> > zext_ln24_20_fu_911_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > select_ln24_21_fu_916_p3;
    sc_signal< sc_lv<64> > zext_ln40_4_fu_976_p1;
    sc_signal< sc_lv<64> > zext_ln40_5_fu_984_p1;
    sc_signal< sc_lv<64> > zext_ln24_21_fu_1030_p1;
    sc_signal< sc_lv<64> > zext_ln40_6_fu_1055_p1;
    sc_signal< sc_lv<64> > zext_ln40_7_fu_1063_p1;
    sc_signal< sc_lv<64> > zext_ln40_8_fu_1115_p1;
    sc_signal< sc_lv<64> > zext_ln40_9_fu_1119_p1;
    sc_signal< sc_lv<64> > zext_ln40_10_fu_1161_p1;
    sc_signal< sc_lv<64> > zext_ln48_fu_1270_p1;
    sc_signal< sc_lv<10> > p_shl_fu_360_p3;
    sc_signal< sc_lv<6> > p_shl1_fu_372_p3;
    sc_signal< sc_lv<11> > p_shl19_cast_fu_368_p1;
    sc_signal< sc_lv<11> > p_shl20_cast_fu_380_p1;
    sc_signal< sc_lv<5> > tmp_1_0_fu_390_p2;
    sc_signal< sc_lv<10> > p_shl2_fu_396_p3;
    sc_signal< sc_lv<6> > p_shl3_fu_408_p3;
    sc_signal< sc_lv<11> > p_shl17_cast_fu_404_p1;
    sc_signal< sc_lv<11> > p_shl18_cast_fu_416_p1;
    sc_signal< sc_lv<5> > tmp_2_0_fu_426_p2;
    sc_signal< sc_lv<6> > p_shl5_fu_440_p3;
    sc_signal< sc_lv<10> > p_shl4_fu_432_p3;
    sc_signal< sc_lv<10> > p_shl16_cast_fu_448_p1;
    sc_signal< sc_lv<5> > zext_ln48_1_fu_356_p1;
    sc_signal< sc_lv<5> > tmp11_fu_458_p2;
    sc_signal< sc_lv<10> > p_shl6_fu_464_p3;
    sc_signal< sc_lv<7> > p_shl7_fu_476_p3;
    sc_signal< sc_lv<11> > p_shl13_cast_fu_472_p1;
    sc_signal< sc_lv<11> > p_shl14_cast_fu_484_p1;
    sc_signal< sc_lv<1> > xor_ln24_1_fu_531_p2;
    sc_signal< sc_lv<1> > icmp_ln33_fu_547_p2;
    sc_signal< sc_lv<1> > xor_ln24_fu_542_p2;
    sc_signal< sc_lv<1> > empty_63_fu_565_p2;
    sc_signal< sc_lv<2> > or_ln27_mid1_fu_578_p3;
    sc_signal< sc_lv<2> > or_ln_fu_585_p3;
    sc_signal< sc_lv<10> > p_shl19_mid1_fu_635_p3;
    sc_signal< sc_lv<6> > p_shl20_mid1_fu_646_p3;
    sc_signal< sc_lv<11> > p_shl19_cast_mid1_fu_642_p1;
    sc_signal< sc_lv<11> > p_shl20_cast_mid1_fu_653_p1;
    sc_signal< sc_lv<11> > tmp10_0_0_mid1_fu_657_p2;
    sc_signal< sc_lv<11> > select_ln24_24_fu_623_p3;
    sc_signal< sc_lv<5> > tmp_1_0_mid1_fu_670_p2;
    sc_signal< sc_lv<10> > p_shl17_mid1_fu_675_p3;
    sc_signal< sc_lv<6> > p_shl18_mid1_fu_687_p3;
    sc_signal< sc_lv<11> > p_shl17_cast_mid1_fu_683_p1;
    sc_signal< sc_lv<11> > p_shl18_cast_mid1_fu_695_p1;
    sc_signal< sc_lv<11> > tmp10_1_0_mid1_fu_699_p2;
    sc_signal< sc_lv<11> > select_ln24_25_fu_629_p3;
    sc_signal< sc_lv<5> > zext_ln24_23_fu_619_p1;
    sc_signal< sc_lv<3> > or_ln27_1_mid1_fu_741_p3;
    sc_signal< sc_lv<3> > or_ln27_s_fu_748_p3;
    sc_signal< sc_lv<3> > select_ln24_19_fu_756_p3;
    sc_signal< sc_lv<3> > select_ln27_1_fu_768_p3;
    sc_signal< sc_lv<3> > select_ln24_20_fu_776_p3;
    sc_signal< sc_lv<6> > tmp_fu_787_p3;
    sc_signal< sc_lv<3> > tmp_3_fu_798_p3;
    sc_signal< sc_lv<7> > p_shl13_cast_mid170_c_fu_794_p1;
    sc_signal< sc_lv<7> > p_shl14_cast_mid174_c_fu_805_p1;
    sc_signal< sc_lv<7> > tmp12_mid176_fu_809_p2;
    sc_signal< sc_lv<11> > tmp12_mid176_cast_fu_815_p1;
    sc_signal< sc_lv<10> > p_shl13_mid1_fu_825_p3;
    sc_signal< sc_lv<7> > p_shl14_mid1_fu_836_p3;
    sc_signal< sc_lv<11> > p_shl13_cast_mid1_fu_832_p1;
    sc_signal< sc_lv<11> > p_shl14_cast_mid1_fu_843_p1;
    sc_signal< sc_lv<11> > tmp12_mid1_fu_847_p2;
    sc_signal< sc_lv<11> > select_ln24_27_fu_819_p3;
    sc_signal< sc_lv<32> > sext_ln40_1_fu_860_p1;
    sc_signal< sc_lv<32> > sext_ln40_3_fu_868_p1;
    sc_signal< sc_lv<11> > zext_ln40_14_fu_881_p1;
    sc_signal< sc_lv<11> > tmp12_mid2_fu_853_p3;
    sc_signal< sc_lv<3> > sext_ln24_20_fu_908_p1;
    sc_signal< sc_lv<5> > tmp_2_0_mid1_fu_930_p2;
    sc_signal< sc_lv<6> > p_shl16_mid1_fu_943_p3;
    sc_signal< sc_lv<10> > p_shl15_mid1_fu_935_p3;
    sc_signal< sc_lv<10> > p_shl16_cast_mid1_fu_951_p1;
    sc_signal< sc_lv<10> > tmp10_2_0_mid1_fu_955_p2;
    sc_signal< sc_lv<10> > select_ln24_26_fu_924_p3;
    sc_signal< sc_lv<32> > sext_ln40_5_fu_973_p1;
    sc_signal< sc_lv<32> > sext_ln40_7_fu_981_p1;
    sc_signal< sc_lv<10> > add_ln32_3_fu_989_p2;
    sc_signal< sc_lv<4> > or_ln27_3_mid1_fu_1008_p3;
    sc_signal< sc_lv<4> > or_ln27_1_fu_1015_p3;
    sc_signal< sc_lv<4> > select_ln24_22_fu_1023_p3;
    sc_signal< sc_lv<32> > sext_ln40_9_fu_1052_p1;
    sc_signal< sc_lv<32> > sext_ln40_11_fu_1060_p1;
    sc_signal< sc_lv<10> > zext_ln40_fu_1035_p1;
    sc_signal< sc_lv<10> > zext_ln40_11_fu_1042_p1;
    sc_signal< sc_lv<10> > zext_ln40_13_fu_1049_p1;
    sc_signal< sc_lv<16> > trunc_ln_fu_1089_p4;
    sc_signal< sc_lv<16> > trunc_ln48_1_fu_1098_p4;
    sc_signal< sc_lv<16> > trunc_ln48_3_fu_1144_p4;
    sc_signal< sc_lv<16> > trunc_ln48_2_fu_1135_p4;
    sc_signal< sc_lv<16> > add_ln48_2_fu_1165_p2;
    sc_signal< sc_lv<16> > trunc_ln48_5_fu_1191_p4;
    sc_signal< sc_lv<16> > trunc_ln48_4_fu_1182_p4;
    sc_signal< sc_lv<16> > trunc_ln48_8_fu_1239_p4;
    sc_signal< sc_lv<16> > add_ln48_5_fu_1248_p2;
    sc_signal< sc_lv<16> > add_ln48_7_fu_1258_p2;
    sc_signal< sc_lv<32> > sext_ln48_fu_1267_p1;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state15;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_1E;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<10> ap_const_lv10_3C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_SeparableConv2D_0_w_s_address0();
    void thread_SeparableConv2D_0_w_s_address1();
    void thread_SeparableConv2D_0_w_s_ce0();
    void thread_SeparableConv2D_0_w_s_ce1();
    void thread_add_ln24_fu_500_p2();
    void thread_add_ln32_3_fu_989_p2();
    void thread_add_ln40_10_fu_1073_p2();
    void thread_add_ln40_11_fu_1078_p2();
    void thread_add_ln40_3_fu_735_p2();
    void thread_add_ln40_4_fu_876_p2();
    void thread_add_ln40_5_fu_885_p2();
    void thread_add_ln40_6_fu_890_p2();
    void thread_add_ln40_7_fu_894_p2();
    void thread_add_ln40_8_fu_898_p2();
    void thread_add_ln40_9_fu_1068_p2();
    void thread_add_ln40_fu_720_p2();
    void thread_add_ln48_1_fu_1123_p2();
    void thread_add_ln48_2_fu_1165_p2();
    void thread_add_ln48_3_fu_1171_p2();
    void thread_add_ln48_4_fu_1208_p2();
    void thread_add_ln48_5_fu_1248_p2();
    void thread_add_ln48_6_fu_1253_p2();
    void thread_add_ln48_7_fu_1258_p2();
    void thread_add_ln48_8_fu_1262_p2();
    void thread_add_ln48_fu_903_p2();
    void thread_and_ln24_fu_553_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state15();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten80_phi_fu_269_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_292_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_280_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_304_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_316_p4();
    void thread_ap_ready();
    void thread_empty_63_fu_565_p2();
    void thread_icmp_ln24_fu_494_p2();
    void thread_icmp_ln32_fu_506_p2();
    void thread_icmp_ln33_fu_547_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln27_1_fu_1015_p3();
    void thread_or_ln27_1_mid1_fu_741_p3();
    void thread_or_ln27_3_mid1_fu_1008_p3();
    void thread_or_ln27_mid1_fu_578_p3();
    void thread_or_ln27_s_fu_748_p3();
    void thread_or_ln_fu_585_p3();
    void thread_out_d_fu_338_p2();
    void thread_out_h_fu_559_p2();
    void thread_out_w_0_mid2_fu_570_p3();
    void thread_out_w_fu_726_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl13_cast_fu_472_p1();
    void thread_p_shl13_cast_mid170_c_fu_794_p1();
    void thread_p_shl13_cast_mid1_fu_832_p1();
    void thread_p_shl13_mid1_fu_825_p3();
    void thread_p_shl14_cast_fu_484_p1();
    void thread_p_shl14_cast_mid174_c_fu_805_p1();
    void thread_p_shl14_cast_mid1_fu_843_p1();
    void thread_p_shl14_mid1_fu_836_p3();
    void thread_p_shl15_mid1_fu_935_p3();
    void thread_p_shl16_cast_fu_448_p1();
    void thread_p_shl16_cast_mid1_fu_951_p1();
    void thread_p_shl16_mid1_fu_943_p3();
    void thread_p_shl17_cast_fu_404_p1();
    void thread_p_shl17_cast_mid1_fu_683_p1();
    void thread_p_shl17_mid1_fu_675_p3();
    void thread_p_shl18_cast_fu_416_p1();
    void thread_p_shl18_cast_mid1_fu_695_p1();
    void thread_p_shl18_mid1_fu_687_p3();
    void thread_p_shl19_cast_fu_368_p1();
    void thread_p_shl19_cast_mid1_fu_642_p1();
    void thread_p_shl19_mid1_fu_635_p3();
    void thread_p_shl1_fu_372_p3();
    void thread_p_shl20_cast_fu_380_p1();
    void thread_p_shl20_cast_mid1_fu_653_p1();
    void thread_p_shl20_mid1_fu_646_p3();
    void thread_p_shl2_fu_396_p3();
    void thread_p_shl3_fu_408_p3();
    void thread_p_shl4_fu_432_p3();
    void thread_p_shl5_fu_440_p3();
    void thread_p_shl6_fu_464_p3();
    void thread_p_shl7_fu_476_p3();
    void thread_p_shl_fu_360_p3();
    void thread_select_ln24_15_fu_519_p3();
    void thread_select_ln24_16_fu_525_p3();
    void thread_select_ln24_17_fu_593_p3();
    void thread_select_ln24_18_fu_605_p3();
    void thread_select_ln24_19_fu_756_p3();
    void thread_select_ln24_20_fu_776_p3();
    void thread_select_ln24_21_fu_916_p3();
    void thread_select_ln24_22_fu_1023_p3();
    void thread_select_ln24_23_fu_613_p3();
    void thread_select_ln24_24_fu_623_p3();
    void thread_select_ln24_25_fu_629_p3();
    void thread_select_ln24_26_fu_924_p3();
    void thread_select_ln24_27_fu_819_p3();
    void thread_select_ln24_fu_512_p3();
    void thread_select_ln27_1_fu_768_p3();
    void thread_select_ln27_fu_348_p3();
    void thread_select_ln32_15_fu_995_p3();
    void thread_select_ln32_fu_968_p3();
    void thread_sext_ln24_20_fu_908_p1();
    void thread_sext_ln40_11_fu_1060_p1();
    void thread_sext_ln40_1_fu_860_p1();
    void thread_sext_ln40_3_fu_868_p1();
    void thread_sext_ln40_5_fu_973_p1();
    void thread_sext_ln40_7_fu_981_p1();
    void thread_sext_ln40_9_fu_1052_p1();
    void thread_sext_ln48_fu_1267_p1();
    void thread_tmp10_0_0_fu_384_p2();
    void thread_tmp10_0_0_mid1_fu_657_p2();
    void thread_tmp10_0_0_mid2_fu_663_p3();
    void thread_tmp10_1_0_fu_420_p2();
    void thread_tmp10_1_0_mid1_fu_699_p2();
    void thread_tmp10_1_0_mid2_fu_705_p3();
    void thread_tmp10_2_0_fu_452_p2();
    void thread_tmp10_2_0_mid1_fu_955_p2();
    void thread_tmp10_2_0_mid2_fu_961_p3();
    void thread_tmp11_fu_458_p2();
    void thread_tmp11_mid1_fu_712_p2();
    void thread_tmp12_fu_488_p2();
    void thread_tmp12_mid176_cast_fu_815_p1();
    void thread_tmp12_mid176_fu_809_p2();
    void thread_tmp12_mid1_fu_847_p2();
    void thread_tmp12_mid2_fu_853_p3();
    void thread_tmp_1_0_fu_390_p2();
    void thread_tmp_1_0_mid1_fu_670_p2();
    void thread_tmp_2_0_fu_426_p2();
    void thread_tmp_2_0_mid1_fu_930_p2();
    void thread_tmp_3_fu_798_p3();
    void thread_tmp_fu_787_p3();
    void thread_trunc_ln48_1_fu_1098_p4();
    void thread_trunc_ln48_2_fu_1135_p4();
    void thread_trunc_ln48_3_fu_1144_p4();
    void thread_trunc_ln48_4_fu_1182_p4();
    void thread_trunc_ln48_5_fu_1191_p4();
    void thread_trunc_ln48_8_fu_1239_p4();
    void thread_trunc_ln_fu_1089_p4();
    void thread_xor_ln24_1_fu_531_p2();
    void thread_xor_ln24_2_fu_536_p2();
    void thread_xor_ln24_fu_542_p2();
    void thread_zext_ln24_19_fu_763_p1();
    void thread_zext_ln24_20_fu_911_p1();
    void thread_zext_ln24_21_fu_1030_p1();
    void thread_zext_ln24_22_fu_782_p1();
    void thread_zext_ln24_23_fu_619_p1();
    void thread_zext_ln24_fu_600_p1();
    void thread_zext_ln27_1_fu_334_p1();
    void thread_zext_ln27_2_fu_344_p1();
    void thread_zext_ln40_10_fu_1161_p1();
    void thread_zext_ln40_11_fu_1042_p1();
    void thread_zext_ln40_12_fu_731_p1();
    void thread_zext_ln40_13_fu_1049_p1();
    void thread_zext_ln40_14_fu_881_p1();
    void thread_zext_ln40_1_fu_717_p1();
    void thread_zext_ln40_2_fu_863_p1();
    void thread_zext_ln40_3_fu_871_p1();
    void thread_zext_ln40_4_fu_976_p1();
    void thread_zext_ln40_5_fu_984_p1();
    void thread_zext_ln40_6_fu_1055_p1();
    void thread_zext_ln40_7_fu_1063_p1();
    void thread_zext_ln40_8_fu_1115_p1();
    void thread_zext_ln40_9_fu_1119_p1();
    void thread_zext_ln40_fu_1035_p1();
    void thread_zext_ln48_1_fu_356_p1();
    void thread_zext_ln48_fu_1270_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
