// Seed: 2474091657
module module_0 #(
    parameter id_1 = 32'd91
) ();
  wire _id_1;
  wire [id_1 : id_1] id_2;
  logic id_3, id_4, id_5;
  logic id_6, id_7, id_8;
  assign id_6[-1'b0 :-1] = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_12;
endmodule
