
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=otbn_top_sim><h1 id="entity-otbn_top_sim">Entity: otbn_top_sim</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 493.33333333333337 130"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="51.66666666666667,0 66.66666666666667,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="133.33333333333334" height="70" fill="black" x="66.66666666666667" y="0"></rect><rect id="SvgjsRect1007" width="129.33333333333334" height="65" fill="#bdecb6" x="68.66666666666667" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="46.66666666666667" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   int </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="81.66666666666667" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   ImemSizeByte </tspan></text><line id="SvgjsLine1012" x1="51.66666666666667" y1="15" x2="66.66666666666667" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="46.66666666666667" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   int </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="81.66666666666667" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   DmemSizeByte </tspan></text><line id="SvgjsLine1017" x1="51.66666666666667" y1="35" x2="66.66666666666667" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="46.66666666666667" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   int </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="81.66666666666667" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   ImemStartAddr </tspan></text><line id="SvgjsLine1022" x1="51.66666666666667" y1="55" x2="66.66666666666667" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1023" width="133.33333333333334" height="50" fill="black" x="66.66666666666667" y="75"></rect><rect id="SvgjsRect1024" width="129.33333333333334" height="45" fill="#fdfd96" x="68.66666666666667" y="77"></rect><text id="SvgjsText1025" font-family="Helvetica" x="46.66666666666667" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="81.66666666666667" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   IO_CLK </tspan></text><line id="SvgjsLine1029" x1="51.66666666666667" y1="90" x2="66.66666666666667" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="46.66666666666667" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="81.66666666666667" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   IO_RST_N </tspan></text><line id="SvgjsLine1034" x1="51.66666666666667" y1="110" x2="66.66666666666667" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ImemSizeByte</td>
<td>int</td>
<td>otbn_reg_pkg::OTBN_IMEM_SIZE</td>
<td>Size of the instruction memory, in bytes</td>
</tr>
<tr>
<td>DmemSizeByte</td>
<td>int</td>
<td>otbn_reg_pkg::OTBN_DMEM_SIZE</td>
<td>Size of the data memory, in bytes</td>
</tr>
<tr>
<td>ImemStartAddr</td>
<td>int</td>
<td>32'h0</td>
<td>Start address of first instruction in IMem</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IO_CLK</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IO_RST_N</td>
<td>input</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>otbn_done_d</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>otbn_done_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>otbn_err_bits_d</td>
<td>err_bits_t</td>
<td></td>
</tr>
<tr>
<td>otbn_err_bits_q</td>
<td>err_bits_t</td>
<td></td>
</tr>
<tr>
<td>otbn_start</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>otbn_start_done</td>
<td>logic</td>
<td>Intialise otbn_start_done to 1 so that we only signal otbn_start after we have seen a reset. If you don't do this, we start OTBN before the reset, which can generate confusing trace messages.</td>
</tr>
<tr>
<td>imem_req</td>
<td>logic</td>
<td>Instruction memory (IMEM) signals</td>
</tr>
<tr>
<td>imem_addr</td>
<td>logic [ImemAddrWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rdata</td>
<td>logic [38:0]</td>
<td></td>
</tr>
<tr>
<td>imem_rvalid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imem_rerror</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_req</td>
<td>logic</td>
<td>Data memory (DMEM) signals</td>
</tr>
<tr>
<td>dmem_write</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_addr</td>
<td>logic [DmemAddrWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_wdata</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_wmask</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rdata</td>
<td>logic [ExtWLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>dmem_rvalid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>dmem_rerror</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>edn_rnd_req</td>
<td>logic</td>
<td>Entropy Distribution Network (EDN)</td>
</tr>
<tr>
<td>edn_urnd_req</td>
<td>logic</td>
<td>Entropy Distribution Network (EDN)</td>
</tr>
<tr>
<td>edn_rnd_ack</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>edn_urnd_ack</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>edn_rnd_data</td>
<td>logic [EdnDataWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>edn_urnd_data</td>
<td>logic [EdnDataWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>edn_rnd_data_valid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>edn_urnd_data_valid</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>insn_cnt</td>
<td>logic [31:0]</td>
<td>Instruction counter (feeds into otbn.INSN_CNT in full block)</td>
</tr>
<tr>
<td>unused_imem_top_rdata</td>
<td>logic</td>
<td>The top bits of IMEM rdata aren't currently used (they will eventually be used for integrity checks both on the bus and within the core)</td>
</tr>
<tr>
<td>dmem_index</td>
<td>logic [DmemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>unused_dmem_addr</td>
<td>logic [DmemAddrWidth-DmemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>imem_index</td>
<td>logic [ImemIndexWidth-1:0]</td>
<td></td>
</tr>
<tr>
<td>unused_imem_addr</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>finish_counter</td>
<td>logic [1:0]</td>
<td>When OTBN is done let a few more cycles run then finish simulation</td>
</tr>
<tr>
<td>otbn_model_done</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>otbn_model_err_bits</td>
<td>err_bits_t</td>
<td></td>
</tr>
<tr>
<td>otbn_model_insn_cnt</td>
<td>bit [31:0]</td>
<td></td>
</tr>
<tr>
<td>otbn_model_err</td>
<td>bit</td>
<td></td>
</tr>
<tr>
<td>done_mismatch_latched</td>
<td>bit</td>
<td></td>
</tr>
<tr>
<td>err_bits_mismatch_latched</td>
<td>bit</td>
<td></td>
</tr>
<tr>
<td>cnt_mismatch_latched</td>
<td>bit</td>
<td></td>
</tr>
<tr>
<td>model_err_latched</td>
<td>bit</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ImemAddrWidth</td>
<td>int</td>
<td>prim_util_pkg::vbits(ImemSizeByte)</td>
<td></td>
</tr>
<tr>
<td>DmemAddrWidth</td>
<td>int</td>
<td>prim_util_pkg::vbits(DmemSizeByte)</td>
<td></td>
</tr>
<tr>
<td>TestScrambleKey</td>
<td>logic [127:0]</td>
<td>128'h48ecf6c738f0f108a5b08620695ffd4d</td>
<td>Fixed key and nonce for scrambling in verilator environment</td>
</tr>
<tr>
<td>TestScrambleNonce</td>
<td>logic [319:0]</td>
<td>320'h19286173144131c12c2607f5e72aca1fb72adea0a4ff82b9f88c2578fa4cd123</td>
<td>320-bit nonce has 0s in top bits as nonce from OTP is only 256-bit for now</td>
</tr>
<tr>
<td>FixedEdnVal</td>
<td>logic [WLEN-1:0]</td>
<td>undefined</td>
<td></td>
</tr>
<tr>
<td>DmemSizeWords</td>
<td>int</td>
<td>DmemSizeByte</td>
<td></td>
</tr>
<tr>
<td>DmemIndexWidth</td>
<td>int</td>
<td>prim_util_pkg::vbits(DmemSizeWords)</td>
<td></td>
</tr>
<tr>
<td>ImemSizeWords</td>
<td>int</td>
<td>ImemSizeByte / 4</td>
<td></td>
</tr>
<tr>
<td>ImemIndexWidth</td>
<td>int</td>
<td>prim_util_pkg::vbits(ImemSizeWords)</td>
<td></td>
</tr>
<tr>
<td>DesignScope</td>
<td>string</td>
<td>"..u_otbn_core"</td>
<td>This runs in parallel with the real core above, with consistency checks between the two.</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>unnamed: ( @(posedge IO_CLK or negedge IO_RST_N) )</li>
</ul><ul>
<li>unnamed: ( @(posedge IO_CLK or negedge IO_RST_N) )</li>
</ul><ul>
<li>unnamed: ( @(posedge IO_CLK or negedge IO_RST_N) )</li>
</ul><h2 id="instantiations">Instantiations</h2><ul>
<li>u_otbn_core: otbn_core</li>
</ul><ul>
<li>u_mock_rnd_edn: otbn_mock_edn</li>
</ul><ul>
<li>u_mock_urnd_edn: otbn_mock_edn</li>
</ul><ul>
<li>u_dmem: prim_ram_1p_scr</li>
</ul><ul>
<li>u_imem: prim_ram_1p_scr</li>
</ul><ul>
<li>u_otbn_core_model: otbn_core_model</li>
</ul><br><br><br><br><br><br>