Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 13:05:48 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.223        0.000                      0                 1487        0.085        0.000                      0                 1487       54.305        0.000                       0                   547  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.223        0.000                      0                 1483        0.085        0.000                      0                 1483       54.305        0.000                       0                   547  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.965        0.000                      0                    4        0.865        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.747ns  (logic 60.328ns (58.715%)  route 42.419ns (41.285%))
  Logic Levels:           325  (CARRY4=285 LUT2=2 LUT3=30 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.568   105.362    sm/D_states_q_reg[4]_0[0]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124   105.486 r  sm/D_states_q[4]_i_18/O
                         net (fo=7, routed)           1.160   106.647    sm/D_states_q[4]_i_18_n_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.152   106.799 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.433   107.232    sm/D_states_q[4]_i_5_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.326   107.558 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.340   107.898    sm/D_states_d__0[4]
    SLICE_X11Y9          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X11Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X11Y9          FDSE (Setup_fdse_C_D)       -0.067   116.122    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.122    
                         arrival time                        -107.899    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.964ns  (logic 60.002ns (58.846%)  route 41.961ns (41.153%))
  Logic Levels:           324  (CARRY4=285 LUT2=1 LUT3=30 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.814   104.608    display/M_alum_out[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124   104.732 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.495   106.226    display/override_address
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.152   106.378 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.736   107.115    brams/bram1/ADDRARDADDR[0]
    RAMB18_X0Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790   115.443    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.443    
                         arrival time                        -107.115    
  -------------------------------------------------------------------
                         slack                                  8.327    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.522ns  (logic 60.098ns (58.619%)  route 42.424ns (41.380%))
  Logic Levels:           325  (CARRY4=285 LUT2=2 LUT3=29 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.568   105.362    sm/D_states_q_reg[4]_0[0]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124   105.486 r  sm/D_states_q[4]_i_18/O
                         net (fo=7, routed)           0.959   106.445    sm/D_states_q[4]_i_18_n_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124   106.569 f  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.601   107.170    sm/D_states_q[1]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.124   107.294 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379   107.673    sm/D_states_d__0[1]
    SLICE_X10Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)       -0.031   116.158    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.158    
                         arrival time                        -107.674    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.136ns  (logic 60.230ns (58.971%)  route 41.905ns (41.029%))
  Logic Levels:           324  (CARRY4=285 LUT2=1 LUT3=29 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.839   105.633    sm/D_states_q_reg[4]_0[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150   105.783 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.666   106.449    sm/D_states_q[7]_i_11_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.354   106.803 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.483   107.287    sm/D_states_d__0[6]
    SLICE_X12Y8          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)       -0.239   115.964    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.964    
                         arrival time                        -107.287    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.226ns  (logic 60.098ns (58.789%)  route 42.128ns (41.211%))
  Logic Levels:           325  (CARRY4=285 LUT2=1 LUT3=29 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.370   105.164    sm/D_states_q_reg[4]_0[0]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.124   105.288 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.597   105.886    sm/D_states_q[2]_i_12_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.124   106.010 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.903   106.913    sm/D_states_q[2]_i_3_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124   107.037 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.340   107.377    sm/D_states_d__0[2]
    SLICE_X11Y11         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)       -0.067   116.121    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.121    
                         arrival time                        -107.378    
  -------------------------------------------------------------------
                         slack                                  8.743    

Slack (MET) :             8.919ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.525ns  (logic 59.974ns (59.073%)  route 41.551ns (40.927%))
  Logic Levels:           324  (CARRY4=285 LUT2=1 LUT3=29 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.814   104.608    display/M_alum_out[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124   104.732 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.004   105.736    sm/override_address
    SLICE_X46Y4          LUT6 (Prop_lut6_I4_O)        0.124   105.860 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.816   106.676    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -106.677    
  -------------------------------------------------------------------
                         slack                                  8.919    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.964ns  (logic 60.098ns (58.940%)  route 41.866ns (41.059%))
  Logic Levels:           325  (CARRY4=285 LUT2=2 LUT3=29 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.568   105.362    sm/D_states_q_reg[4]_0[0]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124   105.486 r  sm/D_states_q[4]_i_18/O
                         net (fo=7, routed)           0.496   105.983    sm/D_states_q[4]_i_18_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I2_O)        0.124   106.107 f  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.544   106.651    sm/D_states_q[3]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.124   106.775 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.340   107.115    sm/D_states_d__0[3]
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X13Y10         FDSE (Setup_fdse_C_D)       -0.067   116.160    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -107.115    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.912ns  (logic 60.202ns (59.072%)  route 41.710ns (40.927%))
  Logic Levels:           324  (CARRY4=285 LUT2=1 LUT3=29 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.839   105.633    sm/D_states_q_reg[4]_0[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150   105.783 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.452   106.235    sm/D_states_q[7]_i_11_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.326   106.561 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.502   107.063    sm/D_states_d__0[7]
    SLICE_X11Y8          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X11Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X11Y8          FDSE (Setup_fdse_C_D)       -0.067   116.123    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.123    
                         arrival time                        -107.064    
  -------------------------------------------------------------------
                         slack                                  9.059    

Slack (MET) :             9.755ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.264ns  (logic 60.098ns (59.348%)  route 41.166ns (40.652%))
  Logic Levels:           325  (CARRY4=285 LUT2=1 LUT3=29 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 r  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.923   100.212    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.541 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.541    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.091 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.091    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.205 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.205    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.319 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.319    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.433 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.433    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.547 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.661 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.661    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.775 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.775    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.889 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.889    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.046 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.604   102.650    sm/temp_out0[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.979 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   102.979    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209   103.188 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   103.497    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.297   103.794 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.806   104.600    sm/D_states_q_reg[4]_0[0]
    SLICE_X28Y13         LUT6 (Prop_lut6_I3_O)        0.124   104.724 f  sm/D_states_q[0]_i_16/O
                         net (fo=1, routed)           0.619   105.343    sm/D_states_q[0]_i_16_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124   105.467 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.445   105.912    sm/D_states_q[0]_i_7_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I5_O)        0.124   106.036 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379   106.415    sm/D_states_d__0[0]
    SLICE_X12Y11         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X12Y11         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X12Y11         FDSE (Setup_fdse_C_D)       -0.031   116.170    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.170    
                         arrival time                        -106.415    
  -------------------------------------------------------------------
                         slack                                  9.755    

Slack (MET) :             9.758ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.073ns  (logic 58.713ns (58.090%)  route 42.360ns (41.910%))
  Logic Levels:           317  (CARRY4=276 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         2.240     7.847    sm/D_states_q[3]
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.971 r  sm/D_registers_q[7][31]_i_99/O
                         net (fo=2, routed)           0.917     8.888    sm/D_registers_q[7][31]_i_99_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.573     9.585    sm/ram_reg_i_92_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.934    11.643    L_reg/M_sm_ra1[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.767 r  L_reg/D_registers_q[7][31]_i_90/O
                         net (fo=2, routed)           1.127    12.894    L_reg/D_registers_q[7][31]_i_90_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152    13.046 r  L_reg/D_registers_q[7][31]_i_49/O
                         net (fo=45, routed)          0.726    13.772    sm/M_alum_a[31]
    SLICE_X57Y4          LUT2 (Prop_lut2_I1_O)        0.326    14.098 r  sm/D_registers_q[7][31]_i_186/O
                         net (fo=1, routed)           0.000    14.098    alum/S[0]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.630 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.630    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.744 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.744    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.858 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.858    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.972 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.972    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.086 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.086    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.200 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.200    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.314 r  alum/D_registers_q_reg[7][31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.314    alum/D_registers_q_reg[7][31]_i_136_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.428 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    15.428    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.699 r  alum/D_registers_q_reg[7][31]_i_71/CO[0]
                         net (fo=37, routed)          1.144    16.843    alum/temp_out0[31]
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.373    17.216 r  alum/D_registers_q[7][30]_i_77/O
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q[7][30]_i_77_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.592 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.592    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.709 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.709    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.826 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.826    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.943 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.943    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.060 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.060    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.177 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.177    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.569 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.077    19.646    alum/temp_out0[30]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.332    19.978 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.511 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.511    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.628 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.628    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.745 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.745    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.862 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.862    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.979 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.979    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.096    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.213    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.330    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    22.533    alum/temp_out0[29]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.332    22.865 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    22.865    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.397 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.511    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    23.625    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.739    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.853    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.967    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.081 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.081    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.238 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.037    25.275    alum/temp_out0[28]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    25.604 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.154 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.154    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.268 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.268    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.382 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.382    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.496 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.496    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.610 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.610    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.724 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.724    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.838 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.838    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.952 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.952    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.109 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.909    28.017    alum/temp_out0[27]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    28.346 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.346    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.879 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.879    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.113 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.113    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.230 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.230    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.347 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.464 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.464    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.581 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.581    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.698 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.698    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.855 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.743    alum/temp_out0[26]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    31.075 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.625 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.853 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.853    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.967    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.081    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.195    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.309 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.309    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.423 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.423    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.580 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.740    33.320    alum/temp_out0[25]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.649 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.649    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.182 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.182    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.299 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.299    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.416 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.416    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.533 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.533    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.650 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.650    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.767 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.767    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.884 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.884    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.001 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.001    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.158 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.928    36.087    alum/temp_out0[24]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.419 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.419    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.969 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.969    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.311    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.425 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.425    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.539 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.539    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.653 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.653    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.810 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.836    38.646    alum/temp_out0[23]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.975 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.975    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.525 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.525    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.639 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.639    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.753 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.753    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.867    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.981 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.981    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.095 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.095    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.209 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.218    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.332 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.332    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.489 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.927    41.416    alum/temp_out0[22]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.745 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.278 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.278    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.395 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.512 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.629 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.629    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.746 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.863 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.863    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.980 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.989    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.106 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.106    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.263 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.033    44.295    alum/temp_out0[21]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    44.627 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.627    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.177 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.405    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.519 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.519    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.633 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.633    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.747 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.861 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.861    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.975 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.975    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.132 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.964    47.097    alum/temp_out0[20]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.426 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.426    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.976 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.976    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.090 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.090    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.204 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.204    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.318 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.318    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.432 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.432    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.546 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.546    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.660 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.660    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.774 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.774    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.931 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.162    50.093    alum/temp_out0[19]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    50.422 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.422    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.955 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.955    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.072 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.072    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.189 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.189    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.306 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.423 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.423    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.540 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.540    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.814 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.015    52.829    alum/temp_out0[18]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.617 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.617    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.731 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.731    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.845 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.845    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.959 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.959    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.073    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.187    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.301    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.415 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.415    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.572 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.826    55.399    alum/temp_out0[17]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.728 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.728    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.278 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.278    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.392 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.392    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.506 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.620 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.620    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.734 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.734    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.848 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.962 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.076 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.076    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.233 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.184    58.416    alum/temp_out0[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.315 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.315    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.429 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.429    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.543 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.543    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.657 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.657    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.771 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.771    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.885 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.885    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.999 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.999    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.156 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.282    61.438    alum/temp_out0[15]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    61.767 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.767    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.143 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.260 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.377 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.494 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.494    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.611 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.728 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.728    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.845 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.845    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.962 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.962    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.119 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.227    64.346    alum/temp_out0[14]
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.332    64.678 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.678    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.228 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.228    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.342 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.342    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.456 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.456    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.570 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.570    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.798 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.798    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.912 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.912    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.026 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.026    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.183 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.960    67.143    alum/temp_out0[13]
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.329    67.472 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.472    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.005 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.005    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.122 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.239 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.239    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.356 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.356    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.473 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.981 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.785    69.766    alum/temp_out0[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.332    70.098 r  alum/D_registers_q[7][11]_i_75/O
                         net (fo=1, routed)           0.000    70.098    alum/D_registers_q[7][11]_i_75_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.648 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.648    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.762 r  alum/D_registers_q_reg[7][11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    70.762    alum/D_registers_q_reg[7][11]_i_63_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.876 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.876    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.990 r  alum/D_registers_q_reg[7][11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    70.990    alum/D_registers_q_reg[7][11]_i_53_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.104 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.104    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.218 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    71.218    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.332 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.332    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.446 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.446    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.603 r  alum/D_registers_q_reg[7][11]_i_20/CO[1]
                         net (fo=36, routed)          0.569    72.171    alum/temp_out0[11]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    72.500 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.500    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.033 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.150 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.150    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.267 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.267    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.384 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.501 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.501    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.618 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.618    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.735 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.735    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.852 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.852    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.009 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.079    75.088    alum/temp_out0[10]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.420 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.420    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.970 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.084 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.084    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.198 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.198    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.312 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.312    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.426 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.426    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.540 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.540    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.654 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.654    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.768 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.768    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.925 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.894    77.819    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.148 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.698 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.812 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.812    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.926 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.926    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.040 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.040    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.154 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.268 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.268    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.382 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.382    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.496 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.496    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.653 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.230    80.883    alum/temp_out0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    81.212 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.613 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.613    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.727    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.841 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.841    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.955 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.955    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.069 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.069    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.183 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.183    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.297 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.297    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.411 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.411    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.568 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.052    83.620    alum/temp_out0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.949 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.949    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.499 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.499    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.613 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.613    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.727 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.727    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.841 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.841    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.955 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.955    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.069 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.069    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.183 r  alum/D_registers_q_reg[7][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    85.183    alum/D_registers_q_reg[7][6]_i_31_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.297 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.454 r  alum/D_registers_q_reg[7][6]_i_24/CO[1]
                         net (fo=36, routed)          0.906    86.361    alum/temp_out0[6]
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.690 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.690    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.223 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.223    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.340 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.340    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.457 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.457    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.574 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.574    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.691 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.691    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.808 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.925 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.925    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.042 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.042    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.199 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.814    89.012    alum/temp_out0[5]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.332    89.344 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.344    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.894 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.894    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.008 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.008    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.122 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.122    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.236 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.236    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.350 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.350    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.464 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.464    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.578 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.578    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.098    91.948    alum/temp_out0[4]
    SLICE_X44Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.733 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.733    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.847 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.961 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.961    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.075 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.075    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.189 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.189    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.303 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.303    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.417 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.417    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.531 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.531    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.688 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.905    94.593    alum/temp_out0[3]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.922 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.922    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.472 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.472    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.586 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.586    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.700 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.700    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.814 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.814    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.928 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.928    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.042 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.427 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.028    97.455    alum/temp_out0[2]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    97.784 r  alum/D_registers_q[7][1]_i_60/O
                         net (fo=1, routed)           0.000    97.784    alum/D_registers_q[7][1]_i_60_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.334 r  alum/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.334    alum/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.448 r  alum/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    98.448    alum/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.562 r  alum/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.289 f  alum/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.692    99.981    sm/temp_out0[1]
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.329   100.310 f  sm/D_registers_q[7][1]_i_10/O
                         net (fo=1, routed)           0.151   100.461    sm/D_registers_q[7][1]_i_10_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.124   100.585 f  sm/D_registers_q[7][1]_i_6/O
                         net (fo=1, routed)           0.000   100.585    sm/D_registers_q[7][1]_i_6_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   100.797 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=3, routed)           0.819   101.616    sm/M_alum_out[1]
    SLICE_X46Y7          LUT4 (Prop_lut4_I0_O)        0.291   101.907 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.469   102.377    sm/D_states_q[7]_i_60_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I4_O)        0.328   102.705 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.493   103.198    sm/D_states_q[7]_i_44_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124   103.322 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           0.885   104.207    sm/D_states_q[7]_i_19_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I4_O)        0.124   104.331 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.640   104.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I2_O)        0.124   105.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=9, routed)           1.129   106.224    sm/D_states_q[7]_i_1_n_0
    SLICE_X11Y11         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X11Y11         FDRE (Setup_fdre_C_CE)      -0.205   115.983    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.983    
                         arrival time                        -106.225    
  -------------------------------------------------------------------
                         slack                                  9.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.766%)  route 0.289ns (67.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.938    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.766%)  route 0.289ns (67.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.938    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.766%)  route 0.289ns (67.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.938    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.766%)  route 0.289ns (67.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.938    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.802%)  route 0.282ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.956    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.802%)  route 0.282ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.956    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.802%)  route 0.282ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.956    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.802%)  route 0.282ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.956    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.837     2.027    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X14Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.556     1.500    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.697    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X31Y18         FDRE                                         r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.823     2.013    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.075     1.575    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.555     1.499    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.696    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.822     2.012    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.075     1.574    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y4    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y4    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y6    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y6    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y7    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y6    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.965ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.704ns (14.943%)  route 4.007ns (85.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X11Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  sm/D_states_q_reg[7]/Q
                         net (fo=169, routed)         2.028     7.636    sm/D_states_q_reg[7]_0[3]
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.760 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.453     9.213    sm/D_stage_q[3]_i_2_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.337 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.526     9.864    fifo_reset_cond/AS[0]
    SLICE_X8Y3           FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X8Y3           FDPE (Recov_fdpe_C_PRE)     -0.361   115.829    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                105.965    

Slack (MET) :             105.965ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.704ns (14.943%)  route 4.007ns (85.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X11Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  sm/D_states_q_reg[7]/Q
                         net (fo=169, routed)         2.028     7.636    sm/D_states_q_reg[7]_0[3]
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.760 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.453     9.213    sm/D_stage_q[3]_i_2_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.337 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.526     9.864    fifo_reset_cond/AS[0]
    SLICE_X8Y3           FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X8Y3           FDPE (Recov_fdpe_C_PRE)     -0.361   115.829    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                105.965    

Slack (MET) :             105.965ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.704ns (14.943%)  route 4.007ns (85.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X11Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  sm/D_states_q_reg[7]/Q
                         net (fo=169, routed)         2.028     7.636    sm/D_states_q_reg[7]_0[3]
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.760 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.453     9.213    sm/D_stage_q[3]_i_2_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.337 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.526     9.864    fifo_reset_cond/AS[0]
    SLICE_X8Y3           FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X8Y3           FDPE (Recov_fdpe_C_PRE)     -0.361   115.829    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                105.965    

Slack (MET) :             105.965ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.704ns (14.943%)  route 4.007ns (85.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X11Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDSE (Prop_fdse_C_Q)         0.456     5.608 r  sm/D_states_q_reg[7]/Q
                         net (fo=169, routed)         2.028     7.636    sm/D_states_q_reg[7]_0[3]
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.760 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.453     9.213    sm/D_stage_q[3]_i_2_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.337 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.526     9.864    fifo_reset_cond/AS[0]
    SLICE_X8Y3           FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X8Y3           FDPE (Recov_fdpe_C_PRE)     -0.361   115.829    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                105.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.356%)  route 0.646ns (77.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         0.438     2.087    sm/D_states_q[3]
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.132 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.208     2.340    fifo_reset_cond/AS[0]
    SLICE_X8Y3           FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X8Y3           FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.356%)  route 0.646ns (77.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         0.438     2.087    sm/D_states_q[3]
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.132 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.208     2.340    fifo_reset_cond/AS[0]
    SLICE_X8Y3           FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X8Y3           FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.356%)  route 0.646ns (77.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         0.438     2.087    sm/D_states_q[3]
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.132 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.208     2.340    fifo_reset_cond/AS[0]
    SLICE_X8Y3           FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X8Y3           FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.356%)  route 0.646ns (77.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[3]/Q
                         net (fo=257, routed)         0.438     2.087    sm/D_states_q[3]
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.132 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.208     2.340    fifo_reset_cond/AS[0]
    SLICE_X8Y3           FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X8Y3           FDPE (Remov_fdpe_C_PRE)     -0.071     1.475    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.865    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.881ns  (logic 11.296ns (30.627%)  route 25.585ns (69.373%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.754     7.427    L_reg/M_sm_timer[12]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.577 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.982     8.559    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.326     8.885 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.840     9.725    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.875 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.559    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.933 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    11.707    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.035 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.615 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.416    L_reg/L_12d6fda0_remainder0_3[2]
    SLICE_X51Y0          LUT4 (Prop_lut4_I1_O)        0.330    13.746 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.694    15.441    L_reg/i__carry_i_13__4_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.767 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.976    16.742    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.866 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.835    17.701    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I1_O)        0.148    17.849 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    18.496    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y0          LUT4 (Prop_lut4_I1_O)        0.328    18.824 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.107    19.931    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.055 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.588    20.643    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.767    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.165 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.165    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.387 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.058    22.445    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I2_O)        0.299    22.744 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.219    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.343 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.623    23.966    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.083 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.107    25.190    L_reg/i__carry_i_13__3_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.522 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.655    26.177    L_reg/i__carry_i_24__3_n_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.301 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.562    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.983 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.865    27.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.558 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.558    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.672    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.894 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.752    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.299    30.051 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.550    30.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.725 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.340    31.066    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.190 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.073    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.197 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.011    33.208    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I2_O)        0.152    33.360 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.915    38.276    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.036 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.036    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.784ns  (logic 11.062ns (30.074%)  route 25.722ns (69.926%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.754     7.427    L_reg/M_sm_timer[12]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.577 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.982     8.559    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.326     8.885 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.840     9.725    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.875 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.559    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.933 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    11.707    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.035 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.615 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.416    L_reg/L_12d6fda0_remainder0_3[2]
    SLICE_X51Y0          LUT4 (Prop_lut4_I1_O)        0.330    13.746 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.694    15.441    L_reg/i__carry_i_13__4_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.767 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.976    16.742    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.866 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.835    17.701    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I1_O)        0.148    17.849 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    18.496    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y0          LUT4 (Prop_lut4_I1_O)        0.328    18.824 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.107    19.931    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.055 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.588    20.643    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.767    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.165 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.165    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.387 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.058    22.445    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I2_O)        0.299    22.744 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.219    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.343 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.623    23.966    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.083 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.107    25.190    L_reg/i__carry_i_13__3_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.522 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.655    26.177    L_reg/i__carry_i_24__3_n_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.301 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.562    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.983 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.865    27.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.558 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.558    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.672    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.894 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.752    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.299    30.051 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.550    30.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.725 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.340    31.066    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.190 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.073    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.197 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.002    33.199    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I2_O)        0.124    33.323 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.061    38.384    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.940 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.940    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.252ns  (logic 11.290ns (31.143%)  route 24.962ns (68.857%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.754     7.427    L_reg/M_sm_timer[12]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.577 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.982     8.559    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.326     8.885 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.840     9.725    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.875 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.559    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.933 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    11.707    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.035 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.615 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.416    L_reg/L_12d6fda0_remainder0_3[2]
    SLICE_X51Y0          LUT4 (Prop_lut4_I1_O)        0.330    13.746 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.694    15.441    L_reg/i__carry_i_13__4_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.767 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.976    16.742    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.866 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.835    17.701    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I1_O)        0.148    17.849 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    18.496    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y0          LUT4 (Prop_lut4_I1_O)        0.328    18.824 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.107    19.931    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.055 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.588    20.643    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.767    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.165 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.165    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.387 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.058    22.445    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I2_O)        0.299    22.744 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.219    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.343 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.623    23.966    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.083 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.107    25.190    L_reg/i__carry_i_13__3_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.522 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.655    26.177    L_reg/i__carry_i_24__3_n_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.301 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.562    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.983 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.865    27.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.558 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.558    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.672    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.894 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.752    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.299    30.051 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.550    30.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.725 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.340    31.066    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.190 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.073    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.197 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.582    32.779    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I2_O)        0.150    32.929 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.721    37.650    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.407 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.407    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.781ns  (logic 11.693ns (32.678%)  route 24.089ns (67.322%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.648     7.317    L_reg/M_sm_pac[3]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.150     7.467 f  L_reg/L_12d6fda0_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.821     8.289    L_reg/L_12d6fda0_remainder0_carry_i_25_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.615 f  L_reg/L_12d6fda0_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.782     9.397    L_reg/L_12d6fda0_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.150     9.547 f  L_reg/L_12d6fda0_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.381    L_reg/L_12d6fda0_remainder0_carry_i_20_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I3_O)        0.354    10.735 r  L_reg/L_12d6fda0_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.840    11.575    L_reg/L_12d6fda0_remainder0_carry__0_i_10_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I2_O)        0.328    11.903 r  L_reg/L_12d6fda0_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.903    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.304 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.304    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.543 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.785    13.328    L_reg/L_12d6fda0_remainder0[10]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.302    13.630 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.006    14.636    L_reg/i__carry__1_i_10_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.124    14.760 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.687    15.447    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.571 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.830    16.402    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.150    16.552 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.807    17.359    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.356    17.715 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.141    18.856    L_reg/i__carry_i_11_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.188 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.520    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.027 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.027    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.141 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.141    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.454 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.667    21.120    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2[3]
    SLICE_X64Y6          LUT5 (Prop_lut5_I0_O)        0.306    21.426 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.436    21.862    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    21.986 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.003    22.989    L_reg/i__carry_i_14_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.148    23.137 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    23.951    L_reg/i__carry_i_25_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.328    24.279 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.717    24.996    L_reg/i__carry_i_20_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.124    25.120 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.584    25.704    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.150    25.854 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.589    26.443    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.332    26.775 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.775    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.325 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.325    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.564 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.132    28.696    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X64Y5          LUT6 (Prop_lut6_I4_O)        0.302    28.998 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.718    29.716    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.840 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.734    30.574    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.124    30.698 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.235    31.933    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124    32.057 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.028    33.085    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y14         LUT4 (Prop_lut4_I2_O)        0.152    33.237 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.918    37.155    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.933 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.933    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.694ns  (logic 11.060ns (30.986%)  route 24.634ns (69.014%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.754     7.427    L_reg/M_sm_timer[12]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.577 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.982     8.559    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.326     8.885 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.840     9.725    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.875 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.559    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.933 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    11.707    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.035 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.615 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.416    L_reg/L_12d6fda0_remainder0_3[2]
    SLICE_X51Y0          LUT4 (Prop_lut4_I1_O)        0.330    13.746 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.694    15.441    L_reg/i__carry_i_13__4_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.767 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.976    16.742    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.866 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.835    17.701    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I1_O)        0.148    17.849 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    18.496    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y0          LUT4 (Prop_lut4_I1_O)        0.328    18.824 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.107    19.931    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.055 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.588    20.643    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.767    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.165 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.165    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.387 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.058    22.445    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I2_O)        0.299    22.744 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.219    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.343 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.623    23.966    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.083 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.107    25.190    L_reg/i__carry_i_13__3_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.522 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.655    26.177    L_reg/i__carry_i_24__3_n_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.301 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.562    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.983 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.865    27.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.558 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.558    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.672    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.894 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.752    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.299    30.051 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.550    30.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.725 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.330    31.056    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.180 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.659    31.838    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I5_O)        0.124    31.962 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.748    32.711    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.124    32.835 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.461    37.296    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.850 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.850    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.615ns  (logic 11.051ns (31.029%)  route 24.564ns (68.971%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.754     7.427    L_reg/M_sm_timer[12]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.577 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.982     8.559    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.326     8.885 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.840     9.725    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.875 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.559    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.933 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    11.707    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.035 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.615 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.416    L_reg/L_12d6fda0_remainder0_3[2]
    SLICE_X51Y0          LUT4 (Prop_lut4_I1_O)        0.330    13.746 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.694    15.441    L_reg/i__carry_i_13__4_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.767 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.976    16.742    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.866 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.835    17.701    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I1_O)        0.148    17.849 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    18.496    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y0          LUT4 (Prop_lut4_I1_O)        0.328    18.824 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.107    19.931    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.055 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.588    20.643    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.767    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.165 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.165    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.387 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.058    22.445    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I2_O)        0.299    22.744 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.219    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.343 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.623    23.966    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.083 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.107    25.190    L_reg/i__carry_i_13__3_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.522 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.655    26.177    L_reg/i__carry_i_24__3_n_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.301 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.562    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.983 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.865    27.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.558 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.558    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.672    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.894 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.752    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.299    30.051 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.550    30.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.725 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.340    31.066    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.190 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.073    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.197 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.582    32.779    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124    32.903 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.324    37.226    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.770 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.770    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.496ns  (logic 11.058ns (31.151%)  route 24.439ns (68.849%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.754     7.427    L_reg/M_sm_timer[12]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.577 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.982     8.559    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.326     8.885 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.840     9.725    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.875 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.559    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.933 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    11.707    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.035 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.615 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.416    L_reg/L_12d6fda0_remainder0_3[2]
    SLICE_X51Y0          LUT4 (Prop_lut4_I1_O)        0.330    13.746 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.694    15.441    L_reg/i__carry_i_13__4_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.767 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.976    16.742    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.866 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.835    17.701    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I1_O)        0.148    17.849 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    18.496    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y0          LUT4 (Prop_lut4_I1_O)        0.328    18.824 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.107    19.931    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.055 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.588    20.643    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.767    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.165 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.165    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.387 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.058    22.445    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I2_O)        0.299    22.744 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.219    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.343 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.623    23.966    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.083 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.107    25.190    L_reg/i__carry_i_13__3_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.522 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.655    26.177    L_reg/i__carry_i_24__3_n_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.301 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.562    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.983 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.865    27.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.558 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.558    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.672    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.894 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.752    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.299    30.051 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.550    30.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.725 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.340    31.066    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.190 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.073    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.197 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.011    33.208    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I3_O)        0.124    33.332 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.769    37.101    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.652 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.652    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.311ns  (logic 11.287ns (31.966%)  route 24.023ns (68.034%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.754     7.427    L_reg/M_sm_timer[12]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.577 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.982     8.559    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.326     8.885 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.840     9.725    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.875 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.559    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.933 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    11.707    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.035 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.615 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    13.416    L_reg/L_12d6fda0_remainder0_3[2]
    SLICE_X51Y0          LUT4 (Prop_lut4_I1_O)        0.330    13.746 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.694    15.441    L_reg/i__carry_i_13__4_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.767 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.976    16.742    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.866 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.835    17.701    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I1_O)        0.148    17.849 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    18.496    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y0          LUT4 (Prop_lut4_I1_O)        0.328    18.824 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.107    19.931    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.055 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.588    20.643    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.767    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.165 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.165    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.387 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.058    22.445    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I2_O)        0.299    22.744 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.219    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.343 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.623    23.966    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.117    24.083 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.107    25.190    L_reg/i__carry_i_13__3_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.522 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.655    26.177    L_reg/i__carry_i_24__3_n_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.301 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.562    26.863    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.120    26.983 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.865    27.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.558 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.558    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.672    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.894 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.752    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.299    30.051 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.550    30.601    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.725 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.340    31.066    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.190 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.073    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.197 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.002    33.199    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I2_O)        0.154    33.353 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.363    36.716    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.466 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.466    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.112ns  (logic 11.455ns (32.625%)  route 23.657ns (67.375%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.648     7.317    L_reg/M_sm_pac[3]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.150     7.467 f  L_reg/L_12d6fda0_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.821     8.289    L_reg/L_12d6fda0_remainder0_carry_i_25_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.615 f  L_reg/L_12d6fda0_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.782     9.397    L_reg/L_12d6fda0_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.150     9.547 f  L_reg/L_12d6fda0_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.381    L_reg/L_12d6fda0_remainder0_carry_i_20_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I3_O)        0.354    10.735 r  L_reg/L_12d6fda0_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.840    11.575    L_reg/L_12d6fda0_remainder0_carry__0_i_10_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I2_O)        0.328    11.903 r  L_reg/L_12d6fda0_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.903    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.304 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.304    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.543 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.785    13.328    L_reg/L_12d6fda0_remainder0[10]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.302    13.630 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.006    14.636    L_reg/i__carry__1_i_10_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.124    14.760 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.687    15.447    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.571 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.830    16.402    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.150    16.552 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.807    17.359    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.356    17.715 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.141    18.856    L_reg/i__carry_i_11_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.188 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.520    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.027 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.027    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.141 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.141    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.454 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.667    21.120    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2[3]
    SLICE_X64Y6          LUT5 (Prop_lut5_I0_O)        0.306    21.426 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.436    21.862    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    21.986 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.003    22.989    L_reg/i__carry_i_14_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.148    23.137 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    23.951    L_reg/i__carry_i_25_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.328    24.279 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.717    24.996    L_reg/i__carry_i_20_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.124    25.120 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.584    25.704    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.150    25.854 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.589    26.443    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.332    26.775 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.775    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.325 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.325    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.564 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.132    28.696    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X64Y5          LUT6 (Prop_lut6_I4_O)        0.302    28.998 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.718    29.716    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.840 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.734    30.574    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.124    30.698 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.235    31.933    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124    32.057 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.028    33.085    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y14         LUT4 (Prop_lut4_I0_O)        0.124    33.209 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.486    36.695    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.263 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.263    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.879ns  (logic 11.460ns (32.857%)  route 23.419ns (67.143%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.648     7.317    L_reg/M_sm_pac[3]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.150     7.467 f  L_reg/L_12d6fda0_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.821     8.289    L_reg/L_12d6fda0_remainder0_carry_i_25_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.615 f  L_reg/L_12d6fda0_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.782     9.397    L_reg/L_12d6fda0_remainder0_carry_i_12_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I0_O)        0.150     9.547 f  L_reg/L_12d6fda0_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.381    L_reg/L_12d6fda0_remainder0_carry_i_20_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I3_O)        0.354    10.735 r  L_reg/L_12d6fda0_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.840    11.575    L_reg/L_12d6fda0_remainder0_carry__0_i_10_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I2_O)        0.328    11.903 r  L_reg/L_12d6fda0_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.903    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.304 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.304    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.543 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.785    13.328    L_reg/L_12d6fda0_remainder0[10]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.302    13.630 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.006    14.636    L_reg/i__carry__1_i_10_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.124    14.760 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.687    15.447    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.571 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.830    16.402    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.150    16.552 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.807    17.359    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.356    17.715 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.141    18.856    L_reg/i__carry_i_11_n_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.188 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.520    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.027 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.027    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.141 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.141    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.454 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.667    21.120    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2[3]
    SLICE_X64Y6          LUT5 (Prop_lut5_I0_O)        0.306    21.426 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.436    21.862    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    21.986 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.003    22.989    L_reg/i__carry_i_14_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.148    23.137 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    23.951    L_reg/i__carry_i_25_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.328    24.279 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.717    24.996    L_reg/i__carry_i_20_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.124    25.120 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.584    25.704    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.150    25.854 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.589    26.443    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.332    26.775 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.775    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.325 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.325    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.564 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.132    28.696    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X64Y5          LUT6 (Prop_lut6_I4_O)        0.302    28.998 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.718    29.716    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.840 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.734    30.574    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.124    30.698 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.875    31.572    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    31.696 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.023    32.719    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.124    32.843 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.614    36.457    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.030 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.030    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.453ns (69.082%)  route 0.651ns (30.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.651     2.315    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.605 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.605    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.478ns (65.659%)  route 0.773ns (34.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.148     1.647 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=5, routed)           0.773     2.419    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.330     3.749 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.749    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.410ns (60.802%)  route 0.909ns (39.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.909     2.551    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.820 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.820    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.409ns (59.818%)  route 0.947ns (40.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.947     2.588    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.857 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.857    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.430ns (60.576%)  route 0.931ns (39.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=4, routed)           0.931     2.593    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.860 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.860    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.420ns (58.201%)  route 1.020ns (41.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  display/D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_state_q_reg[1]/Q
                         net (fo=8, routed)           1.020     2.661    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.940 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.940    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.433ns (56.643%)  route 1.097ns (43.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.740     2.414    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.459 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.817    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.064 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.064    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.477ns (57.925%)  route 1.073ns (42.075%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.384     2.059    L_reg/M_ctr_value_0[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.104 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.364     2.468    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.045     2.513 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.837    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         1.246     4.083 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.083    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.409ns (54.900%)  route 1.157ns (45.100%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.317     1.996    aseg_driver/ctr/S[1]
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.045     2.041 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.841     2.882    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.105 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.105    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.431ns (55.578%)  route 1.144ns (44.422%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.738     2.412    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.457 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.863    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.108 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.108    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 1.643ns (32.802%)  route 3.366ns (67.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.138     3.657    reset_cond/butt_reset_IBUF
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.781 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.228     5.008    reset_cond/M_reset_cond_in
    SLICE_X38Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X38Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.643ns (34.759%)  route 3.084ns (65.241%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.138     3.657    reset_cond/butt_reset_IBUF
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.781 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.946     4.727    reset_cond/M_reset_cond_in
    SLICE_X40Y15         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.643ns (34.759%)  route 3.084ns (65.241%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.138     3.657    reset_cond/butt_reset_IBUF
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.781 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.946     4.727    reset_cond/M_reset_cond_in
    SLICE_X40Y15         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.565ns  (logic 1.643ns (35.986%)  route 2.922ns (64.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.138     3.657    reset_cond/butt_reset_IBUF
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.781 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.784     4.565    reset_cond/M_reset_cond_in
    SLICE_X37Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.641ns (38.791%)  route 2.590ns (61.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.590     4.108    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.232 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.232    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.446     4.851    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.639ns (42.459%)  route 2.221ns (57.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.221     3.735    forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.859 r  forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.859    forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.434     4.839    forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 1.630ns (43.108%)  route 2.152ns (56.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.152     3.658    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.782 r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.782    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X31Y18         FDRE                                         r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.435     4.840    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.640ns (51.076%)  route 1.571ns (48.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.571     3.087    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.211 r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.211    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.434     4.839    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 1.624ns (52.225%)  route 1.486ns (47.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.486     2.986    forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X2Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.110    forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X2Y6           FDRE                                         r  forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.519     4.924    forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.885ns  (logic 1.653ns (57.294%)  route 1.232ns (42.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.232     2.761    forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.885 r  forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.885    forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X4Y19          FDRE                                         r  forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.506     4.911    forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1941342135[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.347ns (45.213%)  route 0.420ns (54.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.420     0.722    forLoop_idx_0_1941342135[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.767 r  forLoop_idx_0_1941342135[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.767    forLoop_idx_0_1941342135[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X4Y17          FDRE                                         r  forLoop_idx_0_1941342135[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.856     2.046    forLoop_idx_0_1941342135[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  forLoop_idx_0_1941342135[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.341ns (42.275%)  route 0.466ns (57.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.466     0.763    forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.808 r  forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.808    forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X4Y19          FDRE                                         r  forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.854     2.044    forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  forLoop_idx_0_1941342135[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.313ns (36.139%)  route 0.553ns (63.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.553     0.821    forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X2Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.866    forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X2Y6           FDRE                                         r  forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.866     2.056    forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  forLoop_idx_0_1941342135[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.329ns (31.011%)  route 0.731ns (68.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.731     1.015    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.060 r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.060    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.822     2.012    forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.319ns (25.665%)  route 0.924ns (74.335%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.197    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X31Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.242 r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.242    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X31Y18         FDRE                                         r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.823     2.013    forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  forLoop_idx_0_1941342135[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.327ns (25.125%)  route 0.975ns (74.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.975     1.257    forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.302 r  forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.302    forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.822     2.012    forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  forLoop_idx_0_1418605905[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.330ns (22.488%)  route 1.137ns (77.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.137     1.422    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.467    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.331ns (21.040%)  route 1.243ns (78.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.948     1.234    reset_cond/butt_reset_IBUF
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.279 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.295     1.575    reset_cond/M_reset_cond_in
    SLICE_X37Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.331ns (20.228%)  route 1.307ns (79.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.948     1.234    reset_cond/butt_reset_IBUF
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.279 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.359     1.638    reset_cond/M_reset_cond_in
    SLICE_X40Y15         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.331ns (20.228%)  route 1.307ns (79.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.948     1.234    reset_cond/butt_reset_IBUF
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.279 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.359     1.638    reset_cond/M_reset_cond_in
    SLICE_X40Y15         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





