<stg><name>Conv_sysarr_dbbuf</name>


<trans_list>

<trans id="366" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="20" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="22" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="25" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="30" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="33" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="35" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
bb470:9 %weight_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
bb470:10 %weight_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
bb470:11 %weight_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
bb470:12 %weight_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
bb470:13 %data_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
bb470:14 %data_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
bb470:15 %data_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
bb470:16 %data_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
bb470:17 %bias_l1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l1_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
bb470:18 %bias_l1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l1_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
bb470:19 %bias_l1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l1_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
bb470:20 %bias_l1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l1_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
bb470:21 %output_l1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb470:22 %output_l1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
bb470:23 %output_l1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb470:24 %output_l1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
bb470:25 %output_l1_pass_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_pass_0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
bb470:26 %output_l1_pass_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_pass_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
bb470:27 %output_l1_pass_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_pass_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
bb470:28 %output_l1_pass_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_pass_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
bb470:29 %bias_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V

]]></Node>
<StgValue><ssdm name="bias_in_V_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb470:41 %trunc_ln3 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb470:30 %bias_in_V_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="bias_in_V_read_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="256">
<![CDATA[
bb470:31 %C = trunc i256 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb470:32 %bias_in_V_read_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="bias_in_V_read_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="256">
<![CDATA[
bb470:33 %WH = trunc i256 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="WH"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="256">
<![CDATA[
bb470:36 %trunc_ln274 = trunc i256 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb470:37 %bias_in_V_read_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="bias_in_V_read_3"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="256">
<![CDATA[
bb470:38 %WH_in = trunc i256 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="WH_in"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb470:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb470:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bias_in_V, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb470:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %bias_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb470:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weight_in_V, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb470:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weight_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb470:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in_V, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb470:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %data_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb470:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %conv_out_V, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb470:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %conv_out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb470:34 %mul_ln289 = mul i32 %WH, i32 %WH

]]></Node>
<StgValue><ssdm name="mul_ln289"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="32">
<![CDATA[
bb470:35 %trunc_ln289 = trunc i32 %mul_ln289

]]></Node>
<StgValue><ssdm name="trunc_ln289"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb470:39 %bias_in_V_read_4 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="bias_in_V_read_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="256">
<![CDATA[
bb470:40 %RS = trunc i256 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="RS"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
bb470:42 %br_ln291 = br void %bb469

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb469:0 %ko = phi i30 %add_ln291, void %bb469.split, i30, void %bb470

]]></Node>
<StgValue><ssdm name="ko"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb469:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
bb469:2 %icmp_ln291 = icmp_eq  i30 %ko, i30 %trunc_ln3

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
bb469:3 %add_ln291 = add i30 %ko, i30

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb469:4 %br_ln291 = br i1 %icmp_ln291, void %bb469.split, void %._crit_edge321.loopexit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="30">
<![CDATA[
bb469.split:0 %ko_cast = zext i30 %ko

]]></Node>
<StgValue><ssdm name="ko_cast"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb469.split:1 %speclooptripcount_ln291 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln291"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb469.split:2 %specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln291"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
bb469.split:3 %bias_in_V_read_5 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read, i256 %bias_in_V_read_1, i256 %bias_in_V_read_2, i256 %bias_in_V_read_3, i256 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="bias_in_V_read_5"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="256">
<![CDATA[
bb469.split:4 %trunc_ln708 = trunc i256 %bias_in_V_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb469.split:5 %bias_l1_0_addr = getelementptr i8 %bias_l1_0, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l1_0_addr"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
bb469.split:6 %store_ln296 = store i8 %trunc_ln708, i9 %bias_l1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb469.split:7 %p_Result_5_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb469.split:8 %bias_l1_1_addr = getelementptr i8 %bias_l1_1, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l1_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
bb469.split:9 %store_ln296 = store i8 %p_Result_5_1, i9 %bias_l1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb469.split:10 %p_Result_5_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb469.split:11 %bias_l1_2_addr = getelementptr i8 %bias_l1_2, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l1_2_addr"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
bb469.split:12 %store_ln296 = store i8 %p_Result_5_2, i9 %bias_l1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb469.split:13 %p_Result_5_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb469.split:14 %bias_l1_3_addr = getelementptr i8 %bias_l1_3, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l1_3_addr"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
bb469.split:15 %store_ln296 = store i8 %p_Result_5_3, i9 %bias_l1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
bb469.split:16 %br_ln0 = br void %bb469

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge321.loopexit:0 %tmp = mul i32 %C, i32 %RS

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge321.loopexit:1 %mul45 = mul i32 %tmp, i32 %RS

]]></Node>
<StgValue><ssdm name="mul45"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge321.loopexit:2 %trunc_ln299 = trunc i32 %mul45

]]></Node>
<StgValue><ssdm name="trunc_ln299"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge321.loopexit:3 %cast = zext i32 %mul45

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="62" op_0_bw="30">
<![CDATA[
._crit_edge321.loopexit:4 %cast1 = zext i30 %trunc_ln3

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge321.loopexit:5 %bound = mul i62 %cast1, i62 %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge321.loopexit:6 %br_ln299 = br void %bb467

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
bb467:0 %indvar_flatten = phi i62, void %._crit_edge321.loopexit, i62 %add_ln299, void %._crit_edge304.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb467:1 %crs = phi i32, void %._crit_edge321.loopexit, i32 %select_ln299_1, void %._crit_edge304.loopexit

]]></Node>
<StgValue><ssdm name="crs"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb467:2 %ko_1 = phi i30, void %._crit_edge321.loopexit, i30 %add_ln301, void %._crit_edge304.loopexit

]]></Node>
<StgValue><ssdm name="ko_1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb467:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb467:4 %icmp_ln299 = icmp_eq  i62 %indvar_flatten, i62 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb467:5 %add_ln299 = add i62 %indvar_flatten, i62

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb467:6 %br_ln299 = br i1 %icmp_ln299, void %._crit_edge304.loopexit, void %._crit_edge313.loopexit

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge304.loopexit:2 %icmp_ln301 = icmp_eq  i30 %ko_1, i30 %trunc_ln3

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge304.loopexit:3 %select_ln299 = select i1 %icmp_ln301, i30, i30 %ko_1

]]></Node>
<StgValue><ssdm name="select_ln299"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge304.loopexit:4 %add_ln299_1 = add i32, i32 %crs

]]></Node>
<StgValue><ssdm name="add_ln299_1"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge304.loopexit:5 %select_ln299_1 = select i1 %icmp_ln301, i32 %add_ln299_1, i32 %crs

]]></Node>
<StgValue><ssdm name="select_ln299_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge304.loopexit:6 %trunc_ln299_1 = trunc i32 %select_ln299_1

]]></Node>
<StgValue><ssdm name="trunc_ln299_1"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="30">
<![CDATA[
._crit_edge304.loopexit:10 %empty = trunc i30 %select_ln299

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:11 %mul56 = mul i9 %empty, i9 %trunc_ln299

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge304.loopexit:26 %add_ln301 = add i30, i30 %select_ln299

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:11 %mul56 = mul i9 %empty, i9 %trunc_ln299

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:11 %mul56 = mul i9 %empty, i9 %trunc_ln299

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:12 %kcrs = add i9 %mul56, i9 %trunc_ln299_1

]]></Node>
<StgValue><ssdm name="kcrs"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge304.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_299_3_VITIS_LOOP_301_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge304.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge304.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge304.loopexit:8 %specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln301"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
._crit_edge304.loopexit:9 %weight_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %weight_in_V

]]></Node>
<StgValue><ssdm name="weight_in_V_read"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:12 %kcrs = add i9 %mul56, i9 %trunc_ln299_1

]]></Node>
<StgValue><ssdm name="kcrs"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge304.loopexit:13 %idxprom67 = zext i9 %kcrs

]]></Node>
<StgValue><ssdm name="idxprom67"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="256">
<![CDATA[
._crit_edge304.loopexit:14 %trunc_ln708_1 = trunc i256 %weight_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge304.loopexit:15 %weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom67

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:16 %store_ln308 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge304.loopexit:17 %p_Result_6_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_6_1"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge304.loopexit:18 %weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom67

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:19 %store_ln308 = store i8 %p_Result_6_1, i9 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge304.loopexit:20 %p_Result_6_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_6_2"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge304.loopexit:21 %weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom67

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:22 %store_ln308 = store i8 %p_Result_6_2, i9 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge304.loopexit:23 %p_Result_6_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_6_3"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge304.loopexit:24 %weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom67

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge304.loopexit:25 %store_ln308 = store i8 %p_Result_6_3, i9 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge304.loopexit:27 %br_ln0 = br void %bb467

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="147" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge313.loopexit:0 %mul74 = mul i32 %WH_in, i32 %WH_in

]]></Node>
<StgValue><ssdm name="mul74"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge313.loopexit:1 %empty_75 = trunc i32 %mul74

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge313.loopexit:2 %div76_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="div76_cast"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge313.loopexit:3 %cast2 = zext i32 %mul74

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="62" op_0_bw="30">
<![CDATA[
._crit_edge313.loopexit:4 %cast3 = zext i30 %div76_cast

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge313.loopexit:5 %bound4 = mul i62 %cast3, i62 %cast2

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge313.loopexit:6 %br_ln313 = br void %bb465

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
bb465:0 %indvar_flatten6 = phi i62, void %._crit_edge313.loopexit, i62 %add_ln313, void %._crit_edge287.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb465:1 %wh = phi i32, void %._crit_edge313.loopexit, i32 %select_ln313_1, void %._crit_edge287.loopexit

]]></Node>
<StgValue><ssdm name="wh"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb465:2 %co = phi i30, void %._crit_edge313.loopexit, i30 %add_ln315, void %._crit_edge287.loopexit

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb465:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb465:4 %icmp_ln313 = icmp_eq  i62 %indvar_flatten6, i62 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb465:5 %add_ln313 = add i62 %indvar_flatten6, i62

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb465:6 %br_ln313 = br i1 %icmp_ln313, void %._crit_edge287.loopexit, void %._crit_edge296.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge287.loopexit:2 %icmp_ln315 = icmp_eq  i30 %co, i30 %div76_cast

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge287.loopexit:3 %select_ln313 = select i1 %icmp_ln315, i30, i30 %co

]]></Node>
<StgValue><ssdm name="select_ln313"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge287.loopexit:4 %add_ln313_1 = add i32, i32 %wh

]]></Node>
<StgValue><ssdm name="add_ln313_1"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge287.loopexit:5 %select_ln313_1 = select i1 %icmp_ln315, i32 %add_ln313_1, i32 %wh

]]></Node>
<StgValue><ssdm name="select_ln313_1"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge287.loopexit:6 %trunc_ln313 = trunc i32 %select_ln313_1

]]></Node>
<StgValue><ssdm name="trunc_ln313"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="30">
<![CDATA[
._crit_edge287.loopexit:10 %empty_76 = trunc i30 %select_ln313

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:11 %mul91 = mul i10 %empty_76, i10 %empty_75

]]></Node>
<StgValue><ssdm name="mul91"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge287.loopexit:26 %add_ln315 = add i30, i30 %select_ln313

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="169" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:11 %mul91 = mul i10 %empty_76, i10 %empty_75

]]></Node>
<StgValue><ssdm name="mul91"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="170" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:11 %mul91 = mul i10 %empty_76, i10 %empty_75

]]></Node>
<StgValue><ssdm name="mul91"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:12 %add92 = add i10 %mul91, i10 %trunc_ln313

]]></Node>
<StgValue><ssdm name="add92"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge287.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_313_6_VITIS_LOOP_315_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge287.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge287.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge287.loopexit:8 %specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln315"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
._crit_edge287.loopexit:9 %data_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:12 %add92 = add i10 %mul91, i10 %trunc_ln313

]]></Node>
<StgValue><ssdm name="add92"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge287.loopexit:13 %idxprom93 = zext i10 %add92

]]></Node>
<StgValue><ssdm name="idxprom93"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="256">
<![CDATA[
._crit_edge287.loopexit:14 %trunc_ln708_2 = trunc i256 %data_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:15 %data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom93

]]></Node>
<StgValue><ssdm name="data_l2_0_addr"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:16 %store_ln323 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:17 %p_Result_7_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7_1"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:18 %data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom93

]]></Node>
<StgValue><ssdm name="data_l2_1_addr"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:19 %store_ln323 = store i8 %p_Result_7_1, i10 %data_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:20 %p_Result_7_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7_2"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:21 %data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom93

]]></Node>
<StgValue><ssdm name="data_l2_2_addr"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:22 %store_ln323 = store i8 %p_Result_7_2, i10 %data_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge287.loopexit:23 %p_Result_7_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7_3"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge287.loopexit:24 %data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom93

]]></Node>
<StgValue><ssdm name="data_l2_3_addr"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge287.loopexit:25 %store_ln323 = store i8 %p_Result_7_3, i10 %data_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge287.loopexit:27 %br_ln0 = br void %bb465

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge296.loopexit.preheader:0 %zext_ln332 = zext i32 %WH

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge296.loopexit.preheader:1 %mul_ln332 = mul i64 %zext_ln332, i64 %zext_ln332

]]></Node>
<StgValue><ssdm name="mul_ln332"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="60" op_0_bw="30">
<![CDATA[
._crit_edge296.loopexit.preheader:2 %zext_ln332_1 = zext i30 %trunc_ln3

]]></Node>
<StgValue><ssdm name="zext_ln332_1"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="60" op_0_bw="30">
<![CDATA[
._crit_edge296.loopexit.preheader:3 %zext_ln332_2 = zext i30 %div76_cast

]]></Node>
<StgValue><ssdm name="zext_ln332_2"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge296.loopexit.preheader:4 %mul_ln332_1 = mul i60 %zext_ln332_2, i60 %zext_ln332_1

]]></Node>
<StgValue><ssdm name="mul_ln332_1"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge296.loopexit.preheader:5 %br_ln332 = br void

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten24 = phi i60, void %._crit_edge296.loopexit.preheader, i60 %add_ln332, void %._crit_edge269.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten24"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:1 %ko_2 = phi i30, void %._crit_edge296.loopexit.preheader, i30 %select_ln332_2, void %._crit_edge269.loopexit

]]></Node>
<StgValue><ssdm name="ko_2"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:2 %co_1 = phi i30, void %._crit_edge296.loopexit.preheader, i30 %co_2, void %._crit_edge269.loopexit

]]></Node>
<StgValue><ssdm name="co_1"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
:3 %icmp_ln332 = icmp_eq  i60 %indvar_flatten24, i60 %mul_ln332_1

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:4 %add_ln332 = add i60 %indvar_flatten24, i60

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln332 = br i1 %icmp_ln332, void %._crit_edge276.loopexit, void %._crit_edge281.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge276.loopexit:2 %icmp_ln335 = icmp_eq  i30 %co_1, i30 %div76_cast

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge276.loopexit:4 %add_ln332_1 = add i30, i30 %ko_2

]]></Node>
<StgValue><ssdm name="add_ln332_1"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="30">
<![CDATA[
._crit_edge276.loopexit:5 %trunc_ln332 = trunc i30 %add_ln332_1

]]></Node>
<StgValue><ssdm name="trunc_ln332"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="30">
<![CDATA[
._crit_edge276.loopexit:6 %trunc_ln332_1 = trunc i30 %ko_2

]]></Node>
<StgValue><ssdm name="trunc_ln332_1"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge276.loopexit:7 %select_ln332_1 = select i1 %icmp_ln335, i9 %trunc_ln332, i9 %trunc_ln332_1

]]></Node>
<StgValue><ssdm name="select_ln332_1"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:10 %zext_ln332_3 = zext i9 %select_ln332_1

]]></Node>
<StgValue><ssdm name="zext_ln332_3"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge276.loopexit:11 %bias_l1_0_addr_1 = getelementptr i8 %bias_l1_0, i64, i64 %zext_ln332_3

]]></Node>
<StgValue><ssdm name="bias_l1_0_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:12 %bias_l1_0_load = load i9 %bias_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_0_load"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge276.loopexit:14 %bias_l1_1_addr_1 = getelementptr i8 %bias_l1_1, i64, i64 %zext_ln332_3

]]></Node>
<StgValue><ssdm name="bias_l1_1_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:15 %bias_l1_1_load = load i9 %bias_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_1_load"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge276.loopexit:17 %bias_l1_2_addr_1 = getelementptr i8 %bias_l1_2, i64, i64 %zext_ln332_3

]]></Node>
<StgValue><ssdm name="bias_l1_2_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:18 %bias_l1_2_load = load i9 %bias_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_2_load"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge276.loopexit:20 %bias_l1_3_addr_1 = getelementptr i8 %bias_l1_3, i64, i64 %zext_ln332_3

]]></Node>
<StgValue><ssdm name="bias_l1_3_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:21 %bias_l1_3_load = load i9 %bias_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_3_load"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge276.loopexit:23 %select_ln332_2 = select i1 %icmp_ln335, i30 %add_ln332_1, i30 %ko_2

]]></Node>
<StgValue><ssdm name="select_ln332_2"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge281.loopexit.preheader:0 %zext_ln424 = zext i32 %mul_ln289

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge281.loopexit.preheader:1 %mul_ln424 = mul i62 %cast1, i62 %zext_ln424

]]></Node>
<StgValue><ssdm name="mul_ln424"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge281.loopexit.preheader:2 %br_ln424 = br void

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge276.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_K_OUTER_LOOP_C_OUTER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge276.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge276.loopexit:3 %select_ln332 = select i1 %icmp_ln335, i30, i30 %co_1

]]></Node>
<StgValue><ssdm name="select_ln332"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge276.loopexit:8 %mul_ln332_2 = mul i9 %trunc_ln274, i9 %select_ln332_1

]]></Node>
<StgValue><ssdm name="mul_ln332_2"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge276.loopexit:9 %mul_ln332_3 = mul i9 %trunc_ln274, i9 %mul_ln332_2

]]></Node>
<StgValue><ssdm name="mul_ln332_3"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:12 %bias_l1_0_load = load i9 %bias_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_0_load"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge276.loopexit:13 %sext_ln332 = sext i8 %bias_l1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln332"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:15 %bias_l1_1_load = load i9 %bias_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_1_load"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge276.loopexit:16 %sext_ln332_1 = sext i8 %bias_l1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln332_1"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:18 %bias_l1_2_load = load i9 %bias_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_2_load"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge276.loopexit:19 %sext_ln332_2 = sext i8 %bias_l1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln332_2"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge276.loopexit:21 %bias_l1_3_load = load i9 %bias_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_3_load"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge276.loopexit:22 %sext_ln332_3 = sext i8 %bias_l1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln332_3"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="30">
<![CDATA[
._crit_edge276.loopexit:24 %trunc_ln335 = trunc i30 %select_ln332

]]></Node>
<StgValue><ssdm name="trunc_ln335"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge276.loopexit:25 %specloopname_ln335 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln335"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge276.loopexit:26 %br_ln343 = br void %bb463

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb463:0 %indvar_flatten13 = phi i64, void %._crit_edge276.loopexit, i64 %add_ln343_1, void %._crit_edge253

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb463:1 %hi = phi i32, void %._crit_edge276.loopexit, i32 %select_ln343_1, void %._crit_edge253

]]></Node>
<StgValue><ssdm name="hi"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb463:2 %wi = phi i32, void %._crit_edge276.loopexit, i32 %add_ln346, void %._crit_edge253

]]></Node>
<StgValue><ssdm name="wi"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb463:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb463:4 %icmp_ln343 = icmp_eq  i64 %indvar_flatten13, i64 %mul_ln332

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb463:5 %add_ln343_1 = add i64 %indvar_flatten13, i64

]]></Node>
<StgValue><ssdm name="add_ln343_1"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb463:6 %br_ln343 = br i1 %icmp_ln343, void %._crit_edge253, void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:2 %icmp_ln346 = icmp_eq  i32 %wi, i32 %WH

]]></Node>
<StgValue><ssdm name="icmp_ln346"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge253:3 %select_ln343 = select i1 %icmp_ln346, i32, i32 %wi

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:4 %add_ln343_2 = add i32, i32 %hi

]]></Node>
<StgValue><ssdm name="add_ln343_2"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge253:5 %select_ln343_1 = select i1 %icmp_ln346, i32 %add_ln343_2, i32 %hi

]]></Node>
<StgValue><ssdm name="select_ln343_1"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge253:6 %trunc_ln343 = trunc i32 %select_ln343_1

]]></Node>
<StgValue><ssdm name="trunc_ln343"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:7 %add_ln343 = add i9 %trunc_ln343, i9 %mul_ln332_2

]]></Node>
<StgValue><ssdm name="add_ln343"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:8 %mul_ln343 = mul i9 %add_ln343, i9 %trunc_ln274

]]></Node>
<StgValue><ssdm name="mul_ln343"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge253:11 %empty_77 = trunc i32 %select_ln343

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:22 %add_ln346 = add i32, i32 %select_ln343

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="254" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:8 %mul_ln343 = mul i9 %add_ln343, i9 %trunc_ln274

]]></Node>
<StgValue><ssdm name="mul_ln343"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="255" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:8 %mul_ln343 = mul i9 %add_ln343, i9 %trunc_ln274

]]></Node>
<StgValue><ssdm name="mul_ln343"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:12 %add121 = add i9 %empty_77, i9 %mul_ln343

]]></Node>
<StgValue><ssdm name="add121"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge253:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_343_9_VITIS_LOOP_346_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge253:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge253:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge253:10 %specloopname_ln346 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln346"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:12 %add121 = add i9 %empty_77, i9 %mul_ln343

]]></Node>
<StgValue><ssdm name="add121"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge253:13 %idxprom122 = zext i9 %add121

]]></Node>
<StgValue><ssdm name="idxprom122"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:14 %output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %idxprom122

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_2"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge253:15 %store_ln354 = store i32 %sext_ln332, i9 %output_l1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:16 %output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %idxprom122

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge253:17 %store_ln354 = store i32 %sext_ln332_1, i9 %output_l1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:18 %output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %idxprom122

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge253:19 %store_ln354 = store i32 %sext_ln332_2, i9 %output_l1_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:20 %output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %idxprom122

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge253:21 %store_ln354 = store i32 %sext_ln332_3, i9 %output_l1_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge253:23 %br_ln0 = br void %bb463

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="256">
<![CDATA[
codeRepl:0 %empty_78 = trunc i256 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="256">
<![CDATA[
codeRepl:1 %empty_79 = trunc i256 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="256">
<![CDATA[
codeRepl:2 %empty_80 = trunc i256 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="256">
<![CDATA[
codeRepl:3 %empty_81 = trunc i256 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="10" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="32" op_15_bw="10" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
codeRepl:4 %call_ln708 = call void @dataflow_parent_loop_proc14, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %empty_78, i9 %empty_79, i9 %select_ln332_1, i10 %trunc_ln335, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %empty_80, i10 %empty_81, i32 %output_l1_pass_0, i32 %output_l1_pass_1, i32 %output_l1_pass_2, i32 %output_l1_pass_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0

]]></Node>
<StgValue><ssdm name="call_ln708"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="277" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="10" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="32" op_15_bw="10" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
codeRepl:4 %call_ln708 = call void @dataflow_parent_loop_proc14, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %empty_78, i9 %empty_79, i9 %select_ln332_1, i10 %trunc_ln335, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %empty_80, i10 %empty_81, i32 %output_l1_pass_0, i32 %output_l1_pass_1, i32 %output_l1_pass_2, i32 %output_l1_pass_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0

]]></Node>
<StgValue><ssdm name="call_ln708"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:5 %br_ln0 = br void %bb462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb462:0 %wh_2 = phi i32 %add_ln412, void %bb462.split, i32, void %codeRepl

]]></Node>
<StgValue><ssdm name="wh_2"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb462:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb462:2 %icmp_ln412 = icmp_eq  i32 %wh_2, i32 %mul_ln289

]]></Node>
<StgValue><ssdm name="icmp_ln412"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb462:3 %add_ln412 = add i32 %wh_2, i32

]]></Node>
<StgValue><ssdm name="add_ln412"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb462:4 %br_ln412 = br i1 %icmp_ln412, void %bb462.split, void %._crit_edge269.loopexit

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
bb462.split:0 %wh_4_cast170 = zext i32 %wh_2

]]></Node>
<StgValue><ssdm name="wh_4_cast170"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="32">
<![CDATA[
bb462.split:3 %empty_82 = trunc i32 %wh_2

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb462.split:4 %add156 = add i9 %empty_82, i9 %mul_ln332_3

]]></Node>
<StgValue><ssdm name="add156"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="9">
<![CDATA[
bb462.split:5 %idxprom157 = zext i9 %add156

]]></Node>
<StgValue><ssdm name="idxprom157"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb462.split:6 %output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %wh_4_cast170

]]></Node>
<StgValue><ssdm name="output_l1_pass_0_addr"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
bb462.split:7 %output_l1_pass_0_load = load i10 %output_l1_pass_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_pass_0_load"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb462.split:8 %output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %idxprom157

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_1"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="9">
<![CDATA[
bb462.split:9 %output_l1_0_load_1 = load i9 %output_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_0_load_1"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb462.split:12 %output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %wh_4_cast170

]]></Node>
<StgValue><ssdm name="output_l1_pass_1_addr"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="10">
<![CDATA[
bb462.split:13 %output_l1_pass_1_load = load i10 %output_l1_pass_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_pass_1_load"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb462.split:14 %output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %idxprom157

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_1"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="9">
<![CDATA[
bb462.split:15 %output_l1_1_load_1 = load i9 %output_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_1_load_1"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb462.split:18 %output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %wh_4_cast170

]]></Node>
<StgValue><ssdm name="output_l1_pass_2_addr"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
bb462.split:19 %output_l1_pass_2_load = load i10 %output_l1_pass_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_pass_2_load"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb462.split:20 %output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %idxprom157

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="9">
<![CDATA[
bb462.split:21 %output_l1_2_load_1 = load i9 %output_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_2_load_1"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb462.split:24 %output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %wh_4_cast170

]]></Node>
<StgValue><ssdm name="output_l1_pass_3_addr"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
bb462.split:25 %output_l1_pass_3_load = load i10 %output_l1_pass_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_pass_3_load"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb462.split:26 %output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %idxprom157

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="9">
<![CDATA[
bb462.split:27 %output_l1_3_load_1 = load i9 %output_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_3_load_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="304" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb462.split:1 %speclooptripcount_ln412 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln412"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb462.split:2 %specloopname_ln412 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln412"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
bb462.split:7 %output_l1_pass_0_load = load i10 %output_l1_pass_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_pass_0_load"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="9">
<![CDATA[
bb462.split:9 %output_l1_0_load_1 = load i9 %output_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_0_load_1"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb462.split:10 %add_ln416 = add i32 %output_l1_0_load_1, i32 %output_l1_pass_0_load

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb462.split:11 %store_ln416 = store i32 %add_ln416, i9 %output_l1_0_addr_1, i32 %output_l1_0_load_1

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="10">
<![CDATA[
bb462.split:13 %output_l1_pass_1_load = load i10 %output_l1_pass_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_pass_1_load"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="9">
<![CDATA[
bb462.split:15 %output_l1_1_load_1 = load i9 %output_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_1_load_1"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb462.split:16 %add_ln416_1 = add i32 %output_l1_1_load_1, i32 %output_l1_pass_1_load

]]></Node>
<StgValue><ssdm name="add_ln416_1"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb462.split:17 %store_ln416 = store i32 %add_ln416_1, i9 %output_l1_1_addr_1, i32 %output_l1_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
bb462.split:19 %output_l1_pass_2_load = load i10 %output_l1_pass_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_pass_2_load"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="9">
<![CDATA[
bb462.split:21 %output_l1_2_load_1 = load i9 %output_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_2_load_1"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb462.split:22 %add_ln416_2 = add i32 %output_l1_2_load_1, i32 %output_l1_pass_2_load

]]></Node>
<StgValue><ssdm name="add_ln416_2"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb462.split:23 %store_ln416 = store i32 %add_ln416_2, i9 %output_l1_2_addr_1, i32 %output_l1_2_load_1

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
bb462.split:25 %output_l1_pass_3_load = load i10 %output_l1_pass_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_pass_3_load"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="9">
<![CDATA[
bb462.split:27 %output_l1_3_load_1 = load i9 %output_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_3_load_1"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb462.split:28 %add_ln416_3 = add i32 %output_l1_3_load_1, i32 %output_l1_pass_3_load

]]></Node>
<StgValue><ssdm name="add_ln416_3"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb462.split:29 %store_ln416 = store i32 %add_ln416_3, i9 %output_l1_3_addr_1, i32 %output_l1_3_load_1

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
bb462.split:30 %br_ln0 = br void %bb462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="323" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge269.loopexit:0 %co_2 = add i30 %select_ln332, i30

]]></Node>
<StgValue><ssdm name="co_2"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge269.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten32 = phi i62, void %._crit_edge281.loopexit.preheader, i62 %add_ln424, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten32"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:2 %ko_3 = phi i30, void %._crit_edge281.loopexit.preheader, i30 %add_ln426, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="ko_3"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
:4 %icmp_ln424 = icmp_eq  i62 %indvar_flatten32, i62 %mul_ln424

]]></Node>
<StgValue><ssdm name="icmp_ln424"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:5 %add_ln424 = add i62 %indvar_flatten32, i62

]]></Node>
<StgValue><ssdm name="add_ln424"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln424 = br i1 %icmp_ln424, void %._crit_edge.loopexit, void %._crit_edge244.loopexit

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:2 %icmp_ln426 = icmp_eq  i30 %ko_3, i30 %trunc_ln3

]]></Node>
<StgValue><ssdm name="icmp_ln426"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge.loopexit:3 %select_ln424 = select i1 %icmp_ln426, i30, i30 %ko_3

]]></Node>
<StgValue><ssdm name="select_ln424"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="30">
<![CDATA[
._crit_edge.loopexit:9 %empty_83 = trunc i30 %select_ln424

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:10 %mul178 = mul i9 %empty_83, i9 %trunc_ln289

]]></Node>
<StgValue><ssdm name="mul178"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:24 %add_ln426 = add i30, i30 %select_ln424

]]></Node>
<StgValue><ssdm name="add_ln426"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="335" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:10 %mul178 = mul i9 %empty_83, i9 %trunc_ln289

]]></Node>
<StgValue><ssdm name="mul178"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %wh_1 = phi i32, void %._crit_edge281.loopexit.preheader, i32 %select_ln424_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="wh_1"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
<literal name="icmp_ln426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:4 %add_ln424_1 = add i32, i32 %wh_1

]]></Node>
<StgValue><ssdm name="add_ln424_1"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:5 %select_ln424_1 = select i1 %icmp_ln426, i32 %add_ln424_1, i32 %wh_1

]]></Node>
<StgValue><ssdm name="select_ln424_1"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:6 %trunc_ln424 = trunc i32 %select_ln424_1

]]></Node>
<StgValue><ssdm name="trunc_ln424"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:10 %mul178 = mul i9 %empty_83, i9 %trunc_ln289

]]></Node>
<StgValue><ssdm name="mul178"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:11 %add179 = add i9 %mul178, i9 %trunc_ln424

]]></Node>
<StgValue><ssdm name="add179"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="343" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:11 %add179 = add i9 %mul178, i9 %trunc_ln424

]]></Node>
<StgValue><ssdm name="add179"/></StgValue>
</operation>

<operation id="344" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:12 %idxprom180 = zext i9 %add179

]]></Node>
<StgValue><ssdm name="idxprom180"/></StgValue>
</operation>

<operation id="345" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:13 %output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom180

]]></Node>
<StgValue><ssdm name="output_l1_0_addr"/></StgValue>
</operation>

<operation id="346" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:14 %output_l1_0_load = load i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="347" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:15 %output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom180

]]></Node>
<StgValue><ssdm name="output_l1_1_addr"/></StgValue>
</operation>

<operation id="348" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:16 %output_l1_1_load = load i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="349" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:17 %output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom180

]]></Node>
<StgValue><ssdm name="output_l1_2_addr"/></StgValue>
</operation>

<operation id="350" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:18 %output_l1_2_load = load i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:19 %output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom180

]]></Node>
<StgValue><ssdm name="output_l1_3_addr"/></StgValue>
</operation>

<operation id="352" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:20 %output_l1_3_load = load i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="353" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_424_14_VITIS_LOOP_426_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="354" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="355" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="356" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:8 %specloopname_ln426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln426"/></StgValue>
</operation>

<operation id="357" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:14 %output_l1_0_load = load i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="358" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:16 %output_l1_1_load = load i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="359" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:18 %output_l1_2_load = load i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="360" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:20 %output_l1_3_load = load i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="361" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.loopexit:21 %p_Result_8_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %output_l1_3_load, i32 %output_l1_2_load, i32 %output_l1_1_load, i32 %output_l1_0_load

]]></Node>
<StgValue><ssdm name="p_Result_8_3"/></StgValue>
</operation>

<operation id="362" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="256" op_0_bw="128">
<![CDATA[
._crit_edge.loopexit:22 %p_Result_8_3_cast = zext i128 %p_Result_8_3

]]></Node>
<StgValue><ssdm name="p_Result_8_3_cast"/></StgValue>
</operation>

<operation id="363" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge.loopexit:23 %write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %conv_out_V, i256 %p_Result_8_3_cast

]]></Node>
<StgValue><ssdm name="write_ln543"/></StgValue>
</operation>

<operation id="364" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="365" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0">
<![CDATA[
._crit_edge244.loopexit:0 %ret_ln442 = ret

]]></Node>
<StgValue><ssdm name="ret_ln442"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
