{"vcs1":{"timestamp_begin":1765260868.292065029, "rt":5.71, "ut":4.11, "st":0.46}}
{"vcselab":{"timestamp_begin":1765260874.034771338, "rt":1.20, "ut":0.57, "st":0.02}}
{"link":{"timestamp_begin":1765260875.258903334, "rt":0.48, "ut":0.34, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765260868.076853264}
{"VCS_COMP_START_TIME": 1765260868.076853264}
{"VCS_COMP_END_TIME": 1765260879.118872075}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/patata0717/DICD/HW3_groupx/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/patata0717/DICD/HW3_groupx/./syn+/home/patata0717/DICD/HW3_groupx/./src+/home/patata0717/DICD/HW3_groupx/./include+/home/patata0717/DICD/HW3_groupx/./sim +define+SYN+prog0 +define+CYCLE=0.35 +define+MAX=100000 +prog_path=/home/patata0717/DICD/HW3_groupx/./sim/prog0"}
{"vcs1": {"peak_mem": 378304}}
{"vcselab": {"peak_mem": 203608}}
