`timescale 1ns / 1ps

module down_counter(
    input clk,
    input reset,
    input pause, 
    input [3:0] load0,
    input [3:0] load1,
    input [3:0] load2,
    input [3:0] load3,
    output reg[3:0] d0, d1, d2, d3,
    output tc
    );
    
    
endmodule
