xil_defaultlib=xsim.dir/xil_defaultlib
xpm=xsim.dir/xpm
processing_system7_bfm_v2_0_5=xsim.dir/processing_system7_bfm_v2_0_5
axi_lite_ipif_v3_0_3=xsim.dir/axi_lite_ipif_v3_0_3
lib_cdc_v1_0_2=xsim.dir/lib_cdc_v1_0_2
interrupt_control_v3_1_3=xsim.dir/interrupt_control_v3_1_3
axi_gpio_v2_0_10=xsim.dir/axi_gpio_v2_0_10
proc_sys_reset_v5_0_9=xsim.dir/proc_sys_reset_v5_0_9
lib_pkg_v1_0_2=xsim.dir/lib_pkg_v1_0_2
fifo_generator_v13_1_0=xsim.dir/fifo_generator_v13_1_0
lib_fifo_v1_0_4=xsim.dir/lib_fifo_v1_0_4
lib_srl_fifo_v1_0_2=xsim.dir/lib_srl_fifo_v1_0_2
axi_datamover_v5_1_10=xsim.dir/axi_datamover_v5_1_10
axi_sg_v4_1_2=xsim.dir/axi_sg_v4_1_2
axi_dma_v7_1_9=xsim.dir/axi_dma_v7_1_9
generic_baseblocks_v2_1_0=xsim.dir/generic_baseblocks_v2_1_0
axi_infrastructure_v1_1_0=xsim.dir/axi_infrastructure_v1_1_0
axi_register_slice_v2_1_8=xsim.dir/axi_register_slice_v2_1_8
axi_data_fifo_v2_1_7=xsim.dir/axi_data_fifo_v2_1_7
axi_crossbar_v2_1_9=xsim.dir/axi_crossbar_v2_1_9
xbip_utils_v3_0_6=xsim.dir/xbip_utils_v3_0_6
axi_utils_v2_0_2=xsim.dir/axi_utils_v2_0_2
xbip_pipe_v3_0_2=xsim.dir/xbip_pipe_v3_0_2
xbip_dsp48_wrapper_v3_0_4=xsim.dir/xbip_dsp48_wrapper_v3_0_4
xbip_dsp48_addsub_v3_0_2=xsim.dir/xbip_dsp48_addsub_v3_0_2
xbip_dsp48_multadd_v3_0_2=xsim.dir/xbip_dsp48_multadd_v3_0_2
xbip_bram18k_v3_0_2=xsim.dir/xbip_bram18k_v3_0_2
mult_gen_v12_0_11=xsim.dir/mult_gen_v12_0_11
floating_point_v7_1_2=xsim.dir/floating_point_v7_1_2
axi_protocol_converter_v2_1_8=xsim.dir/axi_protocol_converter_v2_1_8
axi_clock_converter_v2_1_7=xsim.dir/axi_clock_converter_v2_1_7
blk_mem_gen_v8_3_2=xsim.dir/blk_mem_gen_v8_3_2
axi_dwidth_converter_v2_1_8=xsim.dir/axi_dwidth_converter_v2_1_8
