# project files
add_file -verilog "C:/Users/gowin/Desktop/ceshi/ethernet_g/ethernet_g/src/Gbit_PHY_test_RGMII.v"

# implementation: "rev_1"
impl -add rev_1 -type fpga

# device options
set_option -technology GOWIN-GW2A
set_option -part GW2A_18
set_option -package PBGA484
set_option -speed_grade -7

set_option -frequency auto
set_option -maxfan 100
set_option -disable_io_insertion 0
set_option -update_models_cp 0
set_option -rw_check_on_ram 1
set_option -run_prop_extract 1
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 1
set_option -pipe 1
set_option -retiming 0
set_option -write_apr_constraint 1
set_option -num_critical_paths 0
set_option -num_startend_points 0
set_option -vlog_std sysv
set_option -compiler_compatible 0
set_option -multi_file_compilation_unit 1
set_option -looplimit 2000
set_option -fix_gated_and_generated_clocks 1
set_option -top_module Gbit_PHY_test_RGMII
set_option -library_path D:/Gowin/Gowin_V1.9.6Beta/IDE/simlib/hardware_core/gw2a/prim_syn.v
# set result format/file
project -result_file "Gbit_PHY_test_RGMII.vm"
impl -active "rev_1"
project -run -clean

