// Seed: 3857796891
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5
);
  wire id_7;
  and primCall (id_3, id_4, id_5, id_7);
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0  id_0
    , id_6,
    input  tri0  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  tri   id_4
);
  assign id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_2
  );
endmodule
module module_2;
  logic id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_2 modCall_1 ();
endmodule
