0.6
2017.4
Dec 15 2017
21:07:18
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/glbl.v,1550313014,verilog,,,,glbl,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd,1550316391,vhdl,,,,main_tb,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/clock_change/clock_change_sim_netlist.vhdl,1550313014,vhdl,,,,clock_change;clock_change_clock_change_clk_wiz,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memory/ram_memory_sim_netlist.vhdl,1550313014,vhdl,,,,\ram_memory_blk_mem_gen_prim_width__parameterized0\;\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\;ram_memory;ram_memory_blk_mem_gen_generic_cstr;ram_memory_blk_mem_gen_prim_width;ram_memory_blk_mem_gen_prim_wrapper;ram_memory_blk_mem_gen_top;ram_memory_blk_mem_gen_v8_4_1;ram_memory_blk_mem_gen_v8_4_1_synth,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd,1550410171,vhdl,,,,master_controller,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd,1550409303,vhdl,,,,memo_controller,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd,1550315708,vhdl,D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd,,,project_trunk,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd,1550317328,vhdl,,,,sampling,,,,,,,,
D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd,1550313014,vhdl,,,,shift_register,,,,,,,,
