

================================================================
== Vitis HLS Report for 'setup_aie_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Fri Jun 28 08:26:36 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        setup_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_loop_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %size_loop"   --->   Operation 6 'read' 'size_loop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln37_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln37"   --->   Operation 7 'read' 'sext_ln37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln37_cast = sext i60 %sext_ln37_read"   --->   Operation 8 'sext' 'sext_ln37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 100, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i30 0, i30 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_load = load i30 %i"   --->   Operation 13 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%add_ln37 = add i30 %i_load, i30 1"   --->   Operation 14 'add' 'add_ln37' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i30 %i_load"   --->   Operation 15 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp_slt  i31 %i_cast, i31 %size_loop_read" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 16 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 17 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln37 = store i30 %add_ln37, i30 %i" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 18 'store' 'store_ln37' <Predicate = (icmp_ln37)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln37_cast" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 22 'specloopname' 'specloopname_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.43ns)   --->   "%p_Result_s = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem0_addr" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:39]   --->   Operation 23 'read' 'p_Result_s' <Predicate = (icmp_ln37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %s, i128 %p_Result_s" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:43]   --->   Operation 24 'write' 'write_ln43' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37]   --->   Operation 25 'br' 'br_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load') on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln37') [15]  (0.89 ns)
	'store' operation ('store_ln37', /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37) of variable 'add_ln37' on local variable 'i' [26]  (0.462 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37) [18]  (0 ns)
	bus read operation ('__Result__', /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:39) on port 'gmem0' (/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:39) [24]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
