cellMap,*DLY1JI3VX1,*DLY1JI3VX1,*D_CELLS_JI3V,*cmos_sch
netMap,*DLY1JI3VX1,*gnd3i!,*gnd3i!
netMap,*DLY1JI3VX1,*vdd3i!,*vdd3i!
netMap,*DLY1JI3VX1,*gnd!,*0
instMap,*DLY1JI3VX1,*M3,*M3
instMaster,*DLY1JI3VX1,*M3,*PRIMLIB_pe3i_spectre,*pe3i
instMap,*DLY1JI3VX1,*M1,*M1
instMaster,*DLY1JI3VX1,*M1,*PRIMLIB_pe3i_spectre,*pe3i
instMap,*DLY1JI3VX1,*invr_2,*invr_2
instMaster,*DLY1JI3VX1,*invr_2,*GATES_JI3V_invrji3v_schematic,*invrji3v
instMap,*DLY1JI3VX1,*invr_1,*invr_1
instMaster,*DLY1JI3VX1,*invr_1,*GATES_JI3V_invrji3v_schematic,*invrji3v
instMap,*DLY1JI3VX1,*M2,*M2
instMaster,*DLY1JI3VX1,*M2,*PRIMLIB_ne3i_spectre,*ne3i
instMap,*DLY1JI3VX1,*M4,*M4
instMaster,*DLY1JI3VX1,*M4,*PRIMLIB_ne3i_spectre,*ne3i
netMap,*DLY1JI3VX1,*inh_ground_gnd3i_gnd3i!,*inh_ground_gnd3i
netMap,*DLY1JI3VX1,*inh_power_vdd3i_vdd3i!,*inh_power_vdd3i
portMap,*DLY1JI3VX1,*A,*A
portMap,*DLY1JI3VX1,*Q,*Q
