{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A894455664",
            "@type": "bibo:Conference",
            "P1053": "1 Online-Ressource (xxiii, 579 pages)",
            "creator": [
                "Gesellschaft f\u00fcr Informatik",
                "European Design Automation Conference"
            ],
            "description": "illustrations",
            "identifier": [
                "(isbn)0818675756",
                "(isbn13)9780818675737",
                "(isbn)081867573X",
                "(firstid)GBV:894455664",
                "(isbn13)9780818675751",
                "(ppn)894455664"
            ],
            "publisher": "IEEE Computer Society Press",
            "subject": [
                "(classificationName=linseach:mapping)elt",
                "Integrated circuits",
                "VHDL (Computer hardware description language)",
                "(classificationName=loc)TK7874",
                "(classificationName=ddc)621.3815",
                "Electronic circuit design"
            ],
            "title": "Euro-DAC '96, European Design Automation Conference with Euro-VHDL '96 and Exhibition : proceedings, Geneva, Switzerland, September 16-20, 1996",
            "abstract": "Session D-01: Analog and mixed mode simulation -- Session D-02: Low power synthesis -- Session D-03: Design experience -- Session D-04: Timing modeling -- Session D-05: Design flow and design management -- Session D-06: (Panel) What's hot in low power design? -- Session D-07: Partitioning -- Session D-08: Logic and FSM synthesis -- Session D-09: BDD optimization techniques -- Session D-10: Codesign methodology and cospecification -- Session D-11: System level design and synthesis -- Session D-12: New aspects on testing -- Session D-13: Codesign methodology and cosimulation -- Session D-14: (Joint Panel EURO-DAC and EURO-VHDL) Which formal verification technique is more applicable in industry today: equivalence checking or property checking? -- Session D-15: Key technologies and CAD of microsystems -- Session D-16: Asynchronous synthesis and storage optimization -- Session D-17: Modelling, simulation of microsystems and multi layer routing in PCBs -- Session D-18: Timing issues in synthesis -- Session D-19: Physical design for deep submicron -- Session D-20: Architectural synthesis techniques -- Session D-21: (Panel) When do EDA tools hit the submicron wall? -- Session D-22: CAD for analog circuit -- Session V-01: Analysis tools -- Session V-02: Beyond VHDL -- Session V-03: (Panel) What advantages can we expect from object-oriented extensions to VHDL? -- Session V-04: Fault modeling and design for testability -- Session V-05: Formal methods -- Session V-06: Modeling methodologies -- Session V-07: Synthesis -- Session V-08: System level design -- Session V-09: VHDL and mixed signal design -- Session V-10: (Panel) The open forum model",
            "alternative": [
                "Euro-VHDL '96",
                "Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Proceedings EURO-DAC '96, European",
                "European Design Automation Conference with Euro-VHDL '96 and Exhibition",
                "Proceedings of the Conference with EURO-VHDL '96 and Exhibition on European Design Automation"
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": "(collectioncode)ZDB-37-IEL",
            "issued": "1996",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "tableOfContents": "https://external.dandelon.com/download/attachments/dandelon/ids/DE004D91ECB9BBEF727ABC1257E85003959C4.pdf",
            "P60163": "Los Alamitos, Calif"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "contributor": "http://purl.org/dc/terms/contributor",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "alternative": "http://purl.org/dc/terms/alternative",
        "abstract": "http://purl.org/dc/terms/abstract",
        "license": "http://purl.org/dc/terms/license",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "description": "http://purl.org/dc/elements/1.1/description",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "title": "http://purl.org/dc/elements/1.1/title",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "issued": "http://purl.org/dc/terms/issued",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}