set_pin_loc in[0] HR_1_0_0P g2f_rx_in[9]_A
set_pin_loc in[1] HR_1_0_0P g2f_rx_in[8]_A
set_pin_loc in[2] HR_1_0_0P g2f_rx_in[7]_A
set_pin_loc in[3] HR_1_0_0P g2f_rx_in[6]_A
set_pin_loc in[4] HR_1_0_0P g2f_rx_in[5]_A
set_pin_loc in[5] HR_1_0_0P g2f_rx_in[4]_A
set_pin_loc in[6] HR_1_0_0P g2f_rx_in[3]_A
set_pin_loc in[7] HR_1_0_0P g2f_rx_in[2]_A
set_pin_loc in[8] HR_1_0_0P g2f_rx_in[1]_A
set_pin_loc in[9] HR_1_0_0P g2f_rx_in[0]_A
set_pin_loc in[10] HR_1_6_3P g2f_rx_in[9]_A
set_pin_loc in[11] HR_1_6_3P g2f_rx_in[8]_A
set_pin_loc in[12] HR_1_6_3P g2f_rx_in[7]_A
set_pin_loc in[13] HR_1_6_3P g2f_rx_in[6]_A
set_pin_loc in[14] HR_1_6_3P g2f_rx_in[5]_A
set_pin_loc in[15] HR_1_6_3P g2f_rx_in[4]_A
set_pin_loc in[16] HR_1_6_3P g2f_rx_in[3]_A
set_pin_loc in[17] HR_1_6_3P g2f_rx_in[2]_A
set_pin_loc in[18] HR_1_6_3P g2f_rx_in[1]_A
set_pin_loc in[19] HR_1_6_3P g2f_rx_in[0]_A
set_pin_loc in[20] HR_1_12_6P g2f_rx_in[9]_A
set_pin_loc in[21] HR_1_12_6P g2f_rx_in[8]_A
set_pin_loc in[22] HR_1_12_6P g2f_rx_in[7]_A
set_pin_loc in[23] HR_1_12_6P g2f_rx_in[6]_A
set_pin_loc in[24] HR_1_12_6P g2f_rx_in[5]_A
set_pin_loc in[25] HR_1_12_6P g2f_rx_in[4]_A
set_pin_loc in[26] HR_1_12_6P g2f_rx_in[3]_A
set_pin_loc in[27] HR_1_12_6P g2f_rx_in[2]_A
set_pin_loc in[28] HR_1_12_6P g2f_rx_in[1]_A
set_pin_loc in[29] HR_1_12_6P g2f_rx_in[0]_A
set_pin_loc in[30] HR_1_14_7P g2f_rx_in[1]_A
set_pin_loc in[31] HR_1_14_7P g2f_rx_in[0]_A

set_pin_loc clk HR_1_8_4P g2f_rx_in[0]_A
set_pin_loc rst HR_5_0_0P g2f_rx_in[0]_A

set_pin_loc out[0] HR_1_38_19P f2g_tx_out[0]_A
set_pin_loc out[10] HR_1_34_17P f2g_tx_out[2]_A
set_pin_loc out[11] HR_1_34_17P f2g_tx_out[3]_A
set_pin_loc out[12] HR_1_34_17P f2g_tx_out[4]_A
set_pin_loc out[13] HR_1_34_17P f2g_tx_out[5]_A
set_pin_loc out[14] HR_1_34_17P f2g_tx_out[6]_A
set_pin_loc out[15] HR_1_34_17P f2g_tx_out[7]_A
set_pin_loc out[16] HR_1_34_17P f2g_tx_out[8]_A
set_pin_loc out[17] HR_1_34_17P f2g_tx_out[9]_A
set_pin_loc out[18] HR_1_36_18P f2g_tx_out[0]_A
set_pin_loc out[19] HR_1_36_18P f2g_tx_out[1]_A
set_pin_loc out[1] HR_1_38_19P f2g_tx_out[1]_A
set_pin_loc out[20] HR_1_36_18P f2g_tx_out[2]_A
set_pin_loc out[21] HR_1_36_18P f2g_tx_out[3]_A
set_pin_loc out[22] HR_1_36_18P f2g_tx_out[4]_A
set_pin_loc out[23] HR_1_36_18P f2g_tx_out[5]_A
set_pin_loc out[24] HR_1_36_18P f2g_tx_out[6]_A
set_pin_loc out[25] HR_1_36_18P f2g_tx_out[7]_A
set_pin_loc out[26] HR_1_36_18P f2g_tx_out[8]_A
set_pin_loc out[27] HR_1_36_18P f2g_tx_out[9]_A
set_pin_loc out[28] HR_1_32_16P f2g_tx_out[0]_A
set_pin_loc out[29] HR_1_32_16P f2g_tx_out[1]_A
set_pin_loc out[2] HR_1_38_19P f2g_tx_out[2]_A
set_pin_loc out[30] HR_1_32_16P f2g_tx_out[2]_A
set_pin_loc out[31] HR_1_32_16P f2g_tx_out[3]_A
set_pin_loc out[3] HR_1_38_19P f2g_tx_out[3]_A
set_pin_loc out[4] HR_1_38_19P f2g_tx_out[4]_A
set_pin_loc out[5] HR_1_38_19P f2g_tx_out[5]_A
set_pin_loc out[6] HR_1_38_19P f2g_tx_out[6]_A
set_pin_loc out[7] HR_1_38_19P f2g_tx_out[7]_A
set_pin_loc out[8] HR_1_34_17P f2g_tx_out[0]_A
set_pin_loc out[9] HR_1_34_17P f2g_tx_out[1]_A

set_mode MODE_RATE_4_A_TX HR_1_32_16P
set_mode MODE_RATE_10_A_TX HR_1_34_17P
set_mode MODE_RATE_10_A_TX HR_1_36_18P
set_mode MODE_RATE_8_A_TX HR_1_38_19P

set_mode MODE_RATE_10_A_RX HR_1_0_0P
set_mode MODE_RATE_10_A_RX HR_1_6_3P
set_mode MODE_RATE_10_A_RX HR_1_12_6P
set_mode MODE_BP_DDR_A_RX HR_1_14_7P

set_mode MODE_BP_SDR_A_RX HR_1_8_4P
set_mode MODE_BP_SDR_A_RX HR_5_0_0P
 
