

vlogan +v2k           "F:/FPGADesign/Final/quartus/issp/simulation/submodules/altsource_probe.v"                       -work in_system_sources_probes_0                 
vlogan +v2k           "F:/FPGADesign/Final/quartus/issp/simulation/issp.v"                                                                                              
vlogan +v2k -sverilog "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_merlin_slave_translator.sv"   -work pll_reconfig_0_mgmt_avalon_slave_translator
vlogan +v2k -sverilog "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_merlin_master_translator.sv"  -work master_0_master_translator                 
vlogan +v2k -sverilog "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_p2b_adapter.sv"    -work p2b_adapter                                
vlogan +v2k -sverilog "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_b2p_adapter.sv"    -work b2p_adapter                                
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_packets_to_master.v"   -work transacto                                  
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_st_packets_to_bytes.v" -work p2b                                        
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_st_bytes_to_packets.v" -work b2p                                        
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_sc_fifo.v"             -work fifo                                       
vlogan +v2k -sverilog "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_timing_adt.sv"     -work timing_adt                                 
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_st_jtag_interface.v"   -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_jtag_dc_streaming.v"          -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_jtag_sld_node.v"              -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_jtag_streaming.v"             -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_st_clock_crosser.v"    -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_std_synchronizer_nocut.v"     -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_st_pipeline_base.v"    -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_st_idle_remover.v"     -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_st_idle_inserter.v"    -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k -sverilog "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_avalon_st_pipeline_stage.sv"  -work jtag_phy_embedded_in_jtag_master           
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_reset_controller.v"           -work rst_controller                             
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_reset_synchronizer.v"         -work rst_controller                             
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/jtag_pll_mm_interconnect_0.v"        -work mm_interconnect_0                          
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_pll_reconfig_top.v"           -work pll_reconfig_0                             
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_pll_reconfig_core.v"          -work pll_reconfig_0                             
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/altera_std_synchronizer.v"           -work pll_reconfig_0                             
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/jtag_pll_pll_0.vo"                   -work pll_0                                      
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/submodules/jtag_pll_master_0.v"                 -work master_0                                   
vlogan +v2k           "F:/FPGADesign/Final/quartus/jtag_pll/simulation/jtag_pll.v"                                                                                      
vlogan +v2k           "F:/FPGADesign/Final/quartus/pll_sim/pll.vo"                                                                                                      
