"/raid/packages/efinity/2020.2/bin/efx_map" --project "pixl" --write-efx-verilog "/home/simon/src/verilog/pixl/outflow/pixl.map.v" --write-premap-module "/home/simon/src/verilog/pixl/outflow/pixl.elab.vdb" --binary-db "/home/simon/src/verilog/pixl/pixl.vdb" --device "T20F256" --family "Trion" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --seq_opt "0" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "/home/simon/src/verilog/pixl/work_syn" --output-dir "/home/simon/src/verilog/pixl/outflow" --project-xml "/home/simon/src/verilog/pixl/pixl.xml" --I "/home/simon/src/verilog/pixl"