// Seed: 96125375
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    .id_9(id_7),
    id_8
);
  output wire id_8;
  output tri0 id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout uwire id_1;
  assign id_7 = id_6#(
      .id_2(1),
      .id_3(-1),
      .id_2('h0),
      .id_4(-1'b0),
      .id_3(-1)
  ) !== id_9;
  wire id_10;
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri id_6,
    input tri id_7,
    input tri id_8,
    output tri0 id_9,
    input uwire id_10,
    inout supply1 id_11,
    output wor id_12,
    output supply1 id_13,
    output supply1 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
