// Seed: 1143460762
module module_0 (
    input  tri1 id_0,
    output tri  id_1
);
  wire id_3;
endmodule
program module_1 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    input tri void id_3,
    output tri0 id_4,
    inout tri1 id_5,
    output tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    output wor id_12,
    input wire id_13,
    output supply1 id_14,
    output logic id_15,
    input tri0 id_16
);
  assign id_12 = id_7;
  wire id_18;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  assign modCall_1.id_1 = 0;
  assign id_15 = 1;
  assign id_9 = 1 || -1;
  assign id_12 = -1'b0;
  always id_15 <= -1;
  assign id_6 = id_5 + id_3 & (1'h0);
endmodule
