[{"DBLP title": "Schmitt Trigger-Based Key Provisioning for Locking Analog/RF Integrated Circuits.", "DBLP authors": ["Adriana C. Sanabria-Borbon", "Nithyashankari Gummidipoondi Jayasankaran", "S. Y. Lee", "Edgar S\u00e1nchez-Sinencio", "J. Hu", "Jeyavijayan J. V. Rajendran"], "year": 2020, "MAG papers": [{"PaperId": 3121322901, "PaperTitle": "schmitt trigger based key provisioning for locking analog rf integrated circuits", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 6.0}}], "source": "ES"}, {"DBLP title": "BISTLock: Efficient IP Piracy Protection using BIST.", "DBLP authors": ["Siyuan Chen", "Jinwook Jung", "Peilin Song", "Krishnendu Chakrabarty", "Gi-Joon Nam"], "year": 2020, "MAG papers": [{"PaperId": 3124466062, "PaperTitle": "bistlock efficient ip piracy protection using bist", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 2.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "LAIDAR: Learning for Accuracy and Ideal Diagnostic Resolution.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "R. D. Shawn Blanton"], "year": 2020, "MAG papers": [{"PaperId": 3124826750, "PaperTitle": "laidar learning for accuracy and ideal diagnostic resolution", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Wafer Level Stress: Enabling Zero Defect Quality for Automotive Microcontrollers without Package Burn-In.", "DBLP authors": ["Chen He", "Yanyao Yu"], "year": 2020, "MAG papers": [{"PaperId": 3124406777, "PaperTitle": "wafer level stress enabling zero defect quality for automotive microcontrollers without package burn in", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Knowledge Transfer for Diagnosis Outcome Preview with Limited Data.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "R. D. Shawn Blanton"], "year": 2020, "MAG papers": [{"PaperId": 3123629228, "PaperTitle": "knowledge transfer for diagnosis outcome preview with limited data", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Concurrent Detection of Failures in GPU Control Logic for Reliable Parallel Computing.", "DBLP authors": ["Hiroaki Itsuji", "Takumi Uezono", "Tadanobu Toba", "Kojiro Ito", "Masanori Hashimoto"], "year": 2020, "MAG papers": [{"PaperId": 3124815710, "PaperTitle": "concurrent detection of failures in gpu control logic for reliable parallel computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"osaka university": 2.0, "hitachi": 3.0}}], "source": "ES"}, {"DBLP title": "Rapid PLL Monitoring By A Novel min-MAX Time-to-Digital Converter.", "DBLP authors": ["Wei-Hao Chen", "Chu-Chun Hsu", "Shi-Yu Huang"], "year": 2020, "MAG papers": [{"PaperId": 3123493989, "PaperTitle": "rapid pll monitoring by a novel min max time to digital converter", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "MBIST Supported Multi Step Trim for Reliable eMRAM Sensing.", "DBLP authors": ["Jongsin Yun", "Benoit Nadeau-Dostie", "Martin Keim", "Lori Schramm", "Cyrille Dray", "El Mehdi Boujamaa", "Khushal Gelda"], "year": 2020, "MAG papers": [{"PaperId": 3125270963, "PaperTitle": "mbist supported multi step trim for reliable emram sensing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 4.0}}], "source": "ES"}, {"DBLP title": "Prediction of Test Pattern Count and Test Data Volume for Scan Architectures under Different Input Channel Configurations.", "DBLP authors": ["Fong-Jyun Tsai", "Chong-Siao Ye", "Kuen-Jong Lee", "Shi-Xuan Zheng", "Yu Huang", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Mark Kassab", "Janusz Rajski", "Chen Wang", "Justyna Zawada"], "year": 2020, "MAG papers": [{"PaperId": 3121464923, "PaperTitle": "prediction of test pattern count and test data volume for scan architectures under different input channel configurations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 5.0, "national cheng kung university": 5.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Data-driven fault model development for superconducting logic.", "DBLP authors": ["Mingye Li", "Fangzhou Wang", "Sandeep K. Gupta"], "year": 2020, "MAG papers": [{"PaperId": 3124399076, "PaperTitle": "data driven fault model development for superconducting logic", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "A Deep Learning-Based Screening Method for Improving the Quality and Reliability of Integrated Passive Devices.", "DBLP authors": ["Chien-Hui Chuang", "Kuan-Wei Hou", "Cheng-Wen Wu", "Mincent Lee", "Chia-Heng Tsai", "Hao Chen", "Min-Jer Wang"], "year": 2020, "MAG papers": [{"PaperId": 2986761869, "PaperTitle": "a deep learning based screening method for improving the quality and reliability of integrated passive devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 3.0, "tsmc": 4.0}}], "source": "ES"}, {"DBLP title": "SPARTA: A Laser Probing Approach for Trojan Detection.", "DBLP authors": ["Andrew Stern", "Dhwani Mehta", "Shahin Tajik", "Farimah Farahmandi", "Mark Mohammad Tehranipoor"], "year": 2020, "MAG papers": [{"PaperId": 3121800955, "PaperTitle": "sparta a laser probing approach for trojan detection", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware IP Protection Using Logic Encryption and Watermarking.", "DBLP authors": ["Rajit Karmakar", "Santanu Chattopadhyay"], "year": 2020, "MAG papers": [{"PaperId": 3124356910, "PaperTitle": "hardware ip protection using logic encryption and watermarking", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "Stress, Test, and Simulation of Analog IOs on Automotive ICs.", "DBLP authors": ["Chen He", "Stephen Traynor", "Gayathri Bhagavatheeswaran", "Hector Sanchez"], "year": 2020, "MAG papers": [{"PaperId": 3125029171, "PaperTitle": "stress test and simulation of analog ios on automotive ics", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 4.0}}], "source": "ES"}, {"DBLP title": "Advanced Outlier Detection Using Unsupervised Learning for Screening Potential Customer Returns.", "DBLP authors": ["Hanbin Hu", "Nguyen Nguyen", "Chen He", "Peng Li"], "year": 2020, "MAG papers": [{"PaperId": 3121941635, "PaperTitle": "advanced outlier detection using unsupervised learning for screening potential customer returns", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 2.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Robust DfT Techniques for Built-in Fault Detection in Operational Amplifiers with High Coverage.", "DBLP authors": ["Marampally Saikiran", "Mona Ganji", "Degang Chen"], "year": 2020, "MAG papers": [{"PaperId": 3124483665, "PaperTitle": "robust dft techniques for built in fault detection in operational amplifiers with high coverage", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "Security Preserving Integration and Resynthesis of Reconfigurable Scan Networks.", "DBLP authors": ["Natalia Lylina", "Ahmed Atteya", "Chih-Hao Wang", "Hans-Joachim Wunderlich"], "year": 2020, "MAG papers": [{"PaperId": 3124077682, "PaperTitle": "security preserving integration and resynthesis of reconfigurable scan networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of stuttgart": 3.0, "national sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "qATG: Automatic Test Generation for Quantum Circuits.", "DBLP authors": ["Chen-Hung Wu", "Cheng-Yun Hsieh", "Jiun-Yun Li", "James Chien-Mo Li"], "year": 2020, "MAG papers": [{"PaperId": 3123860857, "PaperTitle": "qatg automatic test generation for quantum circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Concurrent Error Detection in Embedded Digital Control of Nonlinear Autonomous Systems Using Adaptive State Space Checks.", "DBLP authors": ["Md Imran Momtaz", "Chandramouli N. Amarnath", "Abhijit Chatterjee"], "year": 2020, "MAG papers": [{"PaperId": 3124820095, "PaperTitle": "concurrent error detection in embedded digital control of nonlinear autonomous systems using adaptive state space checks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Quick Analyses for Improving Reliability and Functional Safety of Mixed-Signal ICs.", "DBLP authors": ["Stephen Sunter", "Michal Wolinski", "Anthony Coyette", "Ronny Vanhooren", "Wim Dobbelaere", "Nektar Xama", "Jhon Gomez", "Georges G. E. Gielen"], "year": 2020, "MAG papers": [{"PaperId": 3122148898, "PaperTitle": "quick analyses for improving reliability and functional safety of mixed signal ics", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 3.0, "on semiconductor": 3.0, "siemens": 2.0}}], "source": "ES"}, {"DBLP title": "Assuring Security and Reliability of Emerging Non-Volatile Memories.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2020, "MAG papers": [{"PaperId": 3124263145, "PaperTitle": "assuring security and reliability of emerging non volatile memories", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "IJTAG Through a Two-Pin Chip Interface.", "DBLP authors": ["Manu Baby", "Bernd B\u00fcttner", "Piet Engelke", "Ulrike Pfannkuchen", "Reinhard Meier", "Jonathan Gaudet", "J.-F. C\u00f4t\u00e9", "Givargis Danialy", "Martin Keim", "Lori Schramm"], "year": 2020, "MAG papers": [{"PaperId": 3121499210, "PaperTitle": "ijtag through a two pin chip interface", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 4.0, "siemens": 6.0}}], "source": "ES"}, {"DBLP title": "Streaming Scan Network (SSN): An Efficient Packetized Data Network for Testing of Complex SoCs.", "DBLP authors": ["Jean-Fran\u00e7ois C\u00f4t\u00e9", "Mark Kassab", "Wojciech Janiszewski", "Ricardo Rodrigues", "Reinhard Meier", "Bartosz Kaczmarek", "Peter Orlando", "Geir Eide", "Janusz Rajski", "Glenn Col\u00f3n-Bonet", "Naveen Mysore", "Ya Yin", "Pankaj Pant"], "year": 2020, "MAG papers": [{"PaperId": 3125147644, "PaperTitle": "streaming scan network ssn an efficient packetized data network for testing of complex socs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 9.0, "intel": 4.0}}], "source": "ES"}, {"DBLP title": "Logic Fault Diagnosis of Hidden Delay Defects.", "DBLP authors": ["Stefan Holst", "Matthias Kampmann", "Alexander Sprenger", "Jan Dennis Reimer", "Sybille Hellebrand", "Hans-Joachim Wunderlich", "Xiaoqing Wen"], "year": 2020, "MAG papers": [{"PaperId": 3088067856, "PaperTitle": "logic fault diagnosis of hidden delay defects", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of stuttgart": 1.0, "university of paderborn": 4.0, "kyushu institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-Effective Test Method for screening out Unexpected Failure in High Speed Serial Interface IPs.", "DBLP authors": ["Sang-Uck Ahn", "Beom-Kyu Seo", "Hyun-Woo Kim", "Yeoun-Sook Shin", "Hyung-Tae Kim", "Ghil-Geun Oh", "Young-Dae Kim"], "year": 2020, "MAG papers": [{"PaperId": 3124032009, "PaperTitle": "cost effective test method for screening out unexpected failure in high speed serial interface ips", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 7.0}}], "source": "ES"}, {"DBLP title": "Improved Chain Diagnosis Methodology for Clock and Control Signal Defect Identification.", "DBLP authors": ["Bharath Nandakumar", "Sameer Chillarige", "Anil Malik", "Atul Chabbra", "Nicholai L&apos Esperance", "Robert Redburn"], "year": 2020, "MAG papers": [{"PaperId": 3122489736, "PaperTitle": "improved chain diagnosis methodology for clock and control signal defect identification", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0, "cadence design systems": 4.0}}], "source": "ES"}, {"DBLP title": "TestDNA-E: Wafer Defect Signature for Pattern Recognition by Ensemble Learning.", "DBLP authors": ["Leon Li-Yang Chen", "Katherine Shu-Min Li", "Ken Chau-Cheung Cheng", "Sying-Jyan Wang", "Andrew Yi-Ann Huang", "Leon Chou", "Nova Cheng-Yen Tsai", "Chen-Shiun Lee"], "year": 2020, "MAG papers": [{"PaperId": 3123177284, "PaperTitle": "testdna e wafer defect signature for pattern recognition by ensemble learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 1.0, "nxp semiconductors": 6.0, "national chung hsing university": 1.0}}], "source": "ES"}, {"DBLP title": "High Speed Serial Links Risk Assessment in Industrial Post-Silicon Validation Exploiting Machine Learning Techniques.", "DBLP authors": ["Cesar A. S\u00e1nchez-Mart\u00ednez", "Paulo L\u00f3pez-Meyer", "Esdras Ju\u00e1rez-Hern\u00e1ndez", "Aaron Desiga-Orenday", "Andr\u00e9s Viveros-Wacher"], "year": 2020, "MAG papers": [{"PaperId": 3121331534, "PaperTitle": "high speed serial links risk assessment in industrial post silicon validation exploiting machine learning techniques", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "On the Measurement of Safe Fault Failure Rates in High-Performance Compute Processors.", "DBLP authors": ["Richard Bramley", "Yanxiang Huang", "Guangshan Duan", "Nirmal R. Saxena", "Paul Racunas"], "year": 2020, "MAG papers": [{"PaperId": 3121343024, "PaperTitle": "on the measurement of safe fault failure rates in high performance compute processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 5.0}}], "source": "ES"}, {"DBLP title": "SAT-ATPG Generated Multi-Pattern Scan Tests for Cell Internal Defects: Coverage Analysis for Resistive Opens and Shorts.", "DBLP authors": ["Sujay Pandey", "Zhiwei Liao", "Shreyas Nandi", "Sanya Gupta", "Suriyaprakash Natarajan", "Arani Sinha", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2020, "MAG papers": [{"PaperId": 3124612390, "PaperTitle": "sat atpg generated multi pattern scan tests for cell internal defects coverage analysis for resistive opens and shorts", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"auburn university": 1.0, "intel": 2.0, "georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Cross-PUF Attacks on Arbiter-PUFs through their Power Side-Channel.", "DBLP authors": ["Trevor Kroeger", "Wei Cheng", "Sylvain Guilley", "Jean-Luc Danger", "Naghmeh Karimi"], "year": 2020, "MAG papers": [{"PaperId": 3125150533, "PaperTitle": "cross puf attacks on arbiter pufs through their power side channel", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland baltimore county": 2.0, "telecom paristech": 2.0}}], "source": "ES"}, {"DBLP title": "Die-to-Die Testing and ECC Error Mitigation in Automotive and Industrial Safety Applications.", "DBLP authors": ["Gabriele Boschi", "Elisa Spano", "Hayk T. Grigoryan", "Arun Kumar", "Gurgen Harutyunyan"], "year": 2020, "MAG papers": [{"PaperId": 3123527563, "PaperTitle": "die to die testing and ecc error mitigation in automotive and industrial safety applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 3.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Unleashing the Power of Anomaly Data for Soft Failure Predictive Analytics.", "DBLP authors": ["Fei Su", "Prashant Goteti", "Min Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3123542118, "PaperTitle": "unleashing the power of anomaly data for soft failure predictive analytics", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "High Defect-Density Yield Learning using Three-Dimensional Logic Test Chips.", "DBLP authors": ["Zeye Liu", "R. D. Shawn Blanton"], "year": 2020, "MAG papers": [{"PaperId": 3124698653, "PaperTitle": "high defect density yield learning using three dimensional logic test chips", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling Accuracy of Wideband Power Amplifiers with Memory effects via Measurements.", "DBLP authors": ["Wei Gao", "Tao Jing"], "year": 2020, "MAG papers": [{"PaperId": 3121525588, "PaperTitle": "modeling accuracy of wideband power amplifiers with memory effects via measurements", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northwest university": 2.0}}], "source": "ES"}, {"DBLP title": "A Learning-Based Cell-Aware Diagnosis Flow for Industrial Customer Returns.", "DBLP authors": ["S. Mhamdi", "P. Girard", "Arnaud Virazel", "Alberto Bosio", "A. Ladhar"], "year": 2020, "MAG papers": [{"PaperId": 3107248059, "PaperTitle": "a learning based cell aware diagnosis flow for industrial customer returns", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of montpellier": 3.0, "stmicroelectronics": 1.0, "ecole centrale de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "Flip-flops fanout splitting in scan designs.", "DBLP authors": ["Maxim Ladnushkin"], "year": 2020, "MAG papers": [{"PaperId": 3125862252, "PaperTitle": "flip flops fanout splitting in scan designs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modeling Novel Non-JTAG IEEE 1687-Like Architectures.", "DBLP authors": ["Mike Laisne", "Alfred L. Crouch", "Michele Portolan", "Martin Keim", "Hans Martin von Staudt", "M. Abdalwahab", "Bradford G. Van Treuren", "Jeff Rearick"], "year": 2020, "MAG papers": [{"PaperId": 3102431806, "PaperTitle": "modeling novel non jtag ieee 1687 like architectures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advanced micro devices": 1.0, "nxp semiconductors": 1.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "FAT: Training Neural Networks for Reliable Inference Under Hardware Faults.", "DBLP authors": ["Ussama Zahid", "Giulio Gambardella", "Nicholas J. Fraser", "Michaela Blott", "Kees A. Vissers"], "year": 2020, "MAG papers": [{"PaperId": 3100434865, "PaperTitle": "fat training neural networks for reliable inference under hardware faults", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xilinx": 5.0}}, {"PaperId": 3121542217, "PaperTitle": "fat training neural networks for reliable inference under hardware faults", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xilinx": 5.0}}], "source": "ES"}, {"DBLP title": "Machine Intelligence for Efficient Test Pattern Generation.", "DBLP authors": ["Soham Roy", "Spencer K. Millican", "Vishwani D. Agrawal"], "year": 2020, "MAG papers": [{"PaperId": 3124695806, "PaperTitle": "machine intelligence for efficient test pattern generation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"auburn university": 3.0}}], "source": "ES"}, {"DBLP title": "Fast Bring-Up of an AI SoC through IEEE 1687 Integrating Embedded TAPs and IEEE 1500 Interfaces.", "DBLP authors": ["Haiying Ma", "Ligang Lu", "Haitao Qian", "Jing Han", "Xin Wen", "Fanjin Meng", "Rahul Singhal", "Martin Keim", "Yu Huang", "Wu Yang"], "year": 2020, "MAG papers": [{"PaperId": 3122982065, "PaperTitle": "fast bring up of an ai soc through ieee 1687 integrating embedded taps and ieee 1500 interfaces", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 6.0}}], "source": "ES"}, {"DBLP title": "Methods for Susceptibility Analysis of Logic Gates in the Presence of Single Event Transients.", "DBLP authors": ["Rafael B. Schvittz", "Paulo F. Butzen", "Leomar S. da Rosa"], "year": 2020, "MAG papers": [{"PaperId": 3123856488, "PaperTitle": "methods for susceptibility analysis of logic gates in the presence of single event transients", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 1.0, "university of rio grande": 1.0}}], "source": "ES"}, {"DBLP title": "Machine Learning based Performance Prediction of Microcontrollers using Speed Monitors.", "DBLP authors": ["Riccardo Cantoro", "Martin Huch", "Tobias Kilian", "Raffaele Martone", "Ulf Schlichtmann", "Giovanni Squillero"], "year": 2020, "MAG papers": [{"PaperId": 3122821473, "PaperTitle": "machine learning based performance prediction of microcontrollers using speed monitors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 2.0, "polytechnic university of turin": 3.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Learning A Wafer Feature With One Training Sample.", "DBLP authors": ["Yueling Jenny Zeng", "Li-C. Wang", "Chuanhe Jay Shan", "Nik Sumikawa"], "year": 2020, "MAG papers": [{"PaperId": 3123177384, "PaperTitle": "learning a wafer feature with one training sample", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Selecting Close-to-Functional Path Delay Faults for Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "MAG papers": [{"PaperId": 3125797196, "PaperTitle": "selecting close to functional path delay faults for test generation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Design Optimization for N-port RF Network Reflectometers under Noise and Gain Imperfections.", "DBLP authors": ["Muslum Emir Avci", "Sule Ozev"], "year": 2020, "MAG papers": [{"PaperId": 3124983342, "PaperTitle": "design optimization for n port rf network reflectometers under noise and gain imperfections", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Proactive Supply Noise Mitigation with Low-Latency Minor Voltage Regulator and Lightweight Current Prediction.", "DBLP authors": ["Jun Chen", "Masanori Hashimoto"], "year": 2020, "MAG papers": [{"PaperId": 3121462630, "PaperTitle": "proactive supply noise mitigation with low latency minor voltage regulator and lightweight current prediction", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"osaka university": 2.0}}], "source": "ES"}, {"DBLP title": "Characterization, Modeling and Test of Synthetic Anti-Ferromagnet Flip Defect in STT-MRAMs.", "DBLP authors": ["Lizhou Wu", "Siddharth Rao", "Mottaqiallah Taouil", "Erik Jan Marinissen", "Gouri Sankar Kar", "Said Hamdioui"], "year": 2020, "MAG papers": [{"PaperId": 3121377334, "PaperTitle": "characterization modeling and test of synthetic anti ferromagnet flip defect in stt mrams", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"delft university of technology": 3.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Online Fault Detection in ReRAM-Based Computing Systems by Monitoring Dynamic Power Consumption.", "DBLP authors": ["Mengyun Liu", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [{"PaperId": 3125249867, "PaperTitle": "online fault detection in reram based computing systems by monitoring dynamic power consumption", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "New Perspectives on Core In-field Path Delay Test.", "DBLP authors": ["Riccardo Cantoro", "Dario Foti", "Sandro Sartoni", "Matteo Sonza Reorda", "Lorena Anghel", "Michele Portolan"], "year": 2020, "MAG papers": [{"PaperId": 3123178073, "PaperTitle": "new perspectives on core in field path delay test", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 4.0, "centre national de la recherche scientifique": 2.0}}], "source": "ES"}, {"DBLP title": "At-speed DfT Architecture for Bundled-data Design.", "DBLP authors": ["Ricardo Aquino Guazzelli", "Laurent Fesquet"], "year": 2020, "MAG papers": [{"PaperId": 3126000872, "PaperTitle": "at speed dft architecture for bundled data design", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"centre national de la recherche scientifique": 2.0}}], "source": "ES"}, {"DBLP title": "Using Volume Cell-aware Diagnosis Results to Improve Physical Failure Analysis Efficiency.", "DBLP authors": ["Hanson Peng", "Mao-Yuan Hsia", "Man-Ting Pang", "I.-Y. Chang", "Jeff Fan", "Huaxing Tang", "Manish Sharma", "Wu Yang"], "year": 2020, "MAG papers": [{"PaperId": 3123514505, "PaperTitle": "using volume cell aware diagnosis results to improve physical failure analysis efficiency", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 4.0}}], "source": "ES"}, {"DBLP title": "Automating Design For Yield: Silicon Learning to Predictive Models and Design Optimization.", "DBLP authors": ["Srikanth Venkat Raman", "Pongpachara Limpisathian", "Pascal Meinerzhagen", "Suriyaprakash Natarajan", "Eric Yang"], "year": 2020, "MAG papers": [{"PaperId": 3125127103, "PaperTitle": "automating design for yield silicon learning to predictive models and design optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Automated Assertion Generation from Natural Language Specifications.", "DBLP authors": ["Steven J. Frederiksen", "John Aromando", "Michael S. Hsiao"], "year": 2020, "MAG papers": [{"PaperId": 3123567287, "PaperTitle": "automated assertion generation from natural language specifications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "Test Challenges of Intel IA Cores.", "DBLP authors": ["Uri Shpiro", "Khen Wee", "Kun-Han Tsai", "Justyna Zawada", "Xijiang Lin"], "year": 2020, "MAG papers": [{"PaperId": 3123829610, "PaperTitle": "test challenges of intel ia cores", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 3.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "X-Tolerant Tunable Compactor for In-System Test.", "DBLP authors": ["Yingdi Liu", "Sylwester Milewski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Bartosz Wldarczak"], "year": 2020, "MAG papers": [{"PaperId": 3124468902, "PaperTitle": "x tolerant tunable compactor for in system test", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 6.0, "poznan university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Industrial Application of IJTAG Standards to the Test of Big-A/little-d devices.", "DBLP authors": ["Hans Martin von Staudt", "Mohamed Anas Benhebibi", "Jeff Rearick", "Michael Laisne"], "year": 2020, "MAG papers": [{"PaperId": 3122788859, "PaperTitle": "industrial application of ijtag standards to the test of big a little d devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advanced micro devices": 1.0, "dialog semiconductor germany": 2.0}}], "source": "ES"}, {"DBLP title": "Unsupervised Root-Cause Analysis for Integrated Systems.", "DBLP authors": ["Renjian Pan", "Zhaobo Zhang", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2020, "MAG papers": [{"PaperId": 3122878788, "PaperTitle": "unsupervised root cause analysis for integrated systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Automated Socket Anomaly Detection through Deep Learning.", "DBLP authors": ["Nidhi Agrawal", "Min-Jian Yang", "Constantinos Xanthopoulos", "Vijayakumar Thangamariappan", "Joe Xiao", "Chee-Wah Ho", "Keith Schaub", "Ira Leventhal"], "year": 2020, "MAG papers": [{"PaperId": 3121447847, "PaperTitle": "automated socket anomaly detection through deep learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast EVM Tuning of MIMO Wireless Systems Using Collaborative Parallel Testing and Implicit Reward Driven Learning.", "DBLP authors": ["Suhasini Komarraju", "Abhijit Chatterjee"], "year": 2020, "MAG papers": [{"PaperId": 3123204608, "PaperTitle": "fast evm tuning of mimo wireless systems using collaborative parallel testing and implicit reward driven learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Functional Test Sequences for Inducing Voltage Droops in a Multi-Threaded Processor.", "DBLP authors": ["Vijay Kiran Kalyanam", "Eric Mahurin", "Michael Spence", "Jacob A. Abraham"], "year": 2020, "MAG papers": [{"PaperId": 3124470033, "PaperTitle": "functional test sequences for inducing voltage droops in a multi threaded processor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"qualcomm": 3.0}}], "source": "ES"}, {"DBLP title": "Functional Criticality Classification of Structural Faults in AI Accelerators.", "DBLP authors": ["Arjun Chaudhuri", "Jonti Talukdar", "Fei Su", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [{"PaperId": 3126059759, "PaperTitle": "functional criticality classification of structural faults in ai accelerators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0, "duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Fail Memory Configuration Set for RA Estimation.", "DBLP authors": ["Hayoung Lee", "Keewon Cho", "Sungho Kang", "Wooheon Kang", "Seungtaek Lee", "Woosik Jeong"], "year": 2020, "MAG papers": [{"PaperId": 3123810022, "PaperTitle": "fail memory configuration set for ra estimation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sk hynix": 3.0, "yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "A Unified Method of Designing Signature Analyzers for Digital and Mixed-Signal Circuits Testing.", "DBLP authors": ["Vadim Geurkov", "Lev Kirischian"], "year": 2020, "MAG papers": [{"PaperId": 3124418772, "PaperTitle": "a unified method of designing signature analyzers for digital and mixed signal circuits testing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ryerson university": 2.0}}], "source": "ES"}, {"DBLP title": "Test and Diagnosis Solution for Functional Safety.", "DBLP authors": ["M. Casarsa", "Gurgen Harutyunyan", "Yervant Zorian"], "year": 2020, "MAG papers": [{"PaperId": 3123428779, "PaperTitle": "test and diagnosis solution for functional safety", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 2.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Multi-Level Access Protection for Future IEEE P1687.1 IJTAG Networks.", "DBLP authors": ["David Brauchler", "Jennifer Dworak"], "year": 2020, "MAG papers": [{"PaperId": 3125823399, "PaperTitle": "multi level access protection for future ieee p1687 1 ijtag networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southern methodist university": 2.0}}], "source": "ES"}, {"DBLP title": "Introduction to Quantum Computation Reliability.", "DBLP authors": ["Mitchell A. Thornton"], "year": 2020, "MAG papers": [{"PaperId": 3122626069, "PaperTitle": "introduction to quantum computation reliability", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southern methodist university": 1.0}}], "source": "ES"}, {"DBLP title": "A Weak Asynchronous RESet (ARES) PUF Using Start-up Characteristics of Null Conventional Logic Gates.", "DBLP authors": ["Sreeja Chowdhury", "Rabin Yu Acharya", "William Boullion", "Andrew Felder", "Mark Howard", "Jia Di", "Domenic Forte"], "year": 2020, "MAG papers": [{"PaperId": 3124645152, "PaperTitle": "a weak asynchronous reset ares puf using start up characteristics of null conventional logic gates", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of arkansas": 4.0, "university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Novel Eye Diagram Estimation Technique to Assess Signal Integrity in High-Speed Memory Test.", "DBLP authors": ["Youngsu Oh", "Dongmin Han", "Byeongseon Go", "Seungtaek Lee", "Woosik Jeong"], "year": 2020, "MAG papers": [{"PaperId": 3121249265, "PaperTitle": "novel eye diagram estimation technique to assess signal integrity in high speed memory test", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sk hynix": 5.0}}], "source": "ES"}, {"DBLP title": "Memory repair logic sharing techniques and their impact on yield.", "DBLP authors": ["Benoit Nadeau-Dostie", "Luc Romain"], "year": 2020, "MAG papers": [{"PaperId": 3121313763, "PaperTitle": "memory repair logic sharing techniques and their impact on yield", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 2.0}}], "source": "ES"}, {"DBLP title": "Digital Design Techniques for Dependable High Performance Computing.", "DBLP authors": ["Sarah Azimi", "Luca Sterpone"], "year": 2020, "MAG papers": [{"PaperId": 3122141613, "PaperTitle": "digital design techniques for dependable high performance computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}]