Analysis & Synthesis report for sdram_ov7670_vga
Mon Sep 12 09:07:48 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Sep 12 09:07:48 2016         ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; sdram_ov7670_vga                          ;
; Top-level Entity Name              ; sdram_ov7670_vga                          ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; sdram_ov7670_vga   ; sdram_ov7670_vga   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Sep 12 09:07:47 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga -c sdram_ov7670_vga
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_ov5640_vga.v
    Info (12023): Found entity 1: sdram_ov5640_vga
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/reg_config.v
    Info (12023): Found entity 1: reg_config
Warning (10229): Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/power_on_delay.v
    Info (12023): Found entity 1: power_on_delay
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/i2c_com.v
    Info (12023): Found entity 1: i2c_com
Info (12021): Found 2 design units, including 2 entities, in source file src/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
    Info (12023): Found entity 2: system_delay
Info (12021): Found 1 design units, including 1 entities, in source file src/key_down_scan.v
    Info (12023): Found entity 1: key_down_scan
Info (12021): Found 1 design units, including 1 entities, in source file src/alpha_control.v
    Info (12023): Found entity 1: alpha_control
Info (12021): Found 1 design units, including 1 entities, in source file src/seg7_lut.v
    Info (12023): Found entity 1: Seg7_lut
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_vga_top.v
    Info (12023): Found entity 1: sdram_vga_top
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdbank_switch.v
    Info (12023): Found entity 1: sdbank_switch
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
    Info (12023): Found entity 1: sdram_2fifo_top
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file core/vip_rom.v
    Info (12023): Found entity 1: vip_rom
Info (12021): Found 1 design units, including 1 entities, in source file core/osd_rom.v
    Info (12023): Found entity 1: osd_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_display.v
    Info (12023): Found entity 1: lcd_display
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_top.v
    Info (12023): Found entity 1: lcd_top
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/cmos_capture.v
    Info (12023): Found entity 1: CMOS_Capture
Warning (10274): Verilog HDL macro warning at data_generate.v(40): overriding existing definition for macro "ROYAL", which was defined in "../src/sdram_vga_ip/lcd_ip/lcd_display.v", line 38
Info (12021): Found 1 design units, including 1 entities, in source file src/data_generate.v
    Info (12023): Found entity 1: data_generate
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing
Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing
Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing
Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing
Info (12021): Found 2 design units, including 1 entities, in source file pll_64.vhd
    Info (12022): Found design unit 1: pll_64-SYN
    Info (12023): Found entity 1: pll_64
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov5640_vga.v(46): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov5640_vga.v(85): created implicit net for "Config_Done"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(30): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(33): created implicit net for "tr_end"
Error (12007): Top-level design entity "sdram_ov7670_vga" is undefined
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 21 warnings
    Error: Peak virtual memory: 471 megabytes
    Error: Processing ended: Mon Sep 12 09:07:48 2016
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


