$date
	Sun Oct 23 07:42:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#96028
b10100 !
1"
#96030
b10100 &
b10100 %
1$
#96031
0"
#96034
b1010 &
b1010 %
#96038
b101 &
b101 %
#96042
b10000 &
b10000 %
#96046
b1000 &
b1000 %
#96050
b100 &
b100 %
#96054
b10 &
b10 %
#96058
b1 &
b1 %
1#
#96062
b0 &
0#
b0 %
0$
#1135657
b10001 !
1"
#1135658
b10001 &
b10001 %
1$
#1135659
0"
#1135662
b110100 &
b110100 %
#1135666
b11010 &
b11010 %
#1135670
b1101 &
b1101 %
#1135674
b101000 &
b101000 %
#1135678
b10100 &
b10100 %
#1135682
b1010 &
b1010 %
#1135686
b101 &
b101 %
#1135690
b10000 &
b10000 %
#1135694
b1000 &
b1000 %
#1135698
b100 &
b100 %
#1135702
b10 &
b10 %
#1135706
b1 &
b1 %
1#
#1135710
b0 &
0#
b0 %
0$
#2099548
b1 !
1"
#2099550
b1 &
b1 %
1$
#2099551
0"
#2099554
1#
#2099558
b0 &
0#
b0 %
0$
#4500012
