<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >tpu_inst|norm33</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|norm32</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|norm31</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|norm30</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[3].gen_col[3].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[3].gen_col[2].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[3].gen_col[1].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[3].gen_col[0].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[2].gen_col[3].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[2].gen_col[2].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[2].gen_col[1].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[2].gen_col[0].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[1].gen_col[3].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[1].gen_col[2].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[1].gen_col[1].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[1].gen_col[0].mac_instance</TD>
<TD >75</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[0].gen_col[3].mac_instance</TD>
<TD >75</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >72</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[0].gen_col[2].mac_instance</TD>
<TD >75</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >72</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[0].gen_col[1].mac_instance</TD>
<TD >75</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >72</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst|gen_row[0].gen_col[0].mac_instance</TD>
<TD >75</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >72</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tpu_inst</TD>
<TD >129</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >224</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >controller_inst</TD>
<TD >3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >RAM_inst|altsyncram_component|auto_generated</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >RAM_inst</TD>
<TD >16</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >8</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
