$date
	Sat Jul  5 21:14:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_mem_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 12 " addr [11:0] $end
$var reg 1 # clk $end
$var reg 1 $ we $end
$var reg 32 % write_data [31:0] $end
$scope module uut $end
$var wire 12 & addr [11:0] $end
$var wire 1 # clk $end
$var wire 1 $ we $end
$var wire 32 ' write_data [31:0] $end
$var reg 32 ( read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b11011110101011011011111011101111 '
b1 &
b11011110101011011011111011101111 %
1$
0#
b1 "
bx !
$end
#5000
1#
#10000
0#
0$
#15000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 (
1#
#20000
0#
