INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:18:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.225ns (41.247%)  route 3.169ns (58.753%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2421, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X21Y63         FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.434     1.140    mulf0/operator/sticky_c2
    SLICE_X22Y64         LUT6 (Prop_lut6_I4_O)        0.120     1.260 r  mulf0/operator/newY_c1[4]_i_10/O
                         net (fo=1, routed)           0.095     1.355    mulf0/operator/newY_c1[4]_i_10_n_0
    SLICE_X22Y64         LUT6 (Prop_lut6_I3_O)        0.043     1.398 r  mulf0/operator/newY_c1[4]_i_6/O
                         net (fo=1, routed)           0.163     1.562    mulf0/operator/newY_c1[4]_i_6_n_0
    SLICE_X23Y63         LUT5 (Prop_lut5_I1_O)        0.043     1.605 r  mulf0/operator/newY_c1[4]_i_5/O
                         net (fo=1, routed)           0.000     1.605    mulf0/operator/RoundingAdder/S[0]
    SLICE_X23Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.856 r  mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.856    mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4_n_0
    SLICE_X23Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.905 r  mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.905    mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4_n_0
    SLICE_X23Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.954 r  mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.954    mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4_n_0
    SLICE_X23Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.003 r  mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.003    mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4_n_0
    SLICE_X23Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.052 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.052    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4_n_0
    SLICE_X23Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.101 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.101    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2_n_0
    SLICE_X23Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.150 r  mulf0/operator/RoundingAdder/expX_c1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.150    mulf0/operator/RoundingAdder/expX_c1_reg[4]_i_2_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.257 r  mulf0/operator/RoundingAdder/expX_c1_reg[7]_i_2/O[2]
                         net (fo=6, routed)           0.458     2.715    mulf0/operator/RoundingAdder/ip_result__0[30]
    SLICE_X20Y68         LUT4 (Prop_lut4_I2_O)        0.118     2.833 r  mulf0/operator/RoundingAdder/newY_c1[22]_i_14/O
                         net (fo=1, routed)           0.097     2.930    mulf0/operator/RoundingAdder/newY_c1[22]_i_14_n_0
    SLICE_X20Y68         LUT5 (Prop_lut5_I4_O)        0.043     2.973 r  mulf0/operator/RoundingAdder/newY_c1[22]_i_12/O
                         net (fo=33, routed)          0.442     3.415    mulf0/operator/RoundingAdder/newY_c1[22]_i_12_n_0
    SLICE_X26Y67         LUT4 (Prop_lut4_I3_O)        0.043     3.458 r  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_18/O
                         net (fo=1, routed)           0.341     3.799    mulf0/operator/RoundingAdder/mulf0_result[2]
    SLICE_X26Y67         LUT6 (Prop_lut6_I0_O)        0.043     3.842 r  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_8/O
                         net (fo=1, routed)           0.321     4.163    mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_8_n_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I3_O)        0.043     4.206 r  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_2/O
                         net (fo=4, routed)           0.095     4.301    control_merge1/tehb/control/excExpFracY_c0[22]
    SLICE_X27Y69         LUT6 (Prop_lut6_I5_O)        0.043     4.344 r  control_merge1/tehb/control/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.268     4.612    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X25Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.796 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.796    addf0/operator/ltOp_carry__2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.923 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.286     5.210    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.130     5.340 r  mulf0/operator/RoundingAdder/i__carry_i_3/O
                         net (fo=1, routed)           0.168     5.507    addf0/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X24Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.749 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.749    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X24Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.902 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.902    addf0/operator/expDiff_c0[5]
    SLICE_X24Y72         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=2421, unset)         0.483     5.683    addf0/operator/clk
    SLICE_X24Y72         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X24Y72         FDRE (Setup_fdre_C_D)        0.048     5.695    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                 -0.207    




