#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001bb3228a8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001bb32178770 .scope module, "tb" "tb" 3 21;
 .timescale -12 -12;
L_000001bb322a0300 .functor NOT 1, L_000001bb322f46f0, C4<0>, C4<0>, C4<0>;
L_000001bb322a0370 .functor XOR 1, L_000001bb322f4470, L_000001bb322f4ab0, C4<0>, C4<0>;
L_000001bb322a0530 .functor XOR 1, L_000001bb322a0370, L_000001bb322f4510, C4<0>, C4<0>;
v000001bb322f43d0_0 .net *"_ivl_10", 0 0, L_000001bb322f4510;  1 drivers
v000001bb322f4bf0_0 .net *"_ivl_12", 0 0, L_000001bb322a0530;  1 drivers
v000001bb322f4a10_0 .net *"_ivl_2", 0 0, L_000001bb322f45b0;  1 drivers
v000001bb322f4c90_0 .net *"_ivl_4", 0 0, L_000001bb322f4470;  1 drivers
v000001bb322f40b0_0 .net *"_ivl_6", 0 0, L_000001bb322f4ab0;  1 drivers
v000001bb322f4dd0_0 .net *"_ivl_8", 0 0, L_000001bb322a0370;  1 drivers
v000001bb322f4330_0 .var "clk", 0 0;
v000001bb322f4290_0 .net "d", 0 0, v000001bb322956c0_0;  1 drivers
v000001bb322f4f10_0 .net "ena", 0 0, v000001bb32295760_0;  1 drivers
v000001bb322f4150_0 .net "q_dut", 0 0, v000001bb322f4e70_0;  1 drivers
v000001bb322f4b50_0 .net "q_ref", 0 0, v000001bb322953f0_0;  1 drivers
v000001bb322f4d30_0 .var/2u "stats1", 159 0;
v000001bb322f4650_0 .var/2u "strobe", 0 0;
v000001bb322f4fb0_0 .net "tb_match", 0 0, L_000001bb322f46f0;  1 drivers
v000001bb322f41f0_0 .net "tb_mismatch", 0 0, L_000001bb322a0300;  1 drivers
L_000001bb322f45b0 .concat [ 1 0 0 0], v000001bb322953f0_0;
L_000001bb322f4470 .concat [ 1 0 0 0], v000001bb322953f0_0;
L_000001bb322f4ab0 .concat [ 1 0 0 0], v000001bb322f4e70_0;
L_000001bb322f4510 .concat [ 1 0 0 0], v000001bb322953f0_0;
L_000001bb322f46f0 .cmp/eeq 1, L_000001bb322f45b0, L_000001bb322a0530;
S_000001bb32178900 .scope module, "good1" "RefModule" 3 62, 4 2 0, S_000001bb32178770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /OUTPUT 1 "q";
v000001bb3217b7c0_0 .net "d", 0 0, v000001bb322956c0_0;  alias, 1 drivers
v000001bb32263810_0 .net "ena", 0 0, v000001bb32295760_0;  alias, 1 drivers
v000001bb322953f0_0 .var "q", 0 0;
E_000001bb3228f1f0 .event edge, v000001bb32263810_0, v000001bb3217b7c0_0;
S_000001bb32295490 .scope module, "stim1" "stimulus_gen" 3 57, 3 6 0, S_000001bb32178770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "ena";
v000001bb32295620_0 .net "clk", 0 0, v000001bb322f4330_0;  1 drivers
v000001bb322956c0_0 .var "d", 0 0;
v000001bb32295760_0 .var "ena", 0 0;
E_000001bb3228eaf0/0 .event negedge, v000001bb32295620_0;
E_000001bb3228eaf0/1 .event posedge, v000001bb32295620_0;
E_000001bb3228eaf0 .event/or E_000001bb3228eaf0/0, E_000001bb3228eaf0/1;
S_000001bb322a1c70 .scope module, "top_module1" "TopModule" 3 67, 5 3 0, S_000001bb32178770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /OUTPUT 1 "q";
v000001bb32295800_0 .net "d", 0 0, v000001bb322956c0_0;  alias, 1 drivers
v000001bb322a1e00_0 .net "ena", 0 0, v000001bb32295760_0;  alias, 1 drivers
v000001bb322f4e70_0 .var "q", 0 0;
S_000001bb322a1ea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 74, 3 74 0, S_000001bb32178770;
 .timescale -12 -12;
E_000001bb3228f5b0 .event edge, v000001bb322f4650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001bb322f4650_0;
    %nor/r;
    %assign/vec4 v000001bb322f4650_0, 0;
    %wait E_000001bb3228f5b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001bb32295490;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bb3228eaf0;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001bb32295760_0, 0;
    %assign/vec4 v000001bb322956c0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001bb32178900;
T_2 ;
    %wait E_000001bb3228f1f0;
    %load/vec4 v000001bb32263810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001bb3217b7c0_0;
    %store/vec4 v000001bb322953f0_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001bb322a1c70;
T_3 ;
    %wait E_000001bb3228f1f0;
    %load/vec4 v000001bb322a1e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001bb32295800_0;
    %store/vec4 v000001bb322f4e70_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bb32178770;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb322f4330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb322f4650_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001bb32178770;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001bb322f4330_0;
    %inv;
    %store/vec4 v000001bb322f4330_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001bb32178770;
T_6 ;
    %vpi_call/w 3 49 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000001, v000001bb32295620_0, v000001bb322f41f0_0, v000001bb322f4290_0, v000001bb322f4f10_0, v000001bb322f4b50_0, v000001bb322f4150_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001bb32178770;
T_7 ;
    %load/vec4 v000001bb322f4d30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 83 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001bb322f4d30_0, 64, 32>, &PV<v000001bb322f4d30_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 84 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 86 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001bb322f4d30_0, 128, 32>, &PV<v000001bb322f4d30_0, 0, 32> {0 0 0};
    %vpi_call/w 3 87 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 88 "$display", "Mismatches: %1d in %1d samples", &PV<v000001bb322f4d30_0, 128, 32>, &PV<v000001bb322f4d30_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001bb32178770;
T_8 ;
    %wait E_000001bb3228eaf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bb322f4d30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bb322f4d30_0, 4, 32;
    %load/vec4 v000001bb322f4fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001bb322f4d30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 99 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bb322f4d30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bb322f4d30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bb322f4d30_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001bb322f4b50_0;
    %load/vec4 v000001bb322f4b50_0;
    %load/vec4 v000001bb322f4150_0;
    %xor;
    %load/vec4 v000001bb322f4b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001bb322f4d30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bb322f4d30_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001bb322f4d30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bb322f4d30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bb32178770;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 111 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 112 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob028_m2014_q4a_test.sv";
    "dataset_code-complete-iccad2023/Prob028_m2014_q4a_ref.sv";
    "results\deepseek-r1_14b_0shot_temp0.0\Prob028_m2014_q4a/Prob028_m2014_q4a_sample01.sv";
