{
  "module_name": "gaudi2_security.c",
  "hash_id": "97fb124a3613ea1f5d610a1ec65a01c48618fc848a1a69a3d973a1379051088d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/gaudi2/gaudi2_security.c",
  "human_readable_source": "\n\n \n\n#include \"gaudi2P.h\"\n#include \"../include/gaudi2/asic_reg/gaudi2_regs.h\"\n\n#define UNSET_GLBL_SEC_BIT(array, b) ((array)[((b) / 32)] |= (1 << ((b) % 32)))\n\n#define SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_RD PDMA0_CORE_SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_RD_MASK\n#define SPECIAL_GLBL_ERR_CAUSE_APB_SEC_RD PDMA0_CORE_SPECIAL_GLBL_ERR_CAUSE_APB_SEC_RD_MASK\n#define SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_WR PDMA0_CORE_SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_WR_MASK\n#define SPECIAL_GLBL_ERR_CAUSE_APB_SEC_WR PDMA0_CORE_SPECIAL_GLBL_ERR_CAUSE_APB_SEC_WR_MASK\n#define SPECIAL_GLBL_ERR_CAUSE_EXT_SEC_WR PDMA0_CORE_SPECIAL_GLBL_ERR_CAUSE_EXT_SEC_WR_MASK\n#define SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_RD \\\n\t\tPDMA0_CORE_SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_RD_MASK\n#define SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_WR \\\n\t\tPDMA0_CORE_SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_WR_MASK\n#define SPECIAL_GLBL_ERR_CAUSE_EXT_UNMAPPED_WR \\\n\t\tPDMA0_CORE_SPECIAL_GLBL_ERR_CAUSE_EXT_UNMAPPED_WR_MASK\n\n \n#define SFT_NUM_OF_LBW_RTR\t\t1\n#define SFT_LBW_RTR_OFFSET\t\t0\n#define RR_LBW_LONG_MASK\t\t0x7FFFFFFull\n#define RR_LBW_SHORT_MASK\t\t0x7FFF000ull\n\n \n#define SFT_NUM_OF_HBW_RTR\t\t2\n#define RR_HBW_SHORT_LO_MASK\t\t0xFFFFFFFF000ull\n#define RR_HBW_SHORT_HI_MASK\t\t0xF00000000000ull\n#define RR_HBW_LONG_LO_MASK\t\t0xFFFFFFFF000ull\n#define RR_HBW_LONG_HI_MASK\t\t0xFFFFF00000000000ull\n\nstruct rr_config {\n\tu64 min;\n\tu64 max;\n\tu32 index;\n\tu8 type;\n};\n\nstruct gaudi2_atypical_bp_blocks {\n\tu32 mm_block_base_addr;\n\tu32 block_size;\n\tu32 glbl_sec_offset;\n\tu32 glbl_sec_length;\n};\n\nstatic const struct gaudi2_atypical_bp_blocks gaudi2_pb_dcr0_sm_objs = {\n\tmmDCORE0_SYNC_MNGR_OBJS_BASE,\n\t128 * 1024,\n\tSM_OBJS_PROT_BITS_OFFS,\n\t640\n};\n\nstatic const u32 gaudi2_pb_sft0[] = {\n\tmmSFT0_HBW_RTR_IF0_RTR_CTRL_BASE,\n\tmmSFT0_HBW_RTR_IF0_RTR_H3_BASE,\n\tmmSFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmSFT0_HBW_RTR_IF0_ADDR_DEC_HBW_BASE,\n\tmmSFT0_HBW_RTR_IF1_RTR_CTRL_BASE,\n\tmmSFT0_HBW_RTR_IF1_RTR_H3_BASE,\n\tmmSFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmSFT0_HBW_RTR_IF1_ADDR_DEC_HBW_BASE,\n\tmmSFT0_LBW_RTR_IF_RTR_CTRL_BASE,\n\tmmSFT0_LBW_RTR_IF_RTR_H3_BASE,\n\tmmSFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmSFT0_LBW_RTR_IF_ADDR_DEC_HBW_BASE,\n\tmmSFT0_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_hif[] = {\n\tmmDCORE0_HIF0_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_rtr0[] = {\n\tmmDCORE0_RTR0_CTRL_BASE,\n\tmmDCORE0_RTR0_H3_BASE,\n\tmmDCORE0_RTR0_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmDCORE0_RTR0_ADD_DEC_HBW_BASE,\n\tmmDCORE0_RTR0_BASE,\n\tmmDCORE0_RTR0_DBG_ADDR_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_hmmu0[] = {\n\tmmDCORE0_HMMU0_MMU_BASE,\n\tmmDCORE0_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmDCORE0_HMMU0_SCRAMB_OUT_BASE,\n\tmmDCORE0_HMMU0_STLB_BASE,\n};\n\nstatic const u32 gaudi2_pb_cpu_if[] = {\n\tmmCPU_IF_BASE,\n};\n\nstatic const u32 gaudi2_pb_cpu[] = {\n\tmmCPU_CA53_CFG_BASE,\n\tmmCPU_MSTR_IF_RR_SHRD_HBW_BASE,\n};\n\nstatic const u32 gaudi2_pb_kdma[] = {\n\tmmARC_FARM_KDMA_BASE,\n\tmmARC_FARM_KDMA_MSTR_IF_RR_SHRD_HBW_BASE,\n};\n\nstatic const u32 gaudi2_pb_pdma0[] = {\n\tmmPDMA0_CORE_BASE,\n\tmmPDMA0_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmPDMA0_QM_BASE,\n};\n\nstatic const u32 gaudi2_pb_pdma0_arc[] = {\n\tmmPDMA0_QM_ARC_AUX_BASE,\n};\n\nstatic const struct range gaudi2_pb_pdma0_arc_unsecured_regs[] = {\n\t{mmPDMA0_QM_ARC_AUX_RUN_HALT_REQ, mmPDMA0_QM_ARC_AUX_RUN_HALT_ACK},\n\t{mmPDMA0_QM_ARC_AUX_CLUSTER_NUM, mmPDMA0_QM_ARC_AUX_WAKE_UP_EVENT},\n\t{mmPDMA0_QM_ARC_AUX_ARC_RST_REQ, mmPDMA0_QM_ARC_AUX_CID_OFFSET_7},\n\t{mmPDMA0_QM_ARC_AUX_SCRATCHPAD_0, mmPDMA0_QM_ARC_AUX_INFLIGHT_LBU_RD_CNT},\n\t{mmPDMA0_QM_ARC_AUX_CBU_EARLY_BRESP_EN, mmPDMA0_QM_ARC_AUX_CBU_EARLY_BRESP_EN},\n\t{mmPDMA0_QM_ARC_AUX_LBU_EARLY_BRESP_EN, mmPDMA0_QM_ARC_AUX_LBU_EARLY_BRESP_EN},\n\t{mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_0, mmPDMA0_QM_ARC_AUX_DCCM_QUEUE_ALERT_MSG},\n\t{mmPDMA0_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_CNT, mmPDMA0_QM_ARC_AUX_QMAN_ARC_CQ_SHADOW_CI},\n\t{mmPDMA0_QM_ARC_AUX_ARC_AXI_ORDERING_WR_IF_CNT, mmPDMA0_QM_ARC_AUX_MME_ARC_UPPER_DCCM_EN},\n};\n\nstatic const u32 gaudi2_pb_pdma0_unsecured_regs[] = {\n\tmmPDMA0_CORE_CTX_AXUSER_HB_WR_REDUCTION,\n\tmmPDMA0_CORE_CTX_WR_COMP_ADDR_HI,\n\tmmPDMA0_CORE_CTX_WR_COMP_ADDR_LO,\n\tmmPDMA0_CORE_CTX_WR_COMP_WDATA,\n\tmmPDMA0_CORE_CTX_SRC_BASE_LO,\n\tmmPDMA0_CORE_CTX_SRC_BASE_HI,\n\tmmPDMA0_CORE_CTX_DST_BASE_LO,\n\tmmPDMA0_CORE_CTX_DST_BASE_HI,\n\tmmPDMA0_CORE_CTX_SRC_TSIZE_0,\n\tmmPDMA0_CORE_CTX_SRC_TSIZE_1,\n\tmmPDMA0_CORE_CTX_SRC_TSIZE_2,\n\tmmPDMA0_CORE_CTX_SRC_TSIZE_3,\n\tmmPDMA0_CORE_CTX_SRC_TSIZE_4,\n\tmmPDMA0_CORE_CTX_SRC_STRIDE_1,\n\tmmPDMA0_CORE_CTX_SRC_STRIDE_2,\n\tmmPDMA0_CORE_CTX_SRC_STRIDE_3,\n\tmmPDMA0_CORE_CTX_SRC_STRIDE_4,\n\tmmPDMA0_CORE_CTX_SRC_OFFSET_LO,\n\tmmPDMA0_CORE_CTX_SRC_OFFSET_HI,\n\tmmPDMA0_CORE_CTX_DST_TSIZE_0,\n\tmmPDMA0_CORE_CTX_DST_TSIZE_1,\n\tmmPDMA0_CORE_CTX_DST_TSIZE_2,\n\tmmPDMA0_CORE_CTX_DST_TSIZE_3,\n\tmmPDMA0_CORE_CTX_DST_TSIZE_4,\n\tmmPDMA0_CORE_CTX_DST_STRIDE_1,\n\tmmPDMA0_CORE_CTX_DST_STRIDE_2,\n\tmmPDMA0_CORE_CTX_DST_STRIDE_3,\n\tmmPDMA0_CORE_CTX_DST_STRIDE_4,\n\tmmPDMA0_CORE_CTX_DST_OFFSET_LO,\n\tmmPDMA0_CORE_CTX_DST_OFFSET_HI,\n\tmmPDMA0_CORE_CTX_COMMIT,\n\tmmPDMA0_CORE_CTX_CTRL,\n\tmmPDMA0_CORE_CTX_TE_NUMROWS,\n\tmmPDMA0_CORE_CTX_IDX,\n\tmmPDMA0_CORE_CTX_IDX_INC,\n\tmmPDMA0_QM_CQ_CFG0_0,\n\tmmPDMA0_QM_CQ_CFG0_1,\n\tmmPDMA0_QM_CQ_CFG0_2,\n\tmmPDMA0_QM_CQ_CFG0_3,\n\tmmPDMA0_QM_CQ_CFG0_4,\n\tmmPDMA0_QM_CP_FENCE0_RDATA_0,\n\tmmPDMA0_QM_CP_FENCE0_RDATA_1,\n\tmmPDMA0_QM_CP_FENCE0_RDATA_2,\n\tmmPDMA0_QM_CP_FENCE0_RDATA_3,\n\tmmPDMA0_QM_CP_FENCE0_RDATA_4,\n\tmmPDMA0_QM_CP_FENCE1_RDATA_0,\n\tmmPDMA0_QM_CP_FENCE1_RDATA_1,\n\tmmPDMA0_QM_CP_FENCE1_RDATA_2,\n\tmmPDMA0_QM_CP_FENCE1_RDATA_3,\n\tmmPDMA0_QM_CP_FENCE1_RDATA_4,\n\tmmPDMA0_QM_CP_FENCE2_RDATA_0,\n\tmmPDMA0_QM_CP_FENCE2_RDATA_1,\n\tmmPDMA0_QM_CP_FENCE2_RDATA_2,\n\tmmPDMA0_QM_CP_FENCE2_RDATA_3,\n\tmmPDMA0_QM_CP_FENCE2_RDATA_4,\n\tmmPDMA0_QM_CP_FENCE3_RDATA_0,\n\tmmPDMA0_QM_CP_FENCE3_RDATA_1,\n\tmmPDMA0_QM_CP_FENCE3_RDATA_2,\n\tmmPDMA0_QM_CP_FENCE3_RDATA_3,\n\tmmPDMA0_QM_CP_FENCE3_RDATA_4,\n\tmmPDMA0_QM_CP_FENCE0_CNT_0,\n\tmmPDMA0_QM_CP_FENCE0_CNT_1,\n\tmmPDMA0_QM_CP_FENCE0_CNT_2,\n\tmmPDMA0_QM_CP_FENCE0_CNT_3,\n\tmmPDMA0_QM_CP_FENCE0_CNT_4,\n\tmmPDMA0_QM_CP_FENCE1_CNT_0,\n\tmmPDMA0_QM_CP_FENCE1_CNT_1,\n\tmmPDMA0_QM_CP_FENCE1_CNT_2,\n\tmmPDMA0_QM_CP_FENCE1_CNT_3,\n\tmmPDMA0_QM_CP_FENCE1_CNT_4,\n\tmmPDMA0_QM_CP_FENCE2_CNT_0,\n\tmmPDMA0_QM_CP_FENCE2_CNT_1,\n\tmmPDMA0_QM_CP_FENCE2_CNT_2,\n\tmmPDMA0_QM_CP_FENCE2_CNT_3,\n\tmmPDMA0_QM_CP_FENCE2_CNT_4,\n\tmmPDMA0_QM_CP_FENCE3_CNT_0,\n\tmmPDMA0_QM_CP_FENCE3_CNT_1,\n\tmmPDMA0_QM_CP_FENCE3_CNT_2,\n\tmmPDMA0_QM_CP_FENCE3_CNT_3,\n\tmmPDMA0_QM_CP_FENCE3_CNT_4,\n\tmmPDMA0_QM_CQ_PTR_LO_0,\n\tmmPDMA0_QM_CQ_PTR_HI_0,\n\tmmPDMA0_QM_CQ_TSIZE_0,\n\tmmPDMA0_QM_CQ_CTL_0,\n\tmmPDMA0_QM_CQ_PTR_LO_1,\n\tmmPDMA0_QM_CQ_PTR_HI_1,\n\tmmPDMA0_QM_CQ_TSIZE_1,\n\tmmPDMA0_QM_CQ_CTL_1,\n\tmmPDMA0_QM_CQ_PTR_LO_2,\n\tmmPDMA0_QM_CQ_PTR_HI_2,\n\tmmPDMA0_QM_CQ_TSIZE_2,\n\tmmPDMA0_QM_CQ_CTL_2,\n\tmmPDMA0_QM_CQ_PTR_LO_3,\n\tmmPDMA0_QM_CQ_PTR_HI_3,\n\tmmPDMA0_QM_CQ_TSIZE_3,\n\tmmPDMA0_QM_CQ_CTL_3,\n\tmmPDMA0_QM_CQ_PTR_LO_4,\n\tmmPDMA0_QM_CQ_PTR_HI_4,\n\tmmPDMA0_QM_CQ_TSIZE_4,\n\tmmPDMA0_QM_CQ_CTL_4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE + 4,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE,\n\tmmPDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE + 4,\n\tmmPDMA0_QM_ARC_CQ_PTR_LO,\n\tmmPDMA0_QM_ARC_CQ_PTR_LO_STS,\n\tmmPDMA0_QM_ARC_CQ_PTR_HI,\n\tmmPDMA0_QM_ARC_CQ_PTR_HI_STS,\n\tmmPDMA0_QM_ARB_CFG_0,\n\tmmPDMA0_QM_ARB_MST_QUIET_PER,\n\tmmPDMA0_QM_ARB_CHOICE_Q_PUSH,\n\tmmPDMA0_QM_ARB_WRR_WEIGHT_0,\n\tmmPDMA0_QM_ARB_WRR_WEIGHT_1,\n\tmmPDMA0_QM_ARB_WRR_WEIGHT_2,\n\tmmPDMA0_QM_ARB_WRR_WEIGHT_3,\n\tmmPDMA0_QM_ARB_BASE_LO,\n\tmmPDMA0_QM_ARB_BASE_HI,\n\tmmPDMA0_QM_ARB_MST_SLAVE_EN,\n\tmmPDMA0_QM_ARB_MST_SLAVE_EN_1,\n\tmmPDMA0_QM_ARB_MST_CRED_INC,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_0,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_1,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_2,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_3,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_4,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_5,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_6,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_7,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_8,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_9,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_10,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_11,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_12,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_13,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_14,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_15,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_16,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_17,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_18,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_19,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_20,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_21,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_22,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_23,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_24,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_25,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_26,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_27,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_28,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_29,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_30,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_31,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_32,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_33,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_34,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_35,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_36,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_37,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_38,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_39,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_40,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_41,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_42,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_43,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_44,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_45,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_46,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_47,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_48,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_49,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_50,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_51,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_52,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_53,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_54,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_55,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_56,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_57,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_58,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_59,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_60,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_61,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_62,\n\tmmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_63,\n\tmmPDMA0_QM_ARB_SLV_ID,\n\tmmPDMA0_QM_ARB_SLV_MASTER_INC_CRED_OFST,\n\tmmPDMA0_QM_ARC_CQ_CFG0,\n\tmmPDMA0_QM_CQ_IFIFO_CI_0,\n\tmmPDMA0_QM_CQ_IFIFO_CI_1,\n\tmmPDMA0_QM_CQ_IFIFO_CI_2,\n\tmmPDMA0_QM_CQ_IFIFO_CI_3,\n\tmmPDMA0_QM_CQ_IFIFO_CI_4,\n\tmmPDMA0_QM_ARC_CQ_IFIFO_CI,\n\tmmPDMA0_QM_CQ_CTL_CI_0,\n\tmmPDMA0_QM_CQ_CTL_CI_1,\n\tmmPDMA0_QM_CQ_CTL_CI_2,\n\tmmPDMA0_QM_CQ_CTL_CI_3,\n\tmmPDMA0_QM_CQ_CTL_CI_4,\n\tmmPDMA0_QM_ARC_CQ_CTL_CI,\n\tmmPDMA0_QM_ARC_CQ_TSIZE,\n\tmmPDMA0_QM_ARC_CQ_CTL,\n\tmmPDMA0_QM_CP_SWITCH_WD_SET,\n\tmmPDMA0_QM_CP_EXT_SWITCH,\n\tmmPDMA0_QM_CP_PRED_0,\n\tmmPDMA0_QM_CP_PRED_1,\n\tmmPDMA0_QM_CP_PRED_2,\n\tmmPDMA0_QM_CP_PRED_3,\n\tmmPDMA0_QM_CP_PRED_4,\n\tmmPDMA0_QM_CP_PRED_UPEN_0,\n\tmmPDMA0_QM_CP_PRED_UPEN_1,\n\tmmPDMA0_QM_CP_PRED_UPEN_2,\n\tmmPDMA0_QM_CP_PRED_UPEN_3,\n\tmmPDMA0_QM_CP_PRED_UPEN_4,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_0,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_1,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_2,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_3,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_4,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_0,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_1,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_2,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_3,\n\tmmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_4,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_0,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_1,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_2,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_3,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_4,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_0,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_1,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_2,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_3,\n\tmmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_4,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_0,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_1,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_2,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_3,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_4,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_0,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_1,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_2,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_3,\n\tmmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_4,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_0,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_1,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_2,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_3,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_4,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_0,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_1,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_2,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_3,\n\tmmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_4,\n\tmmPDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_LO,\n\tmmPDMA0_QM_ARC_CQ_CTL_MSG_BASE_LO,\n\tmmPDMA0_QM_CQ_IFIFO_MSG_BASE_LO,\n\tmmPDMA0_QM_CQ_CTL_MSG_BASE_LO\n};\n\nstatic const u32 gaudi2_pb_dcr0_edma0[] = {\n\tmmDCORE0_EDMA0_CORE_BASE,\n\tmmDCORE0_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmDCORE0_EDMA0_QM_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_edma0_arc[] = {\n\tmmDCORE0_EDMA0_QM_ARC_AUX_BASE,\n};\n\nstatic const struct range gaudi2_pb_dcr0_edma0_arc_unsecured_regs[] = {\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_RUN_HALT_REQ, mmDCORE0_EDMA0_QM_ARC_AUX_RUN_HALT_ACK},\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_CLUSTER_NUM, mmDCORE0_EDMA0_QM_ARC_AUX_WAKE_UP_EVENT},\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_ARC_RST_REQ, mmDCORE0_EDMA0_QM_ARC_AUX_CID_OFFSET_7},\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_SCRATCHPAD_0, mmDCORE0_EDMA0_QM_ARC_AUX_INFLIGHT_LBU_RD_CNT},\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_CBU_EARLY_BRESP_EN,\n\t\tmmDCORE0_EDMA0_QM_ARC_AUX_CBU_EARLY_BRESP_EN},\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_LBU_EARLY_BRESP_EN,\n\t\tmmDCORE0_EDMA0_QM_ARC_AUX_LBU_EARLY_BRESP_EN},\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_0,\n\t\tmmDCORE0_EDMA0_QM_ARC_AUX_DCCM_QUEUE_ALERT_MSG},\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_CNT,\n\t\tmmDCORE0_EDMA0_QM_ARC_AUX_QMAN_ARC_CQ_SHADOW_CI},\n\t{mmDCORE0_EDMA0_QM_ARC_AUX_ARC_AXI_ORDERING_WR_IF_CNT,\n\t\tmmDCORE0_EDMA0_QM_ARC_AUX_MME_ARC_UPPER_DCCM_EN},\n};\n\nstatic const u32 gaudi2_pb_dcr0_edma0_unsecured_regs[] = {\n\tmmDCORE0_EDMA0_CORE_CTX_AXUSER_HB_WR_REDUCTION,\n\tmmDCORE0_EDMA0_CORE_CTX_WR_COMP_ADDR_HI,\n\tmmDCORE0_EDMA0_CORE_CTX_WR_COMP_ADDR_LO,\n\tmmDCORE0_EDMA0_CORE_CTX_WR_COMP_WDATA,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_BASE_LO,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_BASE_HI,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_BASE_LO,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_BASE_HI,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_0,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_1,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_2,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_3,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_TSIZE_4,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_STRIDE_1,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_STRIDE_2,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_STRIDE_3,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_STRIDE_4,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_OFFSET_LO,\n\tmmDCORE0_EDMA0_CORE_CTX_SRC_OFFSET_HI,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_0,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_1,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_2,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_3,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_TSIZE_4,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_STRIDE_1,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_STRIDE_2,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_STRIDE_3,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_STRIDE_4,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_OFFSET_LO,\n\tmmDCORE0_EDMA0_CORE_CTX_DST_OFFSET_HI,\n\tmmDCORE0_EDMA0_CORE_CTX_COMMIT,\n\tmmDCORE0_EDMA0_CORE_CTX_CTRL,\n\tmmDCORE0_EDMA0_CORE_CTX_TE_NUMROWS,\n\tmmDCORE0_EDMA0_CORE_CTX_IDX,\n\tmmDCORE0_EDMA0_CORE_CTX_IDX_INC,\n\tmmDCORE0_EDMA0_CORE_RD_LBW_RATE_LIM_CFG,\n\tmmDCORE0_EDMA0_QM_CQ_CFG0_0,\n\tmmDCORE0_EDMA0_QM_CQ_CFG0_1,\n\tmmDCORE0_EDMA0_QM_CQ_CFG0_2,\n\tmmDCORE0_EDMA0_QM_CQ_CFG0_3,\n\tmmDCORE0_EDMA0_QM_CQ_CFG0_4,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_0,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_1,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_2,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_3,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_RDATA_4,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_0,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_1,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_2,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_3,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_RDATA_4,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_0,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_1,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_2,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_3,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_RDATA_4,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_0,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_1,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_2,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_3,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_RDATA_4,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_CNT_0,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_CNT_1,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_CNT_2,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_CNT_3,\n\tmmDCORE0_EDMA0_QM_CP_FENCE0_CNT_4,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_CNT_0,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_CNT_1,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_CNT_2,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_CNT_3,\n\tmmDCORE0_EDMA0_QM_CP_FENCE1_CNT_4,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_CNT_0,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_CNT_1,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_CNT_2,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_CNT_3,\n\tmmDCORE0_EDMA0_QM_CP_FENCE2_CNT_4,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_CNT_0,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_CNT_1,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_CNT_2,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_CNT_3,\n\tmmDCORE0_EDMA0_QM_CP_FENCE3_CNT_4,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_LO_0,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_HI_0,\n\tmmDCORE0_EDMA0_QM_CQ_TSIZE_0,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_0,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_LO_1,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_HI_1,\n\tmmDCORE0_EDMA0_QM_CQ_TSIZE_1,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_1,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_LO_2,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_HI_2,\n\tmmDCORE0_EDMA0_QM_CQ_TSIZE_2,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_2,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_LO_3,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_HI_3,\n\tmmDCORE0_EDMA0_QM_CQ_TSIZE_3,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_3,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_LO_4,\n\tmmDCORE0_EDMA0_QM_CQ_PTR_HI_4,\n\tmmDCORE0_EDMA0_QM_CQ_TSIZE_4,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE + 4,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE,\n\tmmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE + 4,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_PTR_LO,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_PTR_LO_STS,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_PTR_HI,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_PTR_HI_STS,\n\tmmDCORE0_EDMA0_QM_ARB_CFG_0,\n\tmmDCORE0_EDMA0_QM_ARB_MST_QUIET_PER,\n\tmmDCORE0_EDMA0_QM_ARB_CHOICE_Q_PUSH,\n\tmmDCORE0_EDMA0_QM_ARB_WRR_WEIGHT_0,\n\tmmDCORE0_EDMA0_QM_ARB_WRR_WEIGHT_1,\n\tmmDCORE0_EDMA0_QM_ARB_WRR_WEIGHT_2,\n\tmmDCORE0_EDMA0_QM_ARB_WRR_WEIGHT_3,\n\tmmDCORE0_EDMA0_QM_ARB_BASE_LO,\n\tmmDCORE0_EDMA0_QM_ARB_BASE_HI,\n\tmmDCORE0_EDMA0_QM_ARB_MST_SLAVE_EN,\n\tmmDCORE0_EDMA0_QM_ARB_MST_SLAVE_EN_1,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CRED_INC,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_0,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_1,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_2,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_3,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_4,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_5,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_6,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_7,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_8,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_9,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_10,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_11,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_12,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_13,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_14,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_15,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_16,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_17,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_18,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_19,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_20,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_21,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_22,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_23,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_24,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_25,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_26,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_27,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_28,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_29,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_30,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_31,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_32,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_33,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_34,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_35,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_36,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_37,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_38,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_39,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_40,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_41,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_42,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_43,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_44,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_45,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_46,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_47,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_48,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_49,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_50,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_51,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_52,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_53,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_54,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_55,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_56,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_57,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_58,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_59,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_60,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_61,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_62,\n\tmmDCORE0_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_63,\n\tmmDCORE0_EDMA0_QM_ARB_SLV_ID,\n\tmmDCORE0_EDMA0_QM_ARB_SLV_MASTER_INC_CRED_OFST,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_CFG0,\n\tmmDCORE0_EDMA0_QM_CQ_IFIFO_CI_0,\n\tmmDCORE0_EDMA0_QM_CQ_IFIFO_CI_1,\n\tmmDCORE0_EDMA0_QM_CQ_IFIFO_CI_2,\n\tmmDCORE0_EDMA0_QM_CQ_IFIFO_CI_3,\n\tmmDCORE0_EDMA0_QM_CQ_IFIFO_CI_4,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_IFIFO_CI,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_CI_0,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_CI_1,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_CI_2,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_CI_3,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_CI_4,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_CTL_CI,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_TSIZE,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_CTL,\n\tmmDCORE0_EDMA0_QM_CP_SWITCH_WD_SET,\n\tmmDCORE0_EDMA0_QM_CP_EXT_SWITCH,\n\tmmDCORE0_EDMA0_QM_CP_PRED_0,\n\tmmDCORE0_EDMA0_QM_CP_PRED_1,\n\tmmDCORE0_EDMA0_QM_CP_PRED_2,\n\tmmDCORE0_EDMA0_QM_CP_PRED_3,\n\tmmDCORE0_EDMA0_QM_CP_PRED_4,\n\tmmDCORE0_EDMA0_QM_CP_PRED_UPEN_0,\n\tmmDCORE0_EDMA0_QM_CP_PRED_UPEN_1,\n\tmmDCORE0_EDMA0_QM_CP_PRED_UPEN_2,\n\tmmDCORE0_EDMA0_QM_CP_PRED_UPEN_3,\n\tmmDCORE0_EDMA0_QM_CP_PRED_UPEN_4,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_0,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_1,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_2,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_3,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_4,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_0,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_1,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_2,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_3,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_4,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_0,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_1,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_2,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_3,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_4,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_0,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_1,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_2,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_3,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_4,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_0,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_1,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_2,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_3,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_4,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_0,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_1,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_2,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_3,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_4,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_0,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_1,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_2,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_3,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_4,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_0,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_1,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_2,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_3,\n\tmmDCORE0_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_4,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_LO,\n\tmmDCORE0_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_LO,\n\tmmDCORE0_EDMA0_QM_CQ_IFIFO_MSG_BASE_LO,\n\tmmDCORE0_EDMA0_QM_CQ_CTL_MSG_BASE_LO\n};\n\nstatic const u32 gaudi2_pb_dcr0_mme_sbte[] = {\n\tmmDCORE0_MME_SBTE0_BASE,\n\tmmDCORE0_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_mme_qm[] = {\n\tmmDCORE0_MME_QM_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_mme_eng[] = {\n\tmmDCORE0_MME_ACC_BASE,\n\tmmDCORE0_MME_CTRL_HI_BASE,\n\tmmDCORE0_MME_CTRL_LO_BASE,\n\tmmDCORE0_MME_CTRL_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmDCORE0_MME_WB0_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmDCORE0_MME_WB1_MSTR_IF_RR_SHRD_HBW_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_mme_arc[] = {\n\tmmDCORE0_MME_QM_ARC_AUX_BASE,\n\tmmDCORE0_MME_QM_ARC_DUP_ENG_BASE,\n};\n\nstatic const struct range gaudi2_pb_dcr0_mme_arc_unsecured_regs[] = {\n\t{mmDCORE0_MME_QM_ARC_AUX_RUN_HALT_REQ, mmDCORE0_MME_QM_ARC_AUX_RUN_HALT_ACK},\n\t{mmDCORE0_MME_QM_ARC_AUX_CLUSTER_NUM, mmDCORE0_MME_QM_ARC_AUX_WAKE_UP_EVENT},\n\t{mmDCORE0_MME_QM_ARC_AUX_ARC_RST_REQ, mmDCORE0_MME_QM_ARC_AUX_CID_OFFSET_7},\n\t{mmDCORE0_MME_QM_ARC_AUX_SCRATCHPAD_0, mmDCORE0_MME_QM_ARC_AUX_INFLIGHT_LBU_RD_CNT},\n\t{mmDCORE0_MME_QM_ARC_AUX_CBU_EARLY_BRESP_EN, mmDCORE0_MME_QM_ARC_AUX_CBU_EARLY_BRESP_EN},\n\t{mmDCORE0_MME_QM_ARC_AUX_LBU_EARLY_BRESP_EN, mmDCORE0_MME_QM_ARC_AUX_LBU_EARLY_BRESP_EN},\n\t{mmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_0,\n\t\tmmDCORE0_MME_QM_ARC_AUX_DCCM_QUEUE_ALERT_MSG},\n\t{mmDCORE0_MME_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_CNT,\n\t\tmmDCORE0_MME_QM_ARC_AUX_QMAN_ARC_CQ_SHADOW_CI},\n\t{mmDCORE0_MME_QM_ARC_AUX_ARC_AXI_ORDERING_WR_IF_CNT,\n\t\tmmDCORE0_MME_QM_ARC_AUX_MME_ARC_UPPER_DCCM_EN},\n\t{mmDCORE0_MME_QM_ARC_DUP_ENG_DUP_TPC_ENG_ADDR_0,\n\t\tmmDCORE0_MME_QM_ARC_DUP_ENG_ARC_CID_OFFSET_63},\n\t{mmDCORE0_MME_QM_ARC_DUP_ENG_AXUSER_HB_STRONG_ORDER,\n\t\tmmDCORE0_MME_QM_ARC_DUP_ENG_AXUSER_LB_OVRD},\n};\n\nstatic const u32 gaudi2_pb_dcr0_mme_qm_unsecured_regs[] = {\n\tmmDCORE0_MME_QM_CQ_CFG0_0,\n\tmmDCORE0_MME_QM_CQ_CFG0_1,\n\tmmDCORE0_MME_QM_CQ_CFG0_2,\n\tmmDCORE0_MME_QM_CQ_CFG0_3,\n\tmmDCORE0_MME_QM_CQ_CFG0_4,\n\tmmDCORE0_MME_QM_CP_FENCE0_RDATA_0,\n\tmmDCORE0_MME_QM_CP_FENCE0_RDATA_1,\n\tmmDCORE0_MME_QM_CP_FENCE0_RDATA_2,\n\tmmDCORE0_MME_QM_CP_FENCE0_RDATA_3,\n\tmmDCORE0_MME_QM_CP_FENCE0_RDATA_4,\n\tmmDCORE0_MME_QM_CP_FENCE1_RDATA_0,\n\tmmDCORE0_MME_QM_CP_FENCE1_RDATA_1,\n\tmmDCORE0_MME_QM_CP_FENCE1_RDATA_2,\n\tmmDCORE0_MME_QM_CP_FENCE1_RDATA_3,\n\tmmDCORE0_MME_QM_CP_FENCE1_RDATA_4,\n\tmmDCORE0_MME_QM_CP_FENCE2_RDATA_0,\n\tmmDCORE0_MME_QM_CP_FENCE2_RDATA_1,\n\tmmDCORE0_MME_QM_CP_FENCE2_RDATA_2,\n\tmmDCORE0_MME_QM_CP_FENCE2_RDATA_3,\n\tmmDCORE0_MME_QM_CP_FENCE2_RDATA_4,\n\tmmDCORE0_MME_QM_CP_FENCE3_RDATA_0,\n\tmmDCORE0_MME_QM_CP_FENCE3_RDATA_1,\n\tmmDCORE0_MME_QM_CP_FENCE3_RDATA_2,\n\tmmDCORE0_MME_QM_CP_FENCE3_RDATA_3,\n\tmmDCORE0_MME_QM_CP_FENCE3_RDATA_4,\n\tmmDCORE0_MME_QM_CP_FENCE0_CNT_0,\n\tmmDCORE0_MME_QM_CP_FENCE0_CNT_1,\n\tmmDCORE0_MME_QM_CP_FENCE0_CNT_2,\n\tmmDCORE0_MME_QM_CP_FENCE0_CNT_3,\n\tmmDCORE0_MME_QM_CP_FENCE0_CNT_4,\n\tmmDCORE0_MME_QM_CP_FENCE1_CNT_0,\n\tmmDCORE0_MME_QM_CP_FENCE1_CNT_1,\n\tmmDCORE0_MME_QM_CP_FENCE1_CNT_2,\n\tmmDCORE0_MME_QM_CP_FENCE1_CNT_3,\n\tmmDCORE0_MME_QM_CP_FENCE1_CNT_4,\n\tmmDCORE0_MME_QM_CP_FENCE2_CNT_0,\n\tmmDCORE0_MME_QM_CP_FENCE2_CNT_1,\n\tmmDCORE0_MME_QM_CP_FENCE2_CNT_2,\n\tmmDCORE0_MME_QM_CP_FENCE2_CNT_3,\n\tmmDCORE0_MME_QM_CP_FENCE2_CNT_4,\n\tmmDCORE0_MME_QM_CP_FENCE3_CNT_0,\n\tmmDCORE0_MME_QM_CP_FENCE3_CNT_1,\n\tmmDCORE0_MME_QM_CP_FENCE3_CNT_2,\n\tmmDCORE0_MME_QM_CP_FENCE3_CNT_3,\n\tmmDCORE0_MME_QM_CP_FENCE3_CNT_4,\n\tmmDCORE0_MME_QM_CQ_PTR_LO_0,\n\tmmDCORE0_MME_QM_CQ_PTR_HI_0,\n\tmmDCORE0_MME_QM_CQ_TSIZE_0,\n\tmmDCORE0_MME_QM_CQ_CTL_0,\n\tmmDCORE0_MME_QM_CQ_PTR_LO_1,\n\tmmDCORE0_MME_QM_CQ_PTR_HI_1,\n\tmmDCORE0_MME_QM_CQ_TSIZE_1,\n\tmmDCORE0_MME_QM_CQ_CTL_1,\n\tmmDCORE0_MME_QM_CQ_PTR_LO_2,\n\tmmDCORE0_MME_QM_CQ_PTR_HI_2,\n\tmmDCORE0_MME_QM_CQ_TSIZE_2,\n\tmmDCORE0_MME_QM_CQ_CTL_2,\n\tmmDCORE0_MME_QM_CQ_PTR_LO_3,\n\tmmDCORE0_MME_QM_CQ_PTR_HI_3,\n\tmmDCORE0_MME_QM_CQ_TSIZE_3,\n\tmmDCORE0_MME_QM_CQ_CTL_3,\n\tmmDCORE0_MME_QM_CQ_PTR_LO_4,\n\tmmDCORE0_MME_QM_CQ_PTR_HI_4,\n\tmmDCORE0_MME_QM_CQ_TSIZE_4,\n\tmmDCORE0_MME_QM_CQ_CTL_4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR0_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR0_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR1_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR1_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR2_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR2_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR3_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR3_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR4_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR4_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR5_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR5_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR6_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR6_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR7_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR7_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR8_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR8_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR9_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR9_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR10_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR10_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR11_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR11_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR12_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR12_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR13_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR13_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR14_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR14_BASE + 4,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR15_BASE,\n\tmmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR15_BASE + 4,\n\tmmDCORE0_MME_QM_ARC_CQ_PTR_LO,\n\tmmDCORE0_MME_QM_ARC_CQ_PTR_LO_STS,\n\tmmDCORE0_MME_QM_ARC_CQ_PTR_HI,\n\tmmDCORE0_MME_QM_ARC_CQ_PTR_HI_STS,\n\tmmDCORE0_MME_QM_ARB_CFG_0,\n\tmmDCORE0_MME_QM_ARB_MST_QUIET_PER,\n\tmmDCORE0_MME_QM_ARB_CHOICE_Q_PUSH,\n\tmmDCORE0_MME_QM_ARB_WRR_WEIGHT_0,\n\tmmDCORE0_MME_QM_ARB_WRR_WEIGHT_1,\n\tmmDCORE0_MME_QM_ARB_WRR_WEIGHT_2,\n\tmmDCORE0_MME_QM_ARB_WRR_WEIGHT_3,\n\tmmDCORE0_MME_QM_ARB_BASE_LO,\n\tmmDCORE0_MME_QM_ARB_BASE_HI,\n\tmmDCORE0_MME_QM_ARB_MST_SLAVE_EN,\n\tmmDCORE0_MME_QM_ARB_MST_SLAVE_EN_1,\n\tmmDCORE0_MME_QM_ARB_MST_CRED_INC,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_0,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_1,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_2,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_3,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_4,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_5,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_6,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_7,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_8,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_9,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_10,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_11,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_12,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_13,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_14,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_15,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_16,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_17,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_18,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_19,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_20,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_21,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_22,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_23,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_24,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_25,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_26,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_27,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_28,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_29,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_30,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_31,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_32,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_33,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_34,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_35,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_36,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_37,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_38,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_39,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_40,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_41,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_42,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_43,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_44,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_45,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_46,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_47,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_48,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_49,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_50,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_51,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_52,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_53,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_54,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_55,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_56,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_57,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_58,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_59,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_60,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_61,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_62,\n\tmmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_63,\n\tmmDCORE0_MME_QM_ARB_SLV_ID,\n\tmmDCORE0_MME_QM_ARB_SLV_MASTER_INC_CRED_OFST,\n\tmmDCORE0_MME_QM_ARC_CQ_CFG0,\n\tmmDCORE0_MME_QM_CQ_IFIFO_CI_0,\n\tmmDCORE0_MME_QM_CQ_IFIFO_CI_1,\n\tmmDCORE0_MME_QM_CQ_IFIFO_CI_2,\n\tmmDCORE0_MME_QM_CQ_IFIFO_CI_3,\n\tmmDCORE0_MME_QM_CQ_IFIFO_CI_4,\n\tmmDCORE0_MME_QM_ARC_CQ_IFIFO_CI,\n\tmmDCORE0_MME_QM_CQ_CTL_CI_0,\n\tmmDCORE0_MME_QM_CQ_CTL_CI_1,\n\tmmDCORE0_MME_QM_CQ_CTL_CI_2,\n\tmmDCORE0_MME_QM_CQ_CTL_CI_3,\n\tmmDCORE0_MME_QM_CQ_CTL_CI_4,\n\tmmDCORE0_MME_QM_ARC_CQ_CTL_CI,\n\tmmDCORE0_MME_QM_ARC_CQ_TSIZE,\n\tmmDCORE0_MME_QM_ARC_CQ_CTL,\n\tmmDCORE0_MME_QM_CP_SWITCH_WD_SET,\n\tmmDCORE0_MME_QM_CP_EXT_SWITCH,\n\tmmDCORE0_MME_QM_CP_PRED_0,\n\tmmDCORE0_MME_QM_CP_PRED_1,\n\tmmDCORE0_MME_QM_CP_PRED_2,\n\tmmDCORE0_MME_QM_CP_PRED_3,\n\tmmDCORE0_MME_QM_CP_PRED_4,\n\tmmDCORE0_MME_QM_CP_PRED_UPEN_0,\n\tmmDCORE0_MME_QM_CP_PRED_UPEN_1,\n\tmmDCORE0_MME_QM_CP_PRED_UPEN_2,\n\tmmDCORE0_MME_QM_CP_PRED_UPEN_3,\n\tmmDCORE0_MME_QM_CP_PRED_UPEN_4,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_0,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_1,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_2,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_3,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_4,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_0,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_1,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_2,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_3,\n\tmmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_4,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_0,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_1,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_2,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_3,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_4,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_0,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_1,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_2,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_3,\n\tmmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_4,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_0,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_1,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_2,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_3,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_4,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_0,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_1,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_2,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_3,\n\tmmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_4,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_0,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_1,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_2,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_3,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_4,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_0,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_1,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_2,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_3,\n\tmmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_4,\n\tmmDCORE0_MME_QM_ARC_CQ_IFIFO_MSG_BASE_LO,\n\tmmDCORE0_MME_QM_ARC_CQ_CTL_MSG_BASE_LO,\n\tmmDCORE0_MME_QM_CQ_IFIFO_MSG_BASE_LO,\n\tmmDCORE0_MME_QM_CQ_CTL_MSG_BASE_LO\n};\n\nstatic const u32 gaudi2_pb_dcr0_mme_eng_unsecured_regs[] = {\n\tmmDCORE0_MME_CTRL_LO_CMD,\n\tmmDCORE0_MME_CTRL_LO_AGU,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_BRAINS_LOW,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_BRAINS_HIGH,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_HEADER_LOW,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_HEADER_HIGH,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_EUS_MASTER,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_EUS_SLAVE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_CONV_KERNEL_SIZE_MINUS_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_CONV_LOW,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_CONV_HIGH,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_OUTER_LOOP,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_NUM_ITERATIONS_MINUS_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SB_REPEAT,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_FP8_BIAS,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_RATE_LIMITER,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_USER_DATA,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_PERF_EVT_IN,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_PERF_EVT_OUT,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_PCU,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SLAVE_SYNC_OBJ0_ADDR,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SLAVE_SYNC_OBJ1_ADDR,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_POWER_LOOP,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SPARE0_MASTER,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SPARE1_MASTER,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SPARE2_MASTER,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SPARE3_MASTER,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SPARE0_SLAVE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SPARE1_SLAVE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SPARE2_SLAVE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SPARE3_SLAVE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_WKL_ID,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_VALID_ELEMENTS_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_VALID_ELEMENTS_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_VALID_ELEMENTS_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_VALID_ELEMENTS_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_VALID_ELEMENTS_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_LOOP_STRIDE_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_LOOP_STRIDE_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_LOOP_STRIDE_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_LOOP_STRIDE_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_LOOP_STRIDE_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_ROI_SIZE_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_ROI_SIZE_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_ROI_SIZE_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_ROI_SIZE_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_SPATIAL_STRIDES_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_SPATIAL_STRIDES_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_SPATIAL_STRIDES_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_SPATIAL_STRIDES_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_START_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_START_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_START_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_START_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_COUT1_LOW,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_COUT1_HIGH,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_COUT0_LOW,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_COUT0_HIGH,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_A_LOW,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_A_HIGH,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_B_LOW,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_B_HIGH,\n\tmmDCORE0_MME_CTRL_LO_ARCH_STATUS,\n\tmmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_DW0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_ADDR0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_VAL0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_ADDR1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_VAL1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_A_SS,\n\tmmDCORE0_MME_CTRL_LO_ARCH_B_SS,\n\tmmDCORE0_MME_CTRL_LO_ARCH_COUT_SS,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_VALID_ELEMENTS_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_VALID_ELEMENTS_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_VALID_ELEMENTS_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_VALID_ELEMENTS_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_VALID_ELEMENTS_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_LOOP_STRIDE_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_LOOP_STRIDE_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_LOOP_STRIDE_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_LOOP_STRIDE_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_LOOP_STRIDE_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_ROI_SIZE_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_ROI_SIZE_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_ROI_SIZE_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_ROI_SIZE_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_SPATIAL_STRIDES_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_SPATIAL_STRIDES_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_SPATIAL_STRIDES_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_SPATIAL_STRIDES_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_START_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_START_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_START_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_START_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_BASE,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_VALID_ELEMENTS_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_VALID_ELEMENTS_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_VALID_ELEMENTS_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_VALID_ELEMENTS_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_VALID_ELEMENTS_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_LOOP_STRIDE_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_LOOP_STRIDE_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_LOOP_STRIDE_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_LOOP_STRIDE_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_LOOP_STRIDE_4,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_ROI_SIZE_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_ROI_SIZE_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_ROI_SIZE_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_ROI_SIZE_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_SPATIAL_STRIDES_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_SPATIAL_STRIDES_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_SPATIAL_STRIDES_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_SPATIAL_STRIDES_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_START_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_START_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_START_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_START_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_ROI_BASE_OFFSET_0,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_ROI_BASE_OFFSET_1,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_ROI_BASE_OFFSET_2,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_ROI_BASE_OFFSET_3,\n\tmmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_ROI_BASE_OFFSET_4,\n\tmmDCORE0_MME_ACC_AP_LFSR_POLY,\n\tmmDCORE0_MME_ACC_AP_LFSR_SEED_WDATA,\n\tmmDCORE0_MME_ACC_AP_LFSR_SEED_SEL,\n\tmmDCORE0_MME_ACC_AP_LFSR_SEED_RDATA,\n\tmmDCORE0_MME_ACC_AP_LFSR_CLOSE_CGATE_DLY,\n\tmmDCORE0_MME_ACC_WBC_SRC_BP,\n};\n\nstatic const u32 gaudi2_pb_dcr0_tpc0[] = {\n\tmmDCORE0_TPC0_QM_BASE,\n\tmmDCORE0_TPC0_CFG_BASE,\n\tmmDCORE0_TPC0_MSTR_IF_RR_SHRD_HBW_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_tpc0_arc[] = {\n\tmmDCORE0_TPC0_QM_ARC_AUX_BASE,\n};\n\nstatic const struct range gaudi2_pb_dcr0_tpc0_arc_unsecured_regs[] = {\n\t{mmDCORE0_TPC0_QM_ARC_AUX_RUN_HALT_REQ, mmDCORE0_TPC0_QM_ARC_AUX_RUN_HALT_ACK},\n\t{mmDCORE0_TPC0_QM_ARC_AUX_CLUSTER_NUM, mmDCORE0_TPC0_QM_ARC_AUX_WAKE_UP_EVENT},\n\t{mmDCORE0_TPC0_QM_ARC_AUX_ARC_RST_REQ, mmDCORE0_TPC0_QM_ARC_AUX_CID_OFFSET_7},\n\t{mmDCORE0_TPC0_QM_ARC_AUX_SCRATCHPAD_0, mmDCORE0_TPC0_QM_ARC_AUX_INFLIGHT_LBU_RD_CNT},\n\t{mmDCORE0_TPC0_QM_ARC_AUX_CBU_EARLY_BRESP_EN, mmDCORE0_TPC0_QM_ARC_AUX_CBU_EARLY_BRESP_EN},\n\t{mmDCORE0_TPC0_QM_ARC_AUX_LBU_EARLY_BRESP_EN, mmDCORE0_TPC0_QM_ARC_AUX_LBU_EARLY_BRESP_EN},\n\t{mmDCORE0_TPC0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_0,\n\t\tmmDCORE0_TPC0_QM_ARC_AUX_DCCM_QUEUE_ALERT_MSG},\n\t{mmDCORE0_TPC0_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_CNT,\n\t\tmmDCORE0_TPC0_QM_ARC_AUX_QMAN_ARC_CQ_SHADOW_CI},\n\t{mmDCORE0_TPC0_QM_ARC_AUX_ARC_AXI_ORDERING_WR_IF_CNT,\n\t\tmmDCORE0_TPC0_QM_ARC_AUX_MME_ARC_UPPER_DCCM_EN},\n};\n\nstatic const u32 gaudi2_pb_dcr0_tpc0_unsecured_regs[] = {\n\tmmDCORE0_TPC0_QM_CQ_CFG0_0,\n\tmmDCORE0_TPC0_QM_CQ_CFG0_1,\n\tmmDCORE0_TPC0_QM_CQ_CFG0_2,\n\tmmDCORE0_TPC0_QM_CQ_CFG0_3,\n\tmmDCORE0_TPC0_QM_CQ_CFG0_4,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_RDATA_0,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_RDATA_1,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_RDATA_2,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_RDATA_3,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_RDATA_4,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_RDATA_0,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_RDATA_1,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_RDATA_2,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_RDATA_3,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_RDATA_4,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_RDATA_0,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_RDATA_1,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_RDATA_2,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_RDATA_3,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_RDATA_4,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_RDATA_0,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_RDATA_1,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_RDATA_2,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_RDATA_3,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_RDATA_4,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_CNT_0,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_CNT_1,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_CNT_2,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_CNT_3,\n\tmmDCORE0_TPC0_QM_CP_FENCE0_CNT_4,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_CNT_0,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_CNT_1,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_CNT_2,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_CNT_3,\n\tmmDCORE0_TPC0_QM_CP_FENCE1_CNT_4,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_CNT_0,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_CNT_1,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_CNT_2,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_CNT_3,\n\tmmDCORE0_TPC0_QM_CP_FENCE2_CNT_4,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_CNT_0,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_CNT_1,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_CNT_2,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_CNT_3,\n\tmmDCORE0_TPC0_QM_CP_FENCE3_CNT_4,\n\tmmDCORE0_TPC0_QM_CQ_PTR_LO_0,\n\tmmDCORE0_TPC0_QM_CQ_PTR_HI_0,\n\tmmDCORE0_TPC0_QM_CQ_TSIZE_0,\n\tmmDCORE0_TPC0_QM_CQ_CTL_0,\n\tmmDCORE0_TPC0_QM_CQ_PTR_LO_1,\n\tmmDCORE0_TPC0_QM_CQ_PTR_HI_1,\n\tmmDCORE0_TPC0_QM_CQ_TSIZE_1,\n\tmmDCORE0_TPC0_QM_CQ_CTL_1,\n\tmmDCORE0_TPC0_QM_CQ_PTR_LO_2,\n\tmmDCORE0_TPC0_QM_CQ_PTR_HI_2,\n\tmmDCORE0_TPC0_QM_CQ_TSIZE_2,\n\tmmDCORE0_TPC0_QM_CQ_CTL_2,\n\tmmDCORE0_TPC0_QM_CQ_PTR_LO_3,\n\tmmDCORE0_TPC0_QM_CQ_PTR_HI_3,\n\tmmDCORE0_TPC0_QM_CQ_TSIZE_3,\n\tmmDCORE0_TPC0_QM_CQ_CTL_3,\n\tmmDCORE0_TPC0_QM_CQ_PTR_LO_4,\n\tmmDCORE0_TPC0_QM_CQ_PTR_HI_4,\n\tmmDCORE0_TPC0_QM_CQ_TSIZE_4,\n\tmmDCORE0_TPC0_QM_CQ_CTL_4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE + 4,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE,\n\tmmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE + 4,\n\tmmDCORE0_TPC0_QM_ARC_CQ_PTR_LO,\n\tmmDCORE0_TPC0_QM_ARC_CQ_PTR_LO_STS,\n\tmmDCORE0_TPC0_QM_ARC_CQ_PTR_HI,\n\tmmDCORE0_TPC0_QM_ARC_CQ_PTR_HI_STS,\n\tmmDCORE0_TPC0_QM_ARB_CFG_0,\n\tmmDCORE0_TPC0_QM_ARB_MST_QUIET_PER,\n\tmmDCORE0_TPC0_QM_ARB_CHOICE_Q_PUSH,\n\tmmDCORE0_TPC0_QM_ARB_WRR_WEIGHT_0,\n\tmmDCORE0_TPC0_QM_ARB_WRR_WEIGHT_1,\n\tmmDCORE0_TPC0_QM_ARB_WRR_WEIGHT_2,\n\tmmDCORE0_TPC0_QM_ARB_WRR_WEIGHT_3,\n\tmmDCORE0_TPC0_QM_ARB_BASE_LO,\n\tmmDCORE0_TPC0_QM_ARB_BASE_HI,\n\tmmDCORE0_TPC0_QM_ARB_MST_SLAVE_EN,\n\tmmDCORE0_TPC0_QM_ARB_MST_SLAVE_EN_1,\n\tmmDCORE0_TPC0_QM_ARB_MST_CRED_INC,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_0,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_1,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_2,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_3,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_4,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_5,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_6,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_7,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_8,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_9,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_10,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_11,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_12,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_13,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_14,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_15,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_16,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_17,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_18,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_19,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_20,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_21,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_22,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_23,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_24,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_25,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_26,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_27,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_28,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_29,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_30,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_31,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_32,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_33,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_34,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_35,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_36,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_37,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_38,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_39,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_40,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_41,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_42,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_43,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_44,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_45,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_46,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_47,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_48,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_49,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_50,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_51,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_52,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_53,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_54,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_55,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_56,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_57,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_58,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_59,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_60,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_61,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_62,\n\tmmDCORE0_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_63,\n\tmmDCORE0_TPC0_QM_ARB_SLV_ID,\n\tmmDCORE0_TPC0_QM_ARB_SLV_MASTER_INC_CRED_OFST,\n\tmmDCORE0_TPC0_QM_ARC_CQ_CFG0,\n\tmmDCORE0_TPC0_QM_CQ_IFIFO_CI_0,\n\tmmDCORE0_TPC0_QM_CQ_IFIFO_CI_1,\n\tmmDCORE0_TPC0_QM_CQ_IFIFO_CI_2,\n\tmmDCORE0_TPC0_QM_CQ_IFIFO_CI_3,\n\tmmDCORE0_TPC0_QM_CQ_IFIFO_CI_4,\n\tmmDCORE0_TPC0_QM_ARC_CQ_IFIFO_CI,\n\tmmDCORE0_TPC0_QM_CQ_CTL_CI_0,\n\tmmDCORE0_TPC0_QM_CQ_CTL_CI_1,\n\tmmDCORE0_TPC0_QM_CQ_CTL_CI_2,\n\tmmDCORE0_TPC0_QM_CQ_CTL_CI_3,\n\tmmDCORE0_TPC0_QM_CQ_CTL_CI_4,\n\tmmDCORE0_TPC0_QM_ARC_CQ_CTL_CI,\n\tmmDCORE0_TPC0_QM_ARC_CQ_TSIZE,\n\tmmDCORE0_TPC0_QM_ARC_CQ_CTL,\n\tmmDCORE0_TPC0_QM_CP_SWITCH_WD_SET,\n\tmmDCORE0_TPC0_QM_CP_EXT_SWITCH,\n\tmmDCORE0_TPC0_QM_CP_PRED_0,\n\tmmDCORE0_TPC0_QM_CP_PRED_1,\n\tmmDCORE0_TPC0_QM_CP_PRED_2,\n\tmmDCORE0_TPC0_QM_CP_PRED_3,\n\tmmDCORE0_TPC0_QM_CP_PRED_4,\n\tmmDCORE0_TPC0_QM_CP_PRED_UPEN_0,\n\tmmDCORE0_TPC0_QM_CP_PRED_UPEN_1,\n\tmmDCORE0_TPC0_QM_CP_PRED_UPEN_2,\n\tmmDCORE0_TPC0_QM_CP_PRED_UPEN_3,\n\tmmDCORE0_TPC0_QM_CP_PRED_UPEN_4,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_0,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_1,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_2,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_3,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_LO_4,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_0,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_1,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_2,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_3,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE0_ADDR_HI_4,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_0,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_1,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_2,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_3,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_LO_4,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_0,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_1,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_2,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_3,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE1_ADDR_HI_4,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_0,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_1,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_2,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_3,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_LO_4,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_0,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_1,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_2,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_3,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE2_ADDR_HI_4,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_0,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_1,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_2,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_3,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_LO_4,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_0,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_1,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_2,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_3,\n\tmmDCORE0_TPC0_QM_CP_MSG_BASE3_ADDR_HI_4,\n\tmmDCORE0_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_LO,\n\tmmDCORE0_TPC0_QM_ARC_CQ_CTL_MSG_BASE_LO,\n\tmmDCORE0_TPC0_QM_CQ_IFIFO_MSG_BASE_LO,\n\tmmDCORE0_TPC0_QM_CQ_CTL_MSG_BASE_LO,\n\tmmDCORE0_TPC0_CFG_QM_SYNC_OBJECT_MESSAGE,\n\tmmDCORE0_TPC0_CFG_QM_SYNC_OBJECT_ADDR,\n\tmmDCORE0_TPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW,\n\tmmDCORE0_TPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_0,\n\tmmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_0,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_1,\n\tmmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_1,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_2,\n\tmmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_2,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_3,\n\tmmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_3,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_4,\n\tmmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_4,\n\tmmDCORE0_TPC0_CFG_QM_KERNEL_CONFIG,\n\tmmDCORE0_TPC0_CFG_QM_KERNEL_ID,\n\tmmDCORE0_TPC0_CFG_QM_POWER_LOOP,\n\tmmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2_0,\n\tmmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2_1,\n\tmmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2_2,\n\tmmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2_3,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_LO,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_HI,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_LO,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_HI,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_LO,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_HI,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_LO,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_HI,\n\tmmDCORE0_TPC0_CFG_FP8_143_BIAS,\n\tmmDCORE0_TPC0_CFG_ROUND_CSR,\n\tmmDCORE0_TPC0_CFG_CONV_ROUND_CSR,\n\tmmDCORE0_TPC0_CFG_SEMAPHORE,\n\tmmDCORE0_TPC0_CFG_LFSR_POLYNOM,\n\tmmDCORE0_TPC0_CFG_STATUS,\n\tmmDCORE0_TPC0_CFG_TPC_CMD,\n\tmmDCORE0_TPC0_CFG_TPC_EXECUTE,\n\tmmDCORE0_TPC0_CFG_TPC_DCACHE_L0CD,\n\tmmDCORE0_TPC0_CFG_ICACHE_BASE_ADDERESS_LOW,\n\tmmDCORE0_TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH,\n\tmmDCORE0_TPC0_CFG_RD_RATE_LIMIT,\n\tmmDCORE0_TPC0_CFG_WR_RATE_LIMIT,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC32_BASE_ADDR_LO,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC32_BASE_ADDR_HI,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC64_BASE_ADDR_LO,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC64_BASE_ADDR_HI,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC128_BASE_ADDR_LO,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC128_BASE_ADDR_HI,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC256_BASE_ADDR_LO,\n\tmmDCORE0_TPC0_CFG_LUT_FUNC256_BASE_ADDR_HI,\n\tmmDCORE0_TPC0_CFG_KERNEL_KERNEL_CONFIG,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_0,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_1,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_2,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_3,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_4,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_5,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_6,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_7,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_8,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_9,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_10,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_11,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_12,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_13,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_14,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_15,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_16,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_17,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_18,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_19,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_20,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_21,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_22,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_23,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_24,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_25,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_26,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_27,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_28,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_29,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_30,\n\tmmDCORE0_TPC0_CFG_KERNEL_SRF_31,\n\tmmDCORE0_TPC0_CFG_TPC_SB_L0CD,\n\tmmDCORE0_TPC0_CFG_TPC_ID,\n\tmmDCORE0_TPC0_CFG_QM_KERNEL_ID_INC,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_0,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_1,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_2,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_3,\n\tmmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_4,\n\tmmDCORE0_TPC0_CFG_SPECIAL_GLBL_SPARE_0,\n\tmmDCORE0_TPC0_CFG_SPECIAL_GLBL_SPARE_1,\n\tmmDCORE0_TPC0_CFG_SPECIAL_GLBL_SPARE_2,\n\tmmDCORE0_TPC0_CFG_SPECIAL_GLBL_SPARE_3\n};\n\nstatic const u32 gaudi2_pb_dcr0_tpc0_ktensor_unsecured_regs[] = {\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_PREF_STRIDE,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH,\n\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH,\n};\n\nstatic const u32 gaudi2_pb_dcr0_tpc0_qtensor_unsecured_regs[] = {\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_PADDING_VALUE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_0_SIZE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_1_SIZE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_2_SIZE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_3_SIZE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_4_SIZE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_PREF_STRIDE,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH,\n\tmmDCORE0_TPC0_CFG_QM_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH,\n};\n\nstatic const u32 gaudi2_pb_dcr0_sram0[] = {\n\tmmDCORE0_SRAM0_BANK_BASE,\n\tmmDCORE0_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE,\n\tmmDCORE0_SRAM0_RTR_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_sm_mstr_if[] = {\n\tmmDCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr0_sm_glbl[] = {\n\tmmDCORE0_SYNC_MNGR_GLBL_BASE,\n};\n\nstatic const u32 gaudi2_pb_dcr1_sm_glbl[] = {\n\tmmDCORE1_SYNC_MNGR_GLBL_BASE,\n};\n\nstatic const struct range gaudi2_pb_dcr0_sm_glbl_unsecured_regs[] = {\n\t{mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_1, mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_63},\n\t{mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_1, mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_63},\n\t{mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_1, mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_63},\n\t{mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_1, mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_63},\n\t{mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_1, mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_63},\n\t{mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_1, mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_63},\n\t{mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_1, mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_63},\n\t{mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_1, mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_63},\n};\n\nstatic const struct range gaudi2_pb_dcr_x_sm_glbl_unsecured_regs[] = {\n\t{mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_0, mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_63},\n\t{mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_0, mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_63},\n\t{mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_0, mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_63},\n\t{mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_0, mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_63},\n\t{mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_0, mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_63},\n\t{mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_0, mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_63},\n\t{mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_0, mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_63},\n\t{mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_0, mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_63},\n};\n\nstatic const u32 gaudi2_pb_arc_sched[] = {\n\tmmARC_FARM_ARC0_AUX_BASE,\n\tmmARC_FARM_ARC0_DUP_ENG_BASE,\n\tmmARC_FARM_ARC0_ACP_ENG_BASE,\n};\n\nstatic const struct range gaudi2_pb_arc_sched_unsecured_regs[] = {\n\t{mmARC_FARM_ARC0_AUX_RUN_HALT_REQ, mmARC_FARM_ARC0_AUX_RUN_HALT_ACK},\n\t{mmARC_FARM_ARC0_AUX_CLUSTER_NUM, mmARC_FARM_ARC0_AUX_WAKE_UP_EVENT},\n\t{mmARC_FARM_ARC0_AUX_ARC_RST_REQ, mmARC_FARM_ARC0_AUX_CID_OFFSET_7},\n\t{mmARC_FARM_ARC0_AUX_SCRATCHPAD_0, mmARC_FARM_ARC0_AUX_INFLIGHT_LBU_RD_CNT},\n\t{mmARC_FARM_ARC0_AUX_CBU_EARLY_BRESP_EN, mmARC_FARM_ARC0_AUX_CBU_EARLY_BRESP_EN},\n\t{mmARC_FARM_ARC0_AUX_LBU_EARLY_BRESP_EN, mmARC_FARM_ARC0_AUX_LBU_EARLY_BRESP_EN},\n\t{mmARC_FARM_ARC0_AUX_DCCM_QUEUE_BASE_ADDR_0, mmARC_FARM_ARC0_AUX_DCCM_QUEUE_ALERT_MSG},\n\t{mmARC_FARM_ARC0_AUX_DCCM_Q_PUSH_FIFO_CNT, mmARC_FARM_ARC0_AUX_QMAN_ARC_CQ_SHADOW_CI},\n\t{mmARC_FARM_ARC0_AUX_ARC_AXI_ORDERING_WR_IF_CNT, mmARC_FARM_ARC0_AUX_MME_ARC_UPPER_DCCM_EN},\n\t{mmARC_FARM_ARC0_DUP_ENG_DUP_TPC_ENG_ADDR_0, mmARC_FARM_ARC0_DUP_ENG_ARC_CID_OFFSET_63},\n\t{mmARC_FARM_ARC0_DUP_ENG_AXUSER_HB_STRONG_ORDER, mmARC_FARM_ARC0_DUP_ENG_AXUSER_LB_OVRD},\n\t{mmARC_FARM_ARC0_ACP_ENG_ACP_PI_REG_0, mmARC_FARM_ARC0_ACP_ENG_ACP_DBG_REG},\n};\n\nstatic const u32 gaudi2_pb_xbar_mid[] = {\n\tmmXBAR_MID_0_BASE,\n};\n\nstatic const u32 gaudi2_pb_xbar_mid_unsecured_regs[] = {\n\tmmXBAR_MID_0_UPSCALE,\n\tmmXBAR_MID_0_DOWN_CONV,\n\tmmXBAR_MID_0_DOWN_CONV_LFSR_EN,\n\tmmXBAR_MID_0_DOWN_CONV_LFSR_SET_VLD,\n\tmmXBAR_MID_0_DOWN_CONV_LFSR_SET_VALUE,\n\tmmXBAR_MID_0_DOWN_CONV_LFSR_CFG_POLY,\n};\n\nstatic const u32 gaudi2_pb_xbar_edge[] = {\n\tmmXBAR_EDGE_0_BASE,\n};\n\nstatic const u32 gaudi2_pb_xbar_edge_unsecured_regs[] = {\n\tmmXBAR_EDGE_0_UPSCALE,\n\tmmXBAR_EDGE_0_DOWN_CONV,\n\tmmXBAR_EDGE_0_DOWN_CONV_LFSR_EN,\n\tmmXBAR_EDGE_0_DOWN_CONV_LFSR_SET_VLD,\n\tmmXBAR_EDGE_0_DOWN_CONV_LFSR_SET_VALUE,\n\tmmXBAR_EDGE_0_DOWN_CONV_LFSR_CFG_POLY,\n};\n\nstatic const u32 gaudi2_pb_nic0[] = {\n\tmmNIC0_TMR_BASE,\n\tmmNIC0_RXB_CORE_BASE,\n\tmmNIC0_RXE0_BASE,\n\tmmNIC0_RXE1_BASE,\n\tmmNIC0_RXE0_AXUSER_AXUSER_CQ0_BASE,\n\tmmNIC0_RXE1_AXUSER_AXUSER_CQ0_BASE,\n\tmmNIC0_TXS0_BASE,\n\tmmNIC0_TXS1_BASE,\n\tmmNIC0_TXE0_BASE,\n\tmmNIC0_TXE1_BASE,\n\tmmNIC0_TXB_BASE,\n\tmmNIC0_MSTR_IF_RR_SHRD_HBW_BASE,\n};\n\nstatic const u32 gaudi2_pb_nic0_qm_qpc[] = {\n\tmmNIC0_QM0_BASE,\n\tmmNIC0_QPC0_BASE,\n};\n\nstatic const u32 gaudi2_pb_nic0_qm_arc_aux0[] = {\n\tmmNIC0_QM_ARC_AUX0_BASE,\n};\n\nstatic const struct range gaudi2_pb_nic0_qm_arc_aux0_unsecured_regs[] = {\n\t{mmNIC0_QM_ARC_AUX0_RUN_HALT_REQ, mmNIC0_QM_ARC_AUX0_RUN_HALT_ACK},\n\t{mmNIC0_QM_ARC_AUX0_CLUSTER_NUM, mmNIC0_QM_ARC_AUX0_WAKE_UP_EVENT},\n\t{mmNIC0_QM_ARC_AUX0_ARC_RST_REQ, mmNIC0_QM_ARC_AUX0_CID_OFFSET_7},\n\t{mmNIC0_QM_ARC_AUX0_SCRATCHPAD_0, mmNIC0_QM_ARC_AUX0_INFLIGHT_LBU_RD_CNT},\n\t{mmNIC0_QM_ARC_AUX0_CBU_EARLY_BRESP_EN, mmNIC0_QM_ARC_AUX0_CBU_EARLY_BRESP_EN},\n\t{mmNIC0_QM_ARC_AUX0_LBU_EARLY_BRESP_EN, mmNIC0_QM_ARC_AUX0_LBU_EARLY_BRESP_EN},\n\t{mmNIC0_QM_ARC_AUX0_DCCM_QUEUE_BASE_ADDR_0, mmNIC0_QM_ARC_AUX0_DCCM_QUEUE_ALERT_MSG},\n\t{mmNIC0_QM_ARC_AUX0_DCCM_Q_PUSH_FIFO_CNT, mmNIC0_QM_ARC_AUX0_QMAN_ARC_CQ_SHADOW_CI},\n\t{mmNIC0_QM_ARC_AUX0_ARC_AXI_ORDERING_WR_IF_CNT, mmNIC0_QM_ARC_AUX0_MME_ARC_UPPER_DCCM_EN},\n};\n\nstatic const u32 gaudi2_pb_nic0_umr[] = {\n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE,\n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 1,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 2,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 3,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 4,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 5,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 6,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 7,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 8,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 9,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 10,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 11,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 12,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 13,  \n\tmmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE + HL_BLOCK_SIZE * 14,  \n};\n\nstatic const struct range gaudi2_pb_nic0_umr_unsecured_regs[] = {\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32,\n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 1,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 1},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 2,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 2},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 3,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 3},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 4,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 4},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 5,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 5},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 6,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 6},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 7,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 7},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 8,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 8},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 9,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 9},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 10,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 10},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 11,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 11},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 12,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 12},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 13,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 13},\n\t{mmNIC0_UMR0_0_UNSECURE_DOORBELL0_UNSECURE_DB_FIRST32 + HL_BLOCK_SIZE * 14,  \n\t\tmmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_CQ_CONSUMER_INDEX + HL_BLOCK_SIZE * 14},\n};\n\n \n#define mmNIC0_QPC0_LINEAR_WQE_RSV (mmNIC0_QPC0_LINEAR_WQE_QPN + 4)\n#define mmNIC0_QPC0_MULTI_STRIDE_WQE_RSV (mmNIC0_QPC0_MULTI_STRIDE_WQE_QPN + 4)\n#define mmNIC0_QPC0_SPECIAL_GLBL_SPARE 0x541FF60\n\nstatic const u32 gaudi2_pb_nic0_qm_qpc_unsecured_regs[] = {\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_0,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_1,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_2,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_3,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_4,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_5,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_6,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_7,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_8,\n\tmmNIC0_QPC0_LINEAR_WQE_STATIC_9,\n\tmmNIC0_QPC0_LINEAR_WQE_DYNAMIC_0,\n\tmmNIC0_QPC0_LINEAR_WQE_DYNAMIC_1,\n\tmmNIC0_QPC0_LINEAR_WQE_DYNAMIC_2,\n\tmmNIC0_QPC0_LINEAR_WQE_DYNAMIC_3,\n\tmmNIC0_QPC0_LINEAR_WQE_DYNAMIC_4,\n\tmmNIC0_QPC0_LINEAR_WQE_DYNAMIC_5,\n\tmmNIC0_QPC0_LINEAR_WQE_QPN,\n\tmmNIC0_QPC0_LINEAR_WQE_RSV,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_0,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_1,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_2,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_3,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_4,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_5,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_6,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_7,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_8,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_9,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_10,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_11,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_12,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_13,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_14,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_15,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_16,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_STATIC_17,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC_0,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC_1,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC_2,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC_3,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC_4,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC_5,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_QPN,\n\tmmNIC0_QPC0_MULTI_STRIDE_WQE_RSV,\n\tmmNIC0_QPC0_QMAN_DOORBELL,\n\tmmNIC0_QPC0_QMAN_DOORBELL_QPN,\n\tmmNIC0_QPC0_SPECIAL_GLBL_SPARE,\n\tmmNIC0_QM0_CQ_CFG0_0,\n\tmmNIC0_QM0_CQ_CFG0_1,\n\tmmNIC0_QM0_CQ_CFG0_2,\n\tmmNIC0_QM0_CQ_CFG0_3,\n\tmmNIC0_QM0_CQ_CFG0_4,\n\tmmNIC0_QM0_CP_FENCE0_RDATA_0,\n\tmmNIC0_QM0_CP_FENCE0_RDATA_1,\n\tmmNIC0_QM0_CP_FENCE0_RDATA_2,\n\tmmNIC0_QM0_CP_FENCE0_RDATA_3,\n\tmmNIC0_QM0_CP_FENCE0_RDATA_4,\n\tmmNIC0_QM0_CP_FENCE1_RDATA_0,\n\tmmNIC0_QM0_CP_FENCE1_RDATA_1,\n\tmmNIC0_QM0_CP_FENCE1_RDATA_2,\n\tmmNIC0_QM0_CP_FENCE1_RDATA_3,\n\tmmNIC0_QM0_CP_FENCE1_RDATA_4,\n\tmmNIC0_QM0_CP_FENCE2_RDATA_0,\n\tmmNIC0_QM0_CP_FENCE2_RDATA_1,\n\tmmNIC0_QM0_CP_FENCE2_RDATA_2,\n\tmmNIC0_QM0_CP_FENCE2_RDATA_3,\n\tmmNIC0_QM0_CP_FENCE2_RDATA_4,\n\tmmNIC0_QM0_CP_FENCE3_RDATA_0,\n\tmmNIC0_QM0_CP_FENCE3_RDATA_1,\n\tmmNIC0_QM0_CP_FENCE3_RDATA_2,\n\tmmNIC0_QM0_CP_FENCE3_RDATA_3,\n\tmmNIC0_QM0_CP_FENCE3_RDATA_4,\n\tmmNIC0_QM0_CP_FENCE0_CNT_0,\n\tmmNIC0_QM0_CP_FENCE0_CNT_1,\n\tmmNIC0_QM0_CP_FENCE0_CNT_2,\n\tmmNIC0_QM0_CP_FENCE0_CNT_3,\n\tmmNIC0_QM0_CP_FENCE0_CNT_4,\n\tmmNIC0_QM0_CP_FENCE1_CNT_0,\n\tmmNIC0_QM0_CP_FENCE1_CNT_1,\n\tmmNIC0_QM0_CP_FENCE1_CNT_2,\n\tmmNIC0_QM0_CP_FENCE1_CNT_3,\n\tmmNIC0_QM0_CP_FENCE1_CNT_4,\n\tmmNIC0_QM0_CP_FENCE2_CNT_0,\n\tmmNIC0_QM0_CP_FENCE2_CNT_1,\n\tmmNIC0_QM0_CP_FENCE2_CNT_2,\n\tmmNIC0_QM0_CP_FENCE2_CNT_3,\n\tmmNIC0_QM0_CP_FENCE2_CNT_4,\n\tmmNIC0_QM0_CP_FENCE3_CNT_0,\n\tmmNIC0_QM0_CP_FENCE3_CNT_1,\n\tmmNIC0_QM0_CP_FENCE3_CNT_2,\n\tmmNIC0_QM0_CP_FENCE3_CNT_3,\n\tmmNIC0_QM0_CP_FENCE3_CNT_4,\n\tmmNIC0_QM0_CQ_PTR_LO_0,\n\tmmNIC0_QM0_CQ_PTR_HI_0,\n\tmmNIC0_QM0_CQ_TSIZE_0,\n\tmmNIC0_QM0_CQ_CTL_0,\n\tmmNIC0_QM0_CQ_PTR_LO_1,\n\tmmNIC0_QM0_CQ_PTR_HI_1,\n\tmmNIC0_QM0_CQ_TSIZE_1,\n\tmmNIC0_QM0_CQ_CTL_1,\n\tmmNIC0_QM0_CQ_PTR_LO_2,\n\tmmNIC0_QM0_CQ_PTR_HI_2,\n\tmmNIC0_QM0_CQ_TSIZE_2,\n\tmmNIC0_QM0_CQ_CTL_2,\n\tmmNIC0_QM0_CQ_PTR_LO_3,\n\tmmNIC0_QM0_CQ_PTR_HI_3,\n\tmmNIC0_QM0_CQ_TSIZE_3,\n\tmmNIC0_QM0_CQ_CTL_3,\n\tmmNIC0_QM0_CQ_PTR_LO_4,\n\tmmNIC0_QM0_CQ_PTR_HI_4,\n\tmmNIC0_QM0_CQ_TSIZE_4,\n\tmmNIC0_QM0_CQ_CTL_4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR0_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR0_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR1_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR1_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR2_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR2_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR3_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR3_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR4_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR4_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR5_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR5_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR6_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR6_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR7_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR7_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR8_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR8_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR9_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR9_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR10_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR10_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR11_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR11_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR12_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR12_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR13_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR13_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR14_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR14_BASE + 4,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR15_BASE,\n\tmmNIC0_QM0_QMAN_WR64_BASE_ADDR15_BASE + 4,\n\tmmNIC0_QM0_ARC_CQ_PTR_LO,\n\tmmNIC0_QM0_ARC_CQ_PTR_LO_STS,\n\tmmNIC0_QM0_ARC_CQ_PTR_HI,\n\tmmNIC0_QM0_ARC_CQ_PTR_HI_STS,\n\tmmNIC0_QM0_ARB_CFG_0,\n\tmmNIC0_QM0_ARB_MST_QUIET_PER,\n\tmmNIC0_QM0_ARB_CHOICE_Q_PUSH,\n\tmmNIC0_QM0_ARB_WRR_WEIGHT_0,\n\tmmNIC0_QM0_ARB_WRR_WEIGHT_1,\n\tmmNIC0_QM0_ARB_WRR_WEIGHT_2,\n\tmmNIC0_QM0_ARB_WRR_WEIGHT_3,\n\tmmNIC0_QM0_ARB_BASE_LO,\n\tmmNIC0_QM0_ARB_BASE_HI,\n\tmmNIC0_QM0_ARB_MST_SLAVE_EN,\n\tmmNIC0_QM0_ARB_MST_SLAVE_EN_1,\n\tmmNIC0_QM0_ARB_MST_CRED_INC,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_0,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_1,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_2,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_3,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_4,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_5,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_6,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_7,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_8,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_9,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_10,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_11,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_12,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_13,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_14,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_15,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_16,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_17,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_18,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_19,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_20,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_21,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_22,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_23,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_24,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_25,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_26,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_27,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_28,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_29,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_30,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_31,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_32,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_33,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_34,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_35,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_36,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_37,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_38,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_39,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_40,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_41,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_42,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_43,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_44,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_45,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_46,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_47,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_48,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_49,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_50,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_51,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_52,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_53,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_54,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_55,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_56,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_57,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_58,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_59,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_60,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_61,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_62,\n\tmmNIC0_QM0_ARB_MST_CHOICE_PUSH_OFST_63,\n\tmmNIC0_QM0_ARB_SLV_ID,\n\tmmNIC0_QM0_ARB_SLV_MASTER_INC_CRED_OFST,\n\tmmNIC0_QM0_ARC_CQ_CFG0,\n\tmmNIC0_QM0_CQ_IFIFO_CI_0,\n\tmmNIC0_QM0_CQ_IFIFO_CI_1,\n\tmmNIC0_QM0_CQ_IFIFO_CI_2,\n\tmmNIC0_QM0_CQ_IFIFO_CI_3,\n\tmmNIC0_QM0_CQ_IFIFO_CI_4,\n\tmmNIC0_QM0_ARC_CQ_IFIFO_CI,\n\tmmNIC0_QM0_CQ_CTL_CI_0,\n\tmmNIC0_QM0_CQ_CTL_CI_1,\n\tmmNIC0_QM0_CQ_CTL_CI_2,\n\tmmNIC0_QM0_CQ_CTL_CI_3,\n\tmmNIC0_QM0_CQ_CTL_CI_4,\n\tmmNIC0_QM0_ARC_CQ_CTL_CI,\n\tmmNIC0_QM0_ARC_CQ_TSIZE,\n\tmmNIC0_QM0_ARC_CQ_CTL,\n\tmmNIC0_QM0_CP_SWITCH_WD_SET,\n\tmmNIC0_QM0_CP_EXT_SWITCH,\n\tmmNIC0_QM0_CP_PRED_0,\n\tmmNIC0_QM0_CP_PRED_1,\n\tmmNIC0_QM0_CP_PRED_2,\n\tmmNIC0_QM0_CP_PRED_3,\n\tmmNIC0_QM0_CP_PRED_4,\n\tmmNIC0_QM0_CP_PRED_UPEN_0,\n\tmmNIC0_QM0_CP_PRED_UPEN_1,\n\tmmNIC0_QM0_CP_PRED_UPEN_2,\n\tmmNIC0_QM0_CP_PRED_UPEN_3,\n\tmmNIC0_QM0_CP_PRED_UPEN_4,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_0,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_1,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_2,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_3,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_LO_4,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_0,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_1,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_2,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_3,\n\tmmNIC0_QM0_CP_MSG_BASE0_ADDR_HI_4,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_0,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_1,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_2,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_3,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_LO_4,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_0,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_1,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_2,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_3,\n\tmmNIC0_QM0_CP_MSG_BASE1_ADDR_HI_4,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_0,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_1,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_2,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_3,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_LO_4,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_0,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_1,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_2,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_3,\n\tmmNIC0_QM0_CP_MSG_BASE2_ADDR_HI_4,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_0,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_1,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_2,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_3,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_LO_4,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_0,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_1,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_2,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_3,\n\tmmNIC0_QM0_CP_MSG_BASE3_ADDR_HI_4,\n\tmmNIC0_QM0_ARC_CQ_IFIFO_MSG_BASE_LO,\n\tmmNIC0_QM0_ARC_CQ_CTL_MSG_BASE_LO,\n\tmmNIC0_QM0_CQ_IFIFO_MSG_BASE_LO,\n\tmmNIC0_QM0_CQ_CTL_MSG_BASE_LO\n};\n\nstatic const u32 gaudi2_pb_rot0[] = {\n\tmmROT0_BASE,\n\tmmROT0_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmROT0_QM_BASE,\n};\n\nstatic const u32 gaudi2_pb_rot0_arc[] = {\n\tmmROT0_QM_ARC_AUX_BASE\n};\n\nstatic const struct range gaudi2_pb_rot0_arc_unsecured_regs[] = {\n\t{mmROT0_QM_ARC_AUX_RUN_HALT_REQ, mmROT0_QM_ARC_AUX_RUN_HALT_ACK},\n\t{mmROT0_QM_ARC_AUX_CLUSTER_NUM, mmROT0_QM_ARC_AUX_WAKE_UP_EVENT},\n\t{mmROT0_QM_ARC_AUX_ARC_RST_REQ, mmROT0_QM_ARC_AUX_CID_OFFSET_7},\n\t{mmROT0_QM_ARC_AUX_SCRATCHPAD_0, mmROT0_QM_ARC_AUX_INFLIGHT_LBU_RD_CNT},\n\t{mmROT0_QM_ARC_AUX_CBU_EARLY_BRESP_EN, mmROT0_QM_ARC_AUX_CBU_EARLY_BRESP_EN},\n\t{mmROT0_QM_ARC_AUX_LBU_EARLY_BRESP_EN, mmROT0_QM_ARC_AUX_LBU_EARLY_BRESP_EN},\n\t{mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_0, mmROT0_QM_ARC_AUX_DCCM_QUEUE_ALERT_MSG},\n\t{mmROT0_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_CNT, mmROT0_QM_ARC_AUX_QMAN_ARC_CQ_SHADOW_CI},\n\t{mmROT0_QM_ARC_AUX_ARC_AXI_ORDERING_WR_IF_CNT, mmROT0_QM_ARC_AUX_MME_ARC_UPPER_DCCM_EN},\n};\n\nstatic const u32 gaudi2_pb_rot0_unsecured_regs[] = {\n\tmmROT0_QM_CQ_CFG0_0,\n\tmmROT0_QM_CQ_CFG0_1,\n\tmmROT0_QM_CQ_CFG0_2,\n\tmmROT0_QM_CQ_CFG0_3,\n\tmmROT0_QM_CQ_CFG0_4,\n\tmmROT0_QM_CP_FENCE0_RDATA_0,\n\tmmROT0_QM_CP_FENCE0_RDATA_1,\n\tmmROT0_QM_CP_FENCE0_RDATA_2,\n\tmmROT0_QM_CP_FENCE0_RDATA_3,\n\tmmROT0_QM_CP_FENCE0_RDATA_4,\n\tmmROT0_QM_CP_FENCE1_RDATA_0,\n\tmmROT0_QM_CP_FENCE1_RDATA_1,\n\tmmROT0_QM_CP_FENCE1_RDATA_2,\n\tmmROT0_QM_CP_FENCE1_RDATA_3,\n\tmmROT0_QM_CP_FENCE1_RDATA_4,\n\tmmROT0_QM_CP_FENCE2_RDATA_0,\n\tmmROT0_QM_CP_FENCE2_RDATA_1,\n\tmmROT0_QM_CP_FENCE2_RDATA_2,\n\tmmROT0_QM_CP_FENCE2_RDATA_3,\n\tmmROT0_QM_CP_FENCE2_RDATA_4,\n\tmmROT0_QM_CP_FENCE3_RDATA_0,\n\tmmROT0_QM_CP_FENCE3_RDATA_1,\n\tmmROT0_QM_CP_FENCE3_RDATA_2,\n\tmmROT0_QM_CP_FENCE3_RDATA_3,\n\tmmROT0_QM_CP_FENCE3_RDATA_4,\n\tmmROT0_QM_CP_FENCE0_CNT_0,\n\tmmROT0_QM_CP_FENCE0_CNT_1,\n\tmmROT0_QM_CP_FENCE0_CNT_2,\n\tmmROT0_QM_CP_FENCE0_CNT_3,\n\tmmROT0_QM_CP_FENCE0_CNT_4,\n\tmmROT0_QM_CP_FENCE1_CNT_0,\n\tmmROT0_QM_CP_FENCE1_CNT_1,\n\tmmROT0_QM_CP_FENCE1_CNT_2,\n\tmmROT0_QM_CP_FENCE1_CNT_3,\n\tmmROT0_QM_CP_FENCE1_CNT_4,\n\tmmROT0_QM_CP_FENCE2_CNT_0,\n\tmmROT0_QM_CP_FENCE2_CNT_1,\n\tmmROT0_QM_CP_FENCE2_CNT_2,\n\tmmROT0_QM_CP_FENCE2_CNT_3,\n\tmmROT0_QM_CP_FENCE2_CNT_4,\n\tmmROT0_QM_CP_FENCE3_CNT_0,\n\tmmROT0_QM_CP_FENCE3_CNT_1,\n\tmmROT0_QM_CP_FENCE3_CNT_2,\n\tmmROT0_QM_CP_FENCE3_CNT_3,\n\tmmROT0_QM_CP_FENCE3_CNT_4,\n\tmmROT0_QM_CQ_PTR_LO_0,\n\tmmROT0_QM_CQ_PTR_HI_0,\n\tmmROT0_QM_CQ_TSIZE_0,\n\tmmROT0_QM_CQ_CTL_0,\n\tmmROT0_QM_CQ_PTR_LO_1,\n\tmmROT0_QM_CQ_PTR_HI_1,\n\tmmROT0_QM_CQ_TSIZE_1,\n\tmmROT0_QM_CQ_CTL_1,\n\tmmROT0_QM_CQ_PTR_LO_2,\n\tmmROT0_QM_CQ_PTR_HI_2,\n\tmmROT0_QM_CQ_TSIZE_2,\n\tmmROT0_QM_CQ_CTL_2,\n\tmmROT0_QM_CQ_PTR_LO_3,\n\tmmROT0_QM_CQ_PTR_HI_3,\n\tmmROT0_QM_CQ_TSIZE_3,\n\tmmROT0_QM_CQ_CTL_3,\n\tmmROT0_QM_CQ_PTR_LO_4,\n\tmmROT0_QM_CQ_PTR_HI_4,\n\tmmROT0_QM_CQ_TSIZE_4,\n\tmmROT0_QM_CQ_CTL_4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR0_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR0_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR1_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR1_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR2_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR2_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR3_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR3_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR4_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR4_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR5_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR5_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR6_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR6_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR7_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR7_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR8_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR8_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR9_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR9_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR10_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR10_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR11_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR11_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR12_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR12_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR13_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR13_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR14_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR14_BASE + 4,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR15_BASE,\n\tmmROT0_QM_QMAN_WR64_BASE_ADDR15_BASE + 4,\n\tmmROT0_QM_ARC_CQ_PTR_LO,\n\tmmROT0_QM_ARC_CQ_PTR_LO_STS,\n\tmmROT0_QM_ARC_CQ_PTR_HI,\n\tmmROT0_QM_ARC_CQ_PTR_HI_STS,\n\tmmROT0_QM_ARB_CFG_0,\n\tmmROT0_QM_ARB_MST_QUIET_PER,\n\tmmROT0_QM_ARB_CHOICE_Q_PUSH,\n\tmmROT0_QM_ARB_WRR_WEIGHT_0,\n\tmmROT0_QM_ARB_WRR_WEIGHT_1,\n\tmmROT0_QM_ARB_WRR_WEIGHT_2,\n\tmmROT0_QM_ARB_WRR_WEIGHT_3,\n\tmmROT0_QM_ARB_BASE_LO,\n\tmmROT0_QM_ARB_BASE_HI,\n\tmmROT0_QM_ARB_MST_SLAVE_EN,\n\tmmROT0_QM_ARB_MST_SLAVE_EN_1,\n\tmmROT0_QM_ARB_MST_CRED_INC,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_0,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_1,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_2,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_3,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_4,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_5,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_6,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_7,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_8,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_9,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_10,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_11,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_12,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_13,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_14,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_15,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_16,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_17,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_18,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_19,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_20,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_21,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_22,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_23,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_24,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_25,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_26,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_27,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_28,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_29,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_30,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_31,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_32,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_33,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_34,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_35,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_36,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_37,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_38,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_39,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_40,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_41,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_42,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_43,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_44,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_45,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_46,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_47,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_48,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_49,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_50,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_51,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_52,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_53,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_54,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_55,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_56,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_57,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_58,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_59,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_60,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_61,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_62,\n\tmmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_63,\n\tmmROT0_QM_ARB_SLV_ID,\n\tmmROT0_QM_ARB_SLV_MASTER_INC_CRED_OFST,\n\tmmROT0_QM_ARC_CQ_CFG0,\n\tmmROT0_QM_CQ_IFIFO_CI_0,\n\tmmROT0_QM_CQ_IFIFO_CI_1,\n\tmmROT0_QM_CQ_IFIFO_CI_2,\n\tmmROT0_QM_CQ_IFIFO_CI_3,\n\tmmROT0_QM_CQ_IFIFO_CI_4,\n\tmmROT0_QM_ARC_CQ_IFIFO_CI,\n\tmmROT0_QM_CQ_CTL_CI_0,\n\tmmROT0_QM_CQ_CTL_CI_1,\n\tmmROT0_QM_CQ_CTL_CI_2,\n\tmmROT0_QM_CQ_CTL_CI_3,\n\tmmROT0_QM_CQ_CTL_CI_4,\n\tmmROT0_QM_ARC_CQ_CTL_CI,\n\tmmROT0_QM_ARC_CQ_TSIZE,\n\tmmROT0_QM_ARC_CQ_CTL,\n\tmmROT0_QM_CP_SWITCH_WD_SET,\n\tmmROT0_QM_CP_EXT_SWITCH,\n\tmmROT0_QM_CP_PRED_0,\n\tmmROT0_QM_CP_PRED_1,\n\tmmROT0_QM_CP_PRED_2,\n\tmmROT0_QM_CP_PRED_3,\n\tmmROT0_QM_CP_PRED_4,\n\tmmROT0_QM_CP_PRED_UPEN_0,\n\tmmROT0_QM_CP_PRED_UPEN_1,\n\tmmROT0_QM_CP_PRED_UPEN_2,\n\tmmROT0_QM_CP_PRED_UPEN_3,\n\tmmROT0_QM_CP_PRED_UPEN_4,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_LO_0,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_LO_1,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_LO_2,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_LO_3,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_LO_4,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_HI_0,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_HI_1,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_HI_2,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_HI_3,\n\tmmROT0_QM_CP_MSG_BASE0_ADDR_HI_4,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_LO_0,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_LO_1,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_LO_2,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_LO_3,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_LO_4,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_HI_0,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_HI_1,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_HI_2,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_HI_3,\n\tmmROT0_QM_CP_MSG_BASE1_ADDR_HI_4,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_LO_0,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_LO_1,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_LO_2,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_LO_3,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_LO_4,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_HI_0,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_HI_1,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_HI_2,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_HI_3,\n\tmmROT0_QM_CP_MSG_BASE2_ADDR_HI_4,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_LO_0,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_LO_1,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_LO_2,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_LO_3,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_LO_4,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_HI_0,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_HI_1,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_HI_2,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_HI_3,\n\tmmROT0_QM_CP_MSG_BASE3_ADDR_HI_4,\n\tmmROT0_QM_ARC_CQ_IFIFO_MSG_BASE_LO,\n\tmmROT0_QM_ARC_CQ_CTL_MSG_BASE_LO,\n\tmmROT0_QM_CQ_IFIFO_MSG_BASE_LO,\n\tmmROT0_QM_CQ_CTL_MSG_BASE_LO,\n\tmmROT0_DESC_CONTEXT_ID,\n\tmmROT0_DESC_IN_IMG_START_ADDR_L,\n\tmmROT0_DESC_IN_IMG_START_ADDR_H,\n\tmmROT0_DESC_OUT_IMG_START_ADDR_L,\n\tmmROT0_DESC_OUT_IMG_START_ADDR_H,\n\tmmROT0_DESC_CFG,\n\tmmROT0_DESC_IM_READ_SLOPE,\n\tmmROT0_DESC_SIN_D,\n\tmmROT0_DESC_COS_D,\n\tmmROT0_DESC_IN_IMG,\n\tmmROT0_DESC_IN_STRIDE,\n\tmmROT0_DESC_IN_STRIPE,\n\tmmROT0_DESC_IN_CENTER,\n\tmmROT0_DESC_OUT_IMG,\n\tmmROT0_DESC_OUT_STRIDE,\n\tmmROT0_DESC_OUT_STRIPE,\n\tmmROT0_DESC_OUT_CENTER,\n\tmmROT0_DESC_BACKGROUND,\n\tmmROT0_DESC_CPL_MSG_EN,\n\tmmROT0_DESC_IDLE_STATE,\n\tmmROT0_DESC_CPL_MSG_ADDR,\n\tmmROT0_DESC_CPL_MSG_DATA,\n\tmmROT0_DESC_X_I_START_OFFSET,\n\tmmROT0_DESC_X_I_START_OFFSET_FLIP,\n\tmmROT0_DESC_X_I_FIRST,\n\tmmROT0_DESC_Y_I_FIRST,\n\tmmROT0_DESC_Y_I,\n\tmmROT0_DESC_OUT_STRIPE_SIZE,\n\tmmROT0_DESC_RSB_CFG_0,\n\tmmROT0_DESC_RSB_PAD_VAL,\n\tmmROT0_DESC_OWM_CFG,\n\tmmROT0_DESC_CTRL_CFG,\n\tmmROT0_DESC_PIXEL_PAD,\n\tmmROT0_DESC_PREC_SHIFT,\n\tmmROT0_DESC_MAX_VAL,\n\tmmROT0_DESC_A0_M11,\n\tmmROT0_DESC_A1_M12,\n\tmmROT0_DESC_A2,\n\tmmROT0_DESC_B0_M21,\n\tmmROT0_DESC_B1_M22,\n\tmmROT0_DESC_B2,\n\tmmROT0_DESC_C0,\n\tmmROT0_DESC_C1,\n\tmmROT0_DESC_C2,\n\tmmROT0_DESC_D0,\n\tmmROT0_DESC_D1,\n\tmmROT0_DESC_D2,\n\tmmROT0_DESC_INV_PROC_SIZE_M_1,\n\tmmROT0_DESC_MESH_IMG_START_ADDR_L,\n\tmmROT0_DESC_MESH_IMG_START_ADDR_H,\n\tmmROT0_DESC_MESH_IMG,\n\tmmROT0_DESC_MESH_STRIDE,\n\tmmROT0_DESC_MESH_STRIPE,\n\tmmROT0_DESC_MESH_CTRL,\n\tmmROT0_DESC_MESH_GH,\n\tmmROT0_DESC_MESH_GV,\n\tmmROT0_DESC_MRSB_CFG_0,\n\tmmROT0_DESC_MRSB_PAD_VAL,\n\tmmROT0_DESC_BUF_CFG,\n\tmmROT0_DESC_CID_OFFSET,\n\tmmROT0_DESC_PUSH_DESC\n};\n\nstatic const u32 gaudi2_pb_psoc_global_conf[] = {\n\tmmPSOC_GLOBAL_CONF_BASE\n};\n\nstatic const u32 gaudi2_pb_psoc[] = {\n\tmmPSOC_EFUSE_BASE,\n\tmmPSOC_BTL_BASE,\n\tmmPSOC_CS_TRACE_BASE,\n\tmmPSOC_DFT_EFUSE_BASE,\n\tmmPSOC_PID_BASE,\n\tmmPSOC_ARC0_CFG_BASE,\n\tmmPSOC_ARC0_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmPSOC_ARC0_AUX_BASE,\n\tmmPSOC_ARC1_CFG_BASE,\n\tmmPSOC_ARC1_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmPSOC_ARC1_AUX_BASE,\n\tmmJT_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmSMI_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmI2C_S_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmPSOC_SVID0_BASE,\n\tmmPSOC_SVID1_BASE,\n\tmmPSOC_SVID2_BASE,\n\tmmPSOC_AVS0_BASE,\n\tmmPSOC_AVS1_BASE,\n\tmmPSOC_AVS2_BASE,\n\tmmPSOC_PWM0_BASE,\n\tmmPSOC_PWM1_BASE,\n\tmmPSOC_MSTR_IF_RR_SHRD_HBW_BASE,\n};\n\nstatic const u32 gaudi2_pb_pmmu[] = {\n\tmmPMMU_HBW_MMU_BASE,\n\tmmPMMU_HBW_STLB_BASE,\n\tmmPMMU_HBW_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmPMMU_PIF_BASE,\n};\n\nstatic const u32 gaudi2_pb_psoc_pll[] = {\n\tmmPSOC_MME_PLL_CTRL_BASE,\n\tmmPSOC_CPU_PLL_CTRL_BASE,\n\tmmPSOC_VID_PLL_CTRL_BASE\n};\n\nstatic const u32 gaudi2_pb_pmmu_pll[] = {\n\tmmPMMU_MME_PLL_CTRL_BASE,\n\tmmPMMU_VID_PLL_CTRL_BASE\n};\n\nstatic const u32 gaudi2_pb_xbar_pll[] = {\n\tmmDCORE0_XBAR_DMA_PLL_CTRL_BASE,\n\tmmDCORE0_XBAR_MMU_PLL_CTRL_BASE,\n\tmmDCORE0_XBAR_IF_PLL_CTRL_BASE,\n\tmmDCORE0_XBAR_MESH_PLL_CTRL_BASE,\n\tmmDCORE1_XBAR_DMA_PLL_CTRL_BASE,\n\tmmDCORE1_XBAR_MMU_PLL_CTRL_BASE,\n\tmmDCORE1_XBAR_IF_PLL_CTRL_BASE,\n\tmmDCORE1_XBAR_MESH_PLL_CTRL_BASE,\n\tmmDCORE1_XBAR_HBM_PLL_CTRL_BASE,\n\tmmDCORE2_XBAR_DMA_PLL_CTRL_BASE,\n\tmmDCORE2_XBAR_MMU_PLL_CTRL_BASE,\n\tmmDCORE2_XBAR_IF_PLL_CTRL_BASE,\n\tmmDCORE2_XBAR_BANK_PLL_CTRL_BASE,\n\tmmDCORE2_XBAR_HBM_PLL_CTRL_BASE,\n\tmmDCORE3_XBAR_DMA_PLL_CTRL_BASE,\n\tmmDCORE3_XBAR_MMU_PLL_CTRL_BASE,\n\tmmDCORE3_XBAR_IF_PLL_CTRL_BASE,\n\tmmDCORE3_XBAR_BANK_PLL_CTRL_BASE\n};\n\nstatic const u32 gaudi2_pb_xft_pll[] = {\n\tmmDCORE0_HBM_PLL_CTRL_BASE,\n\tmmDCORE0_TPC_PLL_CTRL_BASE,\n\tmmDCORE0_PCI_PLL_CTRL_BASE,\n\tmmDCORE1_HBM_PLL_CTRL_BASE,\n\tmmDCORE1_TPC_PLL_CTRL_BASE,\n\tmmDCORE1_NIC_PLL_CTRL_BASE,\n\tmmDCORE2_HBM_PLL_CTRL_BASE,\n\tmmDCORE2_TPC_PLL_CTRL_BASE,\n\tmmDCORE3_HBM_PLL_CTRL_BASE,\n\tmmDCORE3_TPC_PLL_CTRL_BASE,\n\tmmDCORE3_NIC_PLL_CTRL_BASE,\n};\n\nstatic const u32 gaudi2_pb_pcie[] = {\n\tmmPCIE_ELBI_RR_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmPCIE_LBW_RR_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmPCIE_MSTR_RR_MSTR_IF_RR_SHRD_HBW_BASE,\n\tmmPCIE_WRAP_BASE,\n};\n\nstatic const u32 gaudi2_pb_pcie_unsecured_regs[] = {\n\tmmPCIE_WRAP_SPECIAL_GLBL_SPARE_0,\n};\n\nstatic const u32 gaudi2_pb_thermal_sensor0[] = {\n\tmmDCORE0_XFT_BASE,\n\tmmDCORE0_TSTDVS_BASE,\n};\n\nstatic const u32 gaudi2_pb_hbm[] = {\n\tmmHBM0_MC0_BASE,\n\tmmHBM0_MC1_BASE,\n};\n\nstatic const u32 gaudi2_pb_mme_qm_arc_acp_eng[] = {\n\tmmDCORE0_MME_QM_ARC_ACP_ENG_BASE,\n};\n\nstatic const struct range gaudi2_pb_mme_qm_arc_acp_eng_unsecured_regs[] = {\n\t{mmDCORE0_MME_QM_ARC_ACP_ENG_ACP_PI_REG_0, mmDCORE0_MME_QM_ARC_ACP_ENG_ACP_DBG_REG},\n};\n\nstruct gaudi2_tpc_pb_data {\n\tstruct hl_block_glbl_sec *glbl_sec;\n\tu32 block_array_size;\n};\n\nstatic void gaudi2_config_tpcs_glbl_sec(struct hl_device *hdev, int dcore, int inst, u32 offset,\n\t\t\t\t\t\tstruct iterate_module_ctx *ctx)\n{\n\tstruct gaudi2_tpc_pb_data *pb_data = ctx->data;\n\n\thl_config_glbl_sec(hdev, gaudi2_pb_dcr0_tpc0, pb_data->glbl_sec,\n\t\t\t\t\toffset, pb_data->block_array_size);\n}\n\nstatic int gaudi2_init_pb_tpc(struct hl_device *hdev)\n{\n\tu32 stride, kernel_tensor_stride, qm_tensor_stride, block_array_size;\n\tstruct gaudi2_tpc_pb_data tpc_pb_data;\n\tstruct hl_block_glbl_sec *glbl_sec;\n\tstruct iterate_module_ctx tpc_iter;\n\tint i;\n\n\tblock_array_size = ARRAY_SIZE(gaudi2_pb_dcr0_tpc0);\n\n\tglbl_sec = kcalloc(block_array_size, sizeof(struct hl_block_glbl_sec), GFP_KERNEL);\n\tif (!glbl_sec)\n\t\treturn -ENOMEM;\n\n\tkernel_tensor_stride = mmDCORE0_TPC0_CFG_KERNEL_TENSOR_1_BASE -\n\t\t\t\tmmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_BASE;\n\tqm_tensor_stride = mmDCORE0_TPC0_CFG_QM_TENSOR_1_BASE - mmDCORE0_TPC0_CFG_QM_TENSOR_0_BASE;\n\n\thl_secure_block(hdev, glbl_sec, block_array_size);\n\thl_unsecure_registers(hdev, gaudi2_pb_dcr0_tpc0_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_tpc0_unsecured_regs),\n\t\t\t0, gaudi2_pb_dcr0_tpc0, glbl_sec,\n\t\t\tblock_array_size);\n\n\t \n\tfor (i = 0 ; i < TPC_NUM_OF_KERNEL_TENSORS ; i++)\n\t\thl_unsecure_registers(hdev,\n\t\t\tgaudi2_pb_dcr0_tpc0_ktensor_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_tpc0_ktensor_unsecured_regs),\n\t\t\ti * kernel_tensor_stride, gaudi2_pb_dcr0_tpc0,\n\t\t\tglbl_sec, block_array_size);\n\n\t \n\tfor (i = 0 ; i < TPC_NUM_OF_QM_TENSORS ; i++)\n\t\thl_unsecure_registers(hdev,\n\t\t\tgaudi2_pb_dcr0_tpc0_qtensor_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_tpc0_qtensor_unsecured_regs),\n\t\t\ti * qm_tensor_stride,\n\t\t\tgaudi2_pb_dcr0_tpc0, glbl_sec, block_array_size);\n\n\t \n\tstride = mmDCORE0_TPC0_CFG_QM_SRF_1 - mmDCORE0_TPC0_CFG_QM_SRF_0;\n\tfor (i = 0 ; i < 32 ; i++)\n\t\thl_unsecure_register(hdev, mmDCORE0_TPC0_CFG_QM_SRF_0,\n\t\t\t\ti * stride, gaudi2_pb_dcr0_tpc0, glbl_sec,\n\t\t\t\tblock_array_size);\n\n\t \n\tstride = mmDCORE0_TPC0_CFG_TPC_LOCK_VALUE_1 - mmDCORE0_TPC0_CFG_TPC_LOCK_VALUE_0;\n\tfor (i = 0 ; i < 4 ; i++)\n\t\thl_unsecure_register(hdev, mmDCORE0_TPC0_CFG_TPC_LOCK_VALUE_0,\n\t\t\t\ti * stride, gaudi2_pb_dcr0_tpc0, glbl_sec,\n\t\t\t\tblock_array_size);\n\n\t \n\ttpc_pb_data.glbl_sec = glbl_sec;\n\ttpc_pb_data.block_array_size = block_array_size;\n\ttpc_iter.fn = &gaudi2_config_tpcs_glbl_sec;\n\ttpc_iter.data = &tpc_pb_data;\n\tgaudi2_iterate_tpcs(hdev, &tpc_iter);\n\n\tkfree(glbl_sec);\n\n\treturn 0;\n}\n\nstruct gaudi2_tpc_arc_pb_data {\n\tu32 unsecured_regs_arr_size;\n\tu32 arc_regs_arr_size;\n};\n\nstatic void gaudi2_config_tpcs_pb_ranges(struct hl_device *hdev, int dcore, int inst, u32 offset,\n\t\t\t\t\t\tstruct iterate_module_ctx *ctx)\n{\n\tstruct gaudi2_tpc_arc_pb_data *pb_data = ctx->data;\n\n\tctx->rc = hl_init_pb_ranges(hdev, HL_PB_SHARED, HL_PB_NA, 1,\n\t\t\t\t\toffset, gaudi2_pb_dcr0_tpc0_arc,\n\t\t\t\t\tpb_data->arc_regs_arr_size,\n\t\t\t\t\tgaudi2_pb_dcr0_tpc0_arc_unsecured_regs,\n\t\t\t\t\tpb_data->unsecured_regs_arr_size);\n}\n\nstatic int gaudi2_init_pb_tpc_arc(struct hl_device *hdev)\n{\n\tstruct gaudi2_tpc_arc_pb_data tpc_arc_pb_data;\n\tstruct iterate_module_ctx tpc_iter;\n\n\ttpc_arc_pb_data.arc_regs_arr_size = ARRAY_SIZE(gaudi2_pb_dcr0_tpc0_arc);\n\ttpc_arc_pb_data.unsecured_regs_arr_size =\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_tpc0_arc_unsecured_regs);\n\n\ttpc_iter.fn = &gaudi2_config_tpcs_pb_ranges;\n\ttpc_iter.data = &tpc_arc_pb_data;\n\tgaudi2_iterate_tpcs(hdev, &tpc_iter);\n\n\treturn tpc_iter.rc;\n}\n\nstatic int gaudi2_init_pb_sm_objs(struct hl_device *hdev)\n{\n\tint i, j, glbl_sec_array_len = gaudi2_pb_dcr0_sm_objs.glbl_sec_length;\n\tu32 sec_entry, *sec_array, array_base, first_sob, first_mon;\n\n\tarray_base = gaudi2_pb_dcr0_sm_objs.mm_block_base_addr +\n\t\t\t\tgaudi2_pb_dcr0_sm_objs.glbl_sec_offset;\n\n\tsec_array = kcalloc(glbl_sec_array_len, sizeof(u32), GFP_KERNEL);\n\tif (!sec_array)\n\t\treturn -ENOMEM;\n\n\tfirst_sob = GAUDI2_RESERVED_SOB_NUMBER;\n\tfirst_mon = GAUDI2_RESERVED_MON_NUMBER;\n\n\t \n\tfor (j = i = first_sob ; i < DCORE_NUM_OF_SOB ; i++, j++)\n\t\tUNSET_GLBL_SEC_BIT(sec_array, j);\n\n\t \n\tfor (i = first_mon, j += i ; i < DCORE_NUM_OF_MONITORS ; i++, j++)\n\t\tUNSET_GLBL_SEC_BIT(sec_array, j);\n\n\t \n\tfor (i = first_mon, j += i ; i < DCORE_NUM_OF_MONITORS ; i++, j++)\n\t\tUNSET_GLBL_SEC_BIT(sec_array, j);\n\n\t \n\tfor (i = first_mon, j += i ; i < DCORE_NUM_OF_MONITORS ; i++, j++)\n\t\tUNSET_GLBL_SEC_BIT(sec_array, j);\n\n\t \n\tfor (i = first_mon, j += i ; i < DCORE_NUM_OF_MONITORS ; i++, j++)\n\t\tUNSET_GLBL_SEC_BIT(sec_array, j);\n\n\t \n\tfor (i = first_mon, j += i ; i < DCORE_NUM_OF_MONITORS ; i++, j++)\n\t\tUNSET_GLBL_SEC_BIT(sec_array, j);\n\n\t \n\tfor (i = first_mon, j += i ; i < DCORE_NUM_OF_MONITORS ; i++, j++)\n\t\tUNSET_GLBL_SEC_BIT(sec_array, j);\n\n\t \n\tfor (i = 0 ; i < glbl_sec_array_len ; i++) {\n\t\tsec_entry = array_base + i * sizeof(u32);\n\t\tWREG32(sec_entry, sec_array[i]);\n\t}\n\n\t \n\tmemset(sec_array, -1, glbl_sec_array_len * sizeof(u32));\n\n\tfor (i = 1 ; i < NUM_OF_DCORES ; i++) {\n\t\tfor (j = 0 ; j < glbl_sec_array_len ; j++) {\n\t\t\tsec_entry = DCORE_OFFSET * i + array_base + j * sizeof(u32);\n\t\t\tWREG32(sec_entry, sec_array[j]);\n\t\t}\n\t}\n\n\tkfree(sec_array);\n\n\treturn 0;\n}\n\nstatic void gaudi2_write_lbw_range_register(struct hl_device *hdev, u64 base, void *data)\n{\n\tu32 reg_min_offset, reg_max_offset, write_min, write_max;\n\tstruct rr_config *rr_cfg = (struct rr_config *) data;\n\n\tswitch (rr_cfg->type) {\n\tcase RR_TYPE_SHORT:\n\t\treg_min_offset = RR_LBW_SEC_RANGE_MIN_SHORT_0_OFFSET;\n\t\treg_max_offset = RR_LBW_SEC_RANGE_MAX_SHORT_0_OFFSET;\n\t\tbreak;\n\n\tcase RR_TYPE_LONG:\n\t\treg_min_offset = RR_LBW_SEC_RANGE_MIN_0_OFFSET;\n\t\treg_max_offset = RR_LBW_SEC_RANGE_MAX_0_OFFSET;\n\t\tbreak;\n\n\tcase RR_TYPE_SHORT_PRIV:\n\t\treg_min_offset = RR_LBW_PRIV_RANGE_MIN_SHORT_0_OFFSET;\n\t\treg_max_offset = RR_LBW_PRIV_RANGE_MAX_SHORT_0_OFFSET;\n\t\tbreak;\n\n\tcase RR_TYPE_LONG_PRIV:\n\t\treg_min_offset = RR_LBW_PRIV_RANGE_MIN_0_OFFSET;\n\t\treg_max_offset = RR_LBW_PRIV_RANGE_MAX_0_OFFSET;\n\t\tbreak;\n\n\tdefault:\n\t\tdev_err(hdev->dev, \"Invalid LBW RR type %u\\n\", rr_cfg->type);\n\t\treturn;\n\t}\n\n\treg_min_offset += rr_cfg->index * sizeof(u32);\n\treg_max_offset += rr_cfg->index * sizeof(u32);\n\n\tif (rr_cfg->type == RR_TYPE_SHORT || rr_cfg->type == RR_TYPE_SHORT_PRIV) {\n\t\twrite_min = FIELD_GET(RR_LBW_SHORT_MASK, lower_32_bits(rr_cfg->min));\n\t\twrite_max = FIELD_GET(RR_LBW_SHORT_MASK, lower_32_bits(rr_cfg->max));\n\n\t} else {\n\t\twrite_min = FIELD_GET(RR_LBW_LONG_MASK, lower_32_bits(rr_cfg->min));\n\t\twrite_max = FIELD_GET(RR_LBW_LONG_MASK, lower_32_bits(rr_cfg->max));\n\t}\n\n\t \n\tWREG32(base + reg_min_offset, write_min);\n\tWREG32(base + reg_max_offset, write_max);\n}\n\nvoid gaudi2_write_rr_to_all_lbw_rtrs(struct hl_device *hdev, u8 rr_type, u32 rr_index, u64 min_val,\n\t\t\t\t\tu64 max_val)\n{\n\tstruct dup_block_ctx block_ctx;\n\tstruct rr_config rr_cfg;\n\n\tif ((rr_type == RR_TYPE_SHORT || rr_type == RR_TYPE_SHORT_PRIV) &&\n\t\t\t\t\t\t\t\trr_index >= NUM_SHORT_LBW_RR) {\n\n\t\tdev_err(hdev->dev, \"invalid short LBW %s range register index: %u\",\n\t\t\trr_type == RR_TYPE_SHORT ? \"secure\" : \"privileged\", rr_index);\n\t\treturn;\n\t}\n\n\tif ((rr_type == RR_TYPE_LONG || rr_type == RR_TYPE_LONG_PRIV) &&\n\t\t\t\t\t\t\t\trr_index >= NUM_LONG_LBW_RR) {\n\n\t\tdev_err(hdev->dev, \"invalid long LBW %s range register index: %u\",\n\t\t\trr_type == RR_TYPE_LONG ? \"secure\" : \"privileged\", rr_index);\n\t\treturn;\n\t}\n\n\trr_cfg.type = rr_type;\n\trr_cfg.index = rr_index;\n\trr_cfg.min = min_val;\n\trr_cfg.max = max_val;\n\n\tblock_ctx.instance_cfg_fn = &gaudi2_write_lbw_range_register;\n\tblock_ctx.data = &rr_cfg;\n\n\t \n\tblock_ctx.base = mmSFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE;\n\tblock_ctx.blocks = NUM_OF_SFT;\n\tblock_ctx.block_off = SFT_OFFSET;\n\tblock_ctx.instances = SFT_NUM_OF_LBW_RTR;\n\tblock_ctx.instance_off = SFT_LBW_RTR_OFFSET;\n\tgaudi2_init_blocks(hdev, &block_ctx);\n\n\t \n\tblock_ctx.base = mmDCORE0_RTR0_MSTR_IF_RR_SHRD_LBW_BASE;\n\tblock_ctx.blocks = NUM_OF_DCORES;\n\tblock_ctx.block_off = DCORE_OFFSET;\n\tblock_ctx.instances = NUM_OF_RTR_PER_DCORE;\n\tblock_ctx.instance_off = DCORE_RTR_OFFSET;\n\tgaudi2_init_blocks(hdev, &block_ctx);\n\n\tblock_ctx.blocks = 1;\n\tblock_ctx.block_off = 0;\n\tblock_ctx.instances = 1;\n\tblock_ctx.instance_off = 0;\n\n\t \n\tblock_ctx.base = mmPCIE_ELBI_RR_MSTR_IF_RR_SHRD_LBW_BASE;\n\tgaudi2_init_blocks(hdev, &block_ctx);\n\n\t \n\tblock_ctx.base = mmPCIE_MSTR_RR_MSTR_IF_RR_SHRD_LBW_BASE;\n\tgaudi2_init_blocks(hdev, &block_ctx);\n\n\t \n\tblock_ctx.base = mmPCIE_LBW_RR_MSTR_IF_RR_SHRD_LBW_BASE;\n\tgaudi2_init_blocks(hdev, &block_ctx);\n}\n\nstatic void gaudi2_init_lbw_range_registers_secure(struct hl_device *hdev)\n{\n\tint i;\n\n\t \n\tu64 lbw_range_min_short[] = {\n\t\tmmNIC0_TX_AXUSER_BASE,\n\t\tmmNIC1_TX_AXUSER_BASE,\n\t\tmmNIC2_TX_AXUSER_BASE,\n\t\tmmNIC3_TX_AXUSER_BASE,\n\t\tmmNIC4_TX_AXUSER_BASE,\n\t\tmmNIC5_TX_AXUSER_BASE,\n\t\tmmNIC6_TX_AXUSER_BASE,\n\t\tmmNIC7_TX_AXUSER_BASE,\n\t\tmmNIC8_TX_AXUSER_BASE,\n\t\tmmNIC9_TX_AXUSER_BASE,\n\t\tmmNIC10_TX_AXUSER_BASE,\n\t\tmmNIC11_TX_AXUSER_BASE,\n\t\tmmPSOC_I2C_M0_BASE,\n\t\tmmPSOC_EFUSE_BASE\n\t};\n\tu64 lbw_range_max_short[] = {\n\t\tmmNIC0_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC1_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC2_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC3_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC4_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC5_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC6_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC7_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC8_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC9_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC10_MAC_CH3_MAC_PCS_BASE + HL_BLOCK_SIZE,\n\t\tmmNIC11_DBG_FUNNEL_NCH_BASE + HL_BLOCK_SIZE,\n\t\tmmPSOC_WDOG_BASE + HL_BLOCK_SIZE,\n\t\tmmSVID2_AC_BASE + HL_BLOCK_SIZE\n\t};\n\n\t \n\tu64 lbw_range_min_long[] = {\n\t\tmmDCORE0_TPC0_ROM_TABLE_BASE,\n\t\tmmPCIE_DBI_MSIX_DOORBELL_OFF,\n\t\t0x0,\n\t\t0x0\n\t};\n\tu64 lbw_range_max_long[] = {\n\t\tmmDCORE3_TPC5_EML_CS_BASE + HL_BLOCK_SIZE,\n\t\tmmPCIE_DBI_MSIX_DOORBELL_OFF + 0x4,\n\t\t0x0,\n\t\t0x0\n\t};\n\n\t \n\tfor (i = 0 ; i < ARRAY_SIZE(lbw_range_min_short) ; i++) {\n\t\tif ((lbw_range_min_short[i] == mmPSOC_I2C_M0_BASE ||\n\t\t\t\tlbw_range_min_short[i] == mmPSOC_EFUSE_BASE) &&\n\t\t\t\thdev->asic_prop.fw_security_enabled)\n\t\t\tcontinue;\n\n\t\tgaudi2_write_rr_to_all_lbw_rtrs(hdev, RR_TYPE_SHORT, i,\n\t\t\t\tlbw_range_min_short[i], lbw_range_max_short[i]);\n\t}\n\n\t \n\tfor (i = 0 ; i < ARRAY_SIZE(lbw_range_min_long) ; i++) {\n\t\tgaudi2_write_rr_to_all_lbw_rtrs(hdev, RR_TYPE_LONG, i,\n\t\t\t\tlbw_range_min_long[i], lbw_range_max_long[i]);\n\t}\n}\n\nstatic void gaudi2_init_lbw_range_registers(struct hl_device *hdev)\n{\n\tgaudi2_init_lbw_range_registers_secure(hdev);\n}\n\nstatic void gaudi2_write_hbw_range_register(struct hl_device *hdev, u64 base, void *data)\n{\n\tu32 min_lo_reg_offset, min_hi_reg_offset, max_lo_reg_offset, max_hi_reg_offset;\n\tstruct rr_config *rr_cfg = (struct rr_config *) data;\n\tu64 val_min, val_max;\n\n\tswitch (rr_cfg->type) {\n\tcase RR_TYPE_SHORT:\n\t\tmin_lo_reg_offset = RR_SHRD_HBW_SEC_RANGE_MIN_SHORT_LO_0_OFFSET;\n\t\tmin_hi_reg_offset = RR_SHRD_HBW_SEC_RANGE_MIN_SHORT_HI_0_OFFSET;\n\t\tmax_lo_reg_offset = RR_SHRD_HBW_SEC_RANGE_MAX_SHORT_LO_0_OFFSET;\n\t\tmax_hi_reg_offset = RR_SHRD_HBW_SEC_RANGE_MAX_SHORT_HI_0_OFFSET;\n\t\tbreak;\n\n\tcase RR_TYPE_LONG:\n\t\tmin_lo_reg_offset = RR_SHRD_HBW_SEC_RANGE_MIN_LO_0_OFFSET;\n\t\tmin_hi_reg_offset = RR_SHRD_HBW_SEC_RANGE_MIN_HI_0_OFFSET;\n\t\tmax_lo_reg_offset = RR_SHRD_HBW_SEC_RANGE_MAX_LO_0_OFFSET;\n\t\tmax_hi_reg_offset = RR_SHRD_HBW_SEC_RANGE_MAX_HI_0_OFFSET;\n\t\tbreak;\n\n\tcase RR_TYPE_SHORT_PRIV:\n\t\tmin_lo_reg_offset = RR_SHRD_HBW_PRIV_RANGE_MIN_SHORT_LO_0_OFFSET;\n\t\tmin_hi_reg_offset = RR_SHRD_HBW_PRIV_RANGE_MIN_SHORT_HI_0_OFFSET;\n\t\tmax_lo_reg_offset = RR_SHRD_HBW_PRIV_RANGE_MAX_SHORT_LO_0_OFFSET;\n\t\tmax_hi_reg_offset = RR_SHRD_HBW_PRIV_RANGE_MAX_SHORT_HI_0_OFFSET;\n\t\tbreak;\n\n\tcase RR_TYPE_LONG_PRIV:\n\t\tmin_lo_reg_offset = RR_SHRD_HBW_PRIV_RANGE_MIN_LO_0_OFFSET;\n\t\tmin_hi_reg_offset = RR_SHRD_HBW_PRIV_RANGE_MIN_HI_0_OFFSET;\n\t\tmax_lo_reg_offset = RR_SHRD_HBW_PRIV_RANGE_MAX_LO_0_OFFSET;\n\t\tmax_hi_reg_offset = RR_SHRD_HBW_PRIV_RANGE_MAX_HI_0_OFFSET;\n\t\tbreak;\n\n\tdefault:\n\t\tdev_err(hdev->dev, \"Invalid HBW RR type %u\\n\", rr_cfg->type);\n\t\treturn;\n\t}\n\n\tmin_lo_reg_offset += rr_cfg->index * sizeof(u32);\n\tmin_hi_reg_offset += rr_cfg->index * sizeof(u32);\n\tmax_lo_reg_offset += rr_cfg->index * sizeof(u32);\n\tmax_hi_reg_offset += rr_cfg->index * sizeof(u32);\n\n\tif (rr_cfg->type == RR_TYPE_SHORT || rr_cfg->type == RR_TYPE_SHORT_PRIV) {\n\t\tval_min = FIELD_GET(RR_HBW_SHORT_HI_MASK, rr_cfg->min) |\n\t\t\t\tFIELD_GET(RR_HBW_SHORT_LO_MASK, rr_cfg->min);\n\t\tval_max = FIELD_GET(RR_HBW_SHORT_HI_MASK, rr_cfg->max) |\n\t\t\t\tFIELD_GET(RR_HBW_SHORT_LO_MASK, rr_cfg->max);\n\t} else {\n\t\tval_min = FIELD_GET(RR_HBW_LONG_HI_MASK, rr_cfg->min) |\n\t\t\t\tFIELD_GET(RR_HBW_LONG_LO_MASK, rr_cfg->min);\n\t\tval_max = FIELD_GET(RR_HBW_LONG_HI_MASK, rr_cfg->max) |\n\t\t\t\tFIELD_GET(RR_HBW_LONG_LO_MASK, rr_cfg->max);\n\t}\n\n\t \n\tWREG32(base + min_lo_reg_offset, lower_32_bits(val_min));\n\tWREG32(base + min_hi_reg_offset, upper_32_bits(val_min));\n\tWREG32(base + max_lo_reg_offset, lower_32_bits(val_max));\n\tWREG32(base + max_hi_reg_offset, upper_32_bits(val_max));\n}\n\nstatic void gaudi2_write_hbw_rr_to_all_mstr_if(struct hl_device *hdev, u8 rr_type, u32 rr_index,\n\t\t\t\t\t\tu64 min_val, u64 max_val)\n{\n\tstruct dup_block_ctx block_ctx;\n\tstruct rr_config rr_cfg;\n\n\tif ((rr_type == RR_TYPE_SHORT || rr_type == RR_TYPE_SHORT_PRIV) &&\n\t\t\t\t\t\t\t\trr_index >= NUM_SHORT_HBW_RR) {\n\n\t\tdev_err(hdev->dev, \"invalid short HBW %s range register index: %u\",\n\t\t\trr_type == RR_TYPE_SHORT ? \"secure\" : \"privileged\", rr_index);\n\t\treturn;\n\t}\n\n\tif ((rr_type == RR_TYPE_LONG || rr_type == RR_TYPE_LONG_PRIV) &&\n\t\t\t\t\t\t\t\trr_index >= NUM_LONG_HBW_RR) {\n\n\t\tdev_err(hdev->dev, \"invalid long HBW %s range register index: %u\",\n\t\t\trr_type == RR_TYPE_LONG ? \"secure\" : \"privileged\", rr_index);\n\t\treturn;\n\t}\n\n\trr_cfg.type = rr_type;\n\trr_cfg.index = rr_index;\n\trr_cfg.min = min_val;\n\trr_cfg.max = max_val;\n\n\tblock_ctx.instance_cfg_fn = &gaudi2_write_hbw_range_register;\n\tblock_ctx.data = &rr_cfg;\n\n\t \n\tblock_ctx.base = mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE;\n\tblock_ctx.blocks = NUM_OF_SFT;\n\tblock_ctx.block_off = SFT_OFFSET;\n\tblock_ctx.instances = SFT_NUM_OF_HBW_RTR;\n\tblock_ctx.instance_off = SFT_IF_RTR_OFFSET;\n\tgaudi2_init_blocks(hdev, &block_ctx);\n\n\t \n\tblock_ctx.base = mmDCORE0_RTR0_MSTR_IF_RR_SHRD_HBW_BASE;\n\tblock_ctx.blocks = NUM_OF_DCORES;\n\tblock_ctx.block_off = DCORE_OFFSET;\n\tblock_ctx.instances = NUM_OF_RTR_PER_DCORE;\n\tblock_ctx.instance_off = DCORE_RTR_OFFSET;\n\tgaudi2_init_blocks(hdev, &block_ctx);\n\n\t \n\tblock_ctx.base = mmPCIE_MSTR_RR_MSTR_IF_RR_SHRD_HBW_BASE;\n\tblock_ctx.blocks = 1;\n\tblock_ctx.block_off = 0;\n\tblock_ctx.instances = 1;\n\tblock_ctx.instance_off = 0;\n\tgaudi2_init_blocks(hdev, &block_ctx);\n}\n\nstatic void gaudi2_init_hbw_range_registers(struct hl_device *hdev)\n{\n\tint i;\n\n\t \n\tu64 hbw_range_min_short[] = {\n\t\tSPI_FLASH_BASE_ADDR\n\t};\n\tu64 hbw_range_max_short[] = {\n\t\tPCIE_FW_SRAM_ADDR + PCIE_FW_SRAM_SIZE\n\t};\n\n\tfor (i = 0 ; i < ARRAY_SIZE(hbw_range_min_short) ; i++) {\n\t\tgaudi2_write_hbw_rr_to_all_mstr_if(hdev, RR_TYPE_SHORT, i, hbw_range_min_short[i],\n\t\t\t\t\t\t\thbw_range_max_short[i]);\n\t}\n}\n\nstatic void gaudi2_write_mmu_range_register(struct hl_device *hdev, u64 base,\n\t\t\t\t\t\tstruct rr_config *rr_cfg)\n{\n\tu32 min_lo_reg_offset, min_hi_reg_offset, max_lo_reg_offset, max_hi_reg_offset;\n\n\tswitch (rr_cfg->type) {\n\tcase RR_TYPE_LONG:\n\t\tmin_lo_reg_offset = MMU_RR_SEC_MIN_31_0_0_OFFSET;\n\t\tmin_hi_reg_offset = MMU_RR_SEC_MIN_63_32_0_OFFSET;\n\t\tmax_lo_reg_offset = MMU_RR_SEC_MAX_31_0_0_OFFSET;\n\t\tmax_hi_reg_offset = MMU_RR_SEC_MAX_63_32_0_OFFSET;\n\t\tbreak;\n\n\tcase RR_TYPE_LONG_PRIV:\n\t\tmin_lo_reg_offset = MMU_RR_PRIV_MIN_31_0_0_OFFSET;\n\t\tmin_hi_reg_offset = MMU_RR_PRIV_MIN_63_32_0_OFFSET;\n\t\tmax_lo_reg_offset = MMU_RR_PRIV_MAX_31_0_0_OFFSET;\n\t\tmax_hi_reg_offset = MMU_RR_PRIV_MAX_63_32_0_OFFSET;\n\t\tbreak;\n\n\tdefault:\n\t\tdev_err(hdev->dev, \"Invalid MMU RR type %u\\n\", rr_cfg->type);\n\t\treturn;\n\t}\n\n\tmin_lo_reg_offset += rr_cfg->index * sizeof(u32);\n\tmin_hi_reg_offset += rr_cfg->index * sizeof(u32);\n\tmax_lo_reg_offset += rr_cfg->index * sizeof(u32);\n\tmax_hi_reg_offset += rr_cfg->index * sizeof(u32);\n\n\t \n\tWREG32(base + min_lo_reg_offset, lower_32_bits(rr_cfg->min));\n\tWREG32(base + min_hi_reg_offset, upper_32_bits(rr_cfg->min));\n\tWREG32(base + max_lo_reg_offset, lower_32_bits(rr_cfg->max));\n\tWREG32(base + max_hi_reg_offset, upper_32_bits(rr_cfg->max));\n}\n\nstatic void gaudi2_init_mmu_range_registers(struct hl_device *hdev)\n{\n\tu32 dcore_id, hmmu_id, hmmu_base;\n\tstruct rr_config rr_cfg;\n\n\t \n\n\t \n\trr_cfg.min = hdev->asic_funcs->scramble_addr(hdev, DRAM_PHYS_BASE);\n\trr_cfg.max = hdev->asic_funcs->scramble_addr(hdev, hdev->asic_prop.dram_user_base_address);\n\trr_cfg.index = 0;\n\trr_cfg.type = RR_TYPE_LONG;\n\n\tfor (dcore_id = 0 ; dcore_id < NUM_OF_DCORES ; dcore_id++) {\n\t\tfor (hmmu_id = 0 ; hmmu_id < NUM_OF_HMMU_PER_DCORE; hmmu_id++) {\n\t\t\tif (!gaudi2_is_hmmu_enabled(hdev, dcore_id, hmmu_id))\n\t\t\t\tcontinue;\n\n\t\t\thmmu_base = mmDCORE0_HMMU0_MMU_BASE + dcore_id * DCORE_OFFSET +\n\t\t\t\t\thmmu_id * DCORE_HMMU_OFFSET;\n\n\t\t\tgaudi2_write_mmu_range_register(hdev, hmmu_base, &rr_cfg);\n\t\t}\n\t}\n}\n\n \nstatic void gaudi2_init_range_registers(struct hl_device *hdev)\n{\n\tgaudi2_init_lbw_range_registers(hdev);\n\tgaudi2_init_hbw_range_registers(hdev);\n\tgaudi2_init_mmu_range_registers(hdev);\n}\n\n \nstatic int gaudi2_init_protection_bits(struct hl_device *hdev)\n{\n\tstruct asic_fixed_properties *prop = &hdev->asic_prop;\n\tu32 instance_offset;\n\tint rc = 0;\n\tu8 i;\n\n\t \n\tinstance_offset = mmSFT1_HBW_RTR_IF0_RTR_CTRL_BASE - mmSFT0_HBW_RTR_IF0_RTR_CTRL_BASE;\n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA, 4, instance_offset,\n\t\t\tgaudi2_pb_sft0, ARRAY_SIZE(gaudi2_pb_sft0),\n\t\t\tNULL, HL_PB_NA);\n\n\t \n\tinstance_offset = mmDCORE0_HIF1_BASE - mmDCORE0_HIF0_BASE;\n\trc |= hl_init_pb_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET,\n\t\t\tNUM_OF_HIF_PER_DCORE, instance_offset,\n\t\t\tgaudi2_pb_dcr0_hif, ARRAY_SIZE(gaudi2_pb_dcr0_hif),\n\t\t\tNULL, HL_PB_NA, prop->hmmu_hif_enabled_mask);\n\n\t \n\tinstance_offset = mmDCORE0_RTR1_CTRL_BASE - mmDCORE0_RTR0_CTRL_BASE;\n\trc |= hl_init_pb(hdev, NUM_OF_DCORES, DCORE_OFFSET, 8, instance_offset,\n\t\t\tgaudi2_pb_dcr0_rtr0, ARRAY_SIZE(gaudi2_pb_dcr0_rtr0),\n\t\t\tNULL, HL_PB_NA);\n\n\t \n\trc |= hl_init_pb_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET,\n\t\t\tNUM_OF_HMMU_PER_DCORE, DCORE_HMMU_OFFSET,\n\t\t\tgaudi2_pb_dcr0_hmmu0, ARRAY_SIZE(gaudi2_pb_dcr0_hmmu0),\n\t\t\tNULL, HL_PB_NA, prop->hmmu_hif_enabled_mask);\n\n\t \n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_cpu_if, ARRAY_SIZE(gaudi2_pb_cpu_if),\n\t\t\tNULL, HL_PB_NA);\n\n\tif (!hdev->asic_prop.fw_security_enabled)\n\t\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_cpu, ARRAY_SIZE(gaudi2_pb_cpu),\n\t\t\t\tNULL, HL_PB_NA);\n\n\t \n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_kdma, ARRAY_SIZE(gaudi2_pb_kdma),\n\t\t\tNULL, HL_PB_NA);\n\n\t \n\tinstance_offset = mmPDMA1_CORE_BASE - mmPDMA0_CORE_BASE;\n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA, 2, instance_offset,\n\t\t\tgaudi2_pb_pdma0, ARRAY_SIZE(gaudi2_pb_pdma0),\n\t\t\tgaudi2_pb_pdma0_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_pdma0_unsecured_regs));\n\n\t \n\trc |= hl_init_pb_ranges(hdev, HL_PB_SHARED, HL_PB_NA, 2,\n\t\t\tinstance_offset, gaudi2_pb_pdma0_arc,\n\t\t\tARRAY_SIZE(gaudi2_pb_pdma0_arc),\n\t\t\tgaudi2_pb_pdma0_arc_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_pdma0_arc_unsecured_regs));\n\n\t \n\tinstance_offset = mmDCORE0_EDMA1_CORE_BASE - mmDCORE0_EDMA0_CORE_BASE;\n\trc |= hl_init_pb_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET, 2,\n\t\t\tinstance_offset, gaudi2_pb_dcr0_edma0,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_edma0),\n\t\t\tgaudi2_pb_dcr0_edma0_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_edma0_unsecured_regs),\n\t\t\tprop->edma_enabled_mask);\n\n\t \n\trc |= hl_init_pb_ranges_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET, 2,\n\t\t\tinstance_offset, gaudi2_pb_dcr0_edma0_arc,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_edma0_arc),\n\t\t\tgaudi2_pb_dcr0_edma0_arc_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_edma0_arc_unsecured_regs),\n\t\t\tprop->edma_enabled_mask);\n\n\t \n\tinstance_offset = mmDCORE0_MME_SBTE1_BASE - mmDCORE0_MME_SBTE0_BASE;\n\n\tfor (i = 0 ; i < NUM_OF_DCORES * NUM_OF_MME_PER_DCORE ; i++) {\n\t\t \n\t\trc |= hl_init_pb_single_dcore(hdev, (DCORE_OFFSET * i), 5,\n\t\t\t\tinstance_offset, gaudi2_pb_dcr0_mme_sbte,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_sbte), NULL,\n\t\t\t\tHL_PB_NA);\n\n\t\t \n\t\trc |= hl_init_pb_single_dcore(hdev, (DCORE_OFFSET * i),\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_dcr0_mme_eng,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_eng),\n\t\t\t\tgaudi2_pb_dcr0_mme_eng_unsecured_regs,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_eng_unsecured_regs));\n\t}\n\n\t \n\tfor (i = 0 ; i < NUM_OF_DCORES * NUM_OF_MME_PER_DCORE ; i++) {\n\t\t \n\t\trc |= hl_init_pb_single_dcore(hdev, (DCORE_OFFSET * i),\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_dcr0_mme_qm,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_qm),\n\t\t\t\tgaudi2_pb_dcr0_mme_qm_unsecured_regs,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_qm_unsecured_regs));\n\n\t\t \n\t\trc |= hl_init_pb_ranges_single_dcore(hdev, (DCORE_OFFSET * i),\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_dcr0_mme_arc,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_arc),\n\t\t\tgaudi2_pb_dcr0_mme_arc_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_arc_unsecured_regs));\n\t}\n\n\t \n\trc |= hl_init_pb_ranges_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_mme_qm_arc_acp_eng,\n\t\t\tARRAY_SIZE(gaudi2_pb_mme_qm_arc_acp_eng),\n\t\t\tgaudi2_pb_mme_qm_arc_acp_eng_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_mme_qm_arc_acp_eng_unsecured_regs),\n\t\t\t(BIT(NUM_OF_DCORES * NUM_OF_MME_PER_DCORE) - 1));\n\n\t \n\trc |= gaudi2_init_pb_tpc(hdev);\n\trc |= gaudi2_init_pb_tpc_arc(hdev);\n\n\t \n\tinstance_offset = mmDCORE0_SRAM1_BANK_BASE - mmDCORE0_SRAM0_BANK_BASE;\n\trc |= hl_init_pb(hdev, NUM_OF_DCORES, DCORE_OFFSET, 8, instance_offset,\n\t\t\tgaudi2_pb_dcr0_sram0, ARRAY_SIZE(gaudi2_pb_dcr0_sram0),\n\t\t\tNULL, HL_PB_NA);\n\n\t \n\trc |= hl_init_pb(hdev, NUM_OF_DCORES, DCORE_OFFSET,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_dcr0_sm_mstr_if,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_sm_mstr_if),\n\t\t\tNULL, HL_PB_NA);\n\n\t \n\n\t \n\trc |= hl_init_pb_ranges(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_dcr0_sm_glbl,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_sm_glbl),\n\t\t\tgaudi2_pb_dcr0_sm_glbl_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_sm_glbl_unsecured_regs));\n\n\t \n\trc |= hl_init_pb_ranges(hdev, NUM_OF_DCORES - 1, DCORE_OFFSET,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_dcr1_sm_glbl,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr1_sm_glbl),\n\t\t\tgaudi2_pb_dcr_x_sm_glbl_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr_x_sm_glbl_unsecured_regs));\n\n\t \n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_psoc_global_conf, ARRAY_SIZE(gaudi2_pb_psoc_global_conf),\n\t\t\tNULL, HL_PB_NA);\n\n\tif (!hdev->asic_prop.fw_security_enabled)\n\t\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_psoc, ARRAY_SIZE(gaudi2_pb_psoc),\n\t\t\t\tNULL, HL_PB_NA);\n\n\t \n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_pmmu, ARRAY_SIZE(gaudi2_pb_pmmu),\n\t\t\tNULL, HL_PB_NA);\n\n\t \n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_pmmu_pll, ARRAY_SIZE(gaudi2_pb_pmmu_pll),\n\t\t\tNULL, HL_PB_NA);\n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_xbar_pll, ARRAY_SIZE(gaudi2_pb_xbar_pll),\n\t\t\tNULL, HL_PB_NA);\n\n\tif (!hdev->asic_prop.fw_security_enabled) {\n\t\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_psoc_pll, ARRAY_SIZE(gaudi2_pb_psoc_pll),\n\t\t\t\tNULL, HL_PB_NA);\n\t\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_xft_pll, ARRAY_SIZE(gaudi2_pb_xft_pll),\n\t\t\t\tNULL, HL_PB_NA);\n\t}\n\n\t \n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_pcie, ARRAY_SIZE(gaudi2_pb_pcie),\n\t\t\tgaudi2_pb_pcie_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_pcie_unsecured_regs));\n\n\t \n\tif (!hdev->asic_prop.fw_security_enabled) {\n\t\tinstance_offset = mmDCORE1_XFT_BASE - mmDCORE0_XFT_BASE;\n\t\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA, 4, instance_offset,\n\t\t\t\tgaudi2_pb_thermal_sensor0,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_thermal_sensor0), NULL, HL_PB_NA);\n\t}\n\n\t \n\tinstance_offset = mmARC_FARM_ARC1_AUX_BASE - mmARC_FARM_ARC0_AUX_BASE;\n\trc |= hl_init_pb_ranges(hdev, HL_PB_SHARED, HL_PB_NA,\n\t\t\tNUM_OF_ARC_FARMS_ARC,\n\t\t\tinstance_offset, gaudi2_pb_arc_sched,\n\t\t\tARRAY_SIZE(gaudi2_pb_arc_sched),\n\t\t\tgaudi2_pb_arc_sched_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_arc_sched_unsecured_regs));\n\n\t \n\tinstance_offset = mmXBAR_MID_1_BASE - mmXBAR_MID_0_BASE;\n\trc |= hl_init_pb(hdev, HL_PB_SHARED, HL_PB_NA, NUM_OF_XBAR,\n\t\t\tinstance_offset, gaudi2_pb_xbar_mid,\n\t\t\tARRAY_SIZE(gaudi2_pb_xbar_mid),\n\t\t\tgaudi2_pb_xbar_mid_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_xbar_mid_unsecured_regs));\n\n\t \n\tinstance_offset = mmXBAR_EDGE_1_BASE - mmXBAR_EDGE_0_BASE;\n\trc |= hl_init_pb_with_mask(hdev, HL_PB_SHARED, HL_PB_NA, NUM_OF_XBAR,\n\t\t\tinstance_offset, gaudi2_pb_xbar_edge,\n\t\t\tARRAY_SIZE(gaudi2_pb_xbar_edge),\n\t\t\tgaudi2_pb_xbar_edge_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_xbar_edge_unsecured_regs),\n\t\t\tprop->xbar_edge_enabled_mask);\n\n\t \n\trc |= hl_init_pb_with_mask(hdev, NIC_NUMBER_OF_MACROS, NIC_OFFSET,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_nic0, ARRAY_SIZE(gaudi2_pb_nic0),\n\t\t\tNULL, HL_PB_NA, hdev->nic_ports_mask);\n\n\t \n\trc |= hl_init_pb_with_mask(hdev, NIC_NUMBER_OF_MACROS, NIC_OFFSET,\n\t\t\tNIC_NUMBER_OF_QM_PER_MACRO, NIC_QM_OFFSET,\n\t\t\tgaudi2_pb_nic0_qm_qpc, ARRAY_SIZE(gaudi2_pb_nic0_qm_qpc),\n\t\t\tgaudi2_pb_nic0_qm_qpc_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_nic0_qm_qpc_unsecured_regs),\n\t\t\thdev->nic_ports_mask);\n\n\t \n\trc |= hl_init_pb_ranges_with_mask(hdev, NIC_NUMBER_OF_MACROS,\n\t\t\tNIC_OFFSET, NIC_NUMBER_OF_QM_PER_MACRO, NIC_QM_OFFSET,\n\t\t\tgaudi2_pb_nic0_qm_arc_aux0,\n\t\t\tARRAY_SIZE(gaudi2_pb_nic0_qm_arc_aux0),\n\t\t\tgaudi2_pb_nic0_qm_arc_aux0_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_nic0_qm_arc_aux0_unsecured_regs),\n\t\t\thdev->nic_ports_mask);\n\n\t \n\trc |= hl_init_pb_ranges_with_mask(hdev, NIC_NUMBER_OF_MACROS,\n\t\t\tNIC_OFFSET, NIC_NUMBER_OF_QM_PER_MACRO, NIC_QM_OFFSET,\n\t\t\tgaudi2_pb_nic0_umr,\n\t\t\tARRAY_SIZE(gaudi2_pb_nic0_umr),\n\t\t\tgaudi2_pb_nic0_umr_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_nic0_umr_unsecured_regs),\n\t\t\thdev->nic_ports_mask);\n\n\t \n\tinstance_offset = mmROT1_BASE - mmROT0_BASE;\n\trc |= hl_init_pb_with_mask(hdev, HL_PB_SHARED, HL_PB_NA, NUM_OF_ROT,\n\t\t\tinstance_offset, gaudi2_pb_rot0,\n\t\t\tARRAY_SIZE(gaudi2_pb_rot0),\n\t\t\tgaudi2_pb_rot0_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_rot0_unsecured_regs),\n\t\t\t(BIT(NUM_OF_ROT) - 1));\n\n\t \n\trc |= hl_init_pb_ranges_with_mask(hdev, HL_PB_SHARED,\n\t\t\tHL_PB_NA, NUM_OF_ROT, instance_offset,\n\t\t\tgaudi2_pb_rot0_arc, ARRAY_SIZE(gaudi2_pb_rot0_arc),\n\t\t\tgaudi2_pb_rot0_arc_unsecured_regs,\n\t\t\tARRAY_SIZE(gaudi2_pb_rot0_arc_unsecured_regs),\n\t\t\t(BIT(NUM_OF_ROT) - 1));\n\n\trc |= gaudi2_init_pb_sm_objs(hdev);\n\n\treturn rc;\n}\n\n \nint gaudi2_init_security(struct hl_device *hdev)\n{\n\tint rc;\n\n\trc = gaudi2_init_protection_bits(hdev);\n\tif (rc)\n\t\treturn rc;\n\n\tgaudi2_init_range_registers(hdev);\n\n\treturn 0;\n}\n\nstruct gaudi2_ack_pb_tpc_data {\n\tu32 tpc_regs_array_size;\n\tu32 arc_tpc_regs_array_size;\n};\n\nstatic void gaudi2_ack_pb_tpc_config(struct hl_device *hdev, int dcore, int inst, u32 offset,\n\t\t\t\t\tstruct iterate_module_ctx *ctx)\n{\n\tstruct gaudi2_ack_pb_tpc_data *pb_data = ctx->data;\n\n\thl_ack_pb_single_dcore(hdev, offset, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_dcr0_tpc0, pb_data->tpc_regs_array_size);\n\n\thl_ack_pb_single_dcore(hdev, offset, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_dcr0_tpc0_arc, pb_data->arc_tpc_regs_array_size);\n}\n\nstatic void gaudi2_ack_pb_tpc(struct hl_device *hdev)\n{\n\tstruct iterate_module_ctx tpc_iter = {\n\t\t.fn = &gaudi2_ack_pb_tpc_config,\n\t};\n\tstruct gaudi2_ack_pb_tpc_data data;\n\n\tdata.tpc_regs_array_size = ARRAY_SIZE(gaudi2_pb_dcr0_tpc0);\n\tdata.arc_tpc_regs_array_size = ARRAY_SIZE(gaudi2_pb_dcr0_tpc0_arc);\n\ttpc_iter.data = &data;\n\n\tgaudi2_iterate_tpcs(hdev, &tpc_iter);\n}\n\n \nvoid gaudi2_ack_protection_bits_errors(struct hl_device *hdev)\n{\n\tstruct asic_fixed_properties *prop = &hdev->asic_prop;\n\tu32 instance_offset;\n\tu8 i;\n\n\t \n\tinstance_offset = mmSFT1_HBW_RTR_IF0_RTR_CTRL_BASE - mmSFT0_HBW_RTR_IF0_RTR_CTRL_BASE;\n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, 4, instance_offset,\n\t\t\tgaudi2_pb_sft0, ARRAY_SIZE(gaudi2_pb_sft0));\n\n\t \n\tinstance_offset = mmDCORE0_HIF1_BASE - mmDCORE0_HIF0_BASE;\n\thl_ack_pb_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET,\n\t\t\tNUM_OF_HIF_PER_DCORE, instance_offset,\n\t\t\tgaudi2_pb_dcr0_hif, ARRAY_SIZE(gaudi2_pb_dcr0_hif),\n\t\t\tprop->hmmu_hif_enabled_mask);\n\n\t \n\tinstance_offset = mmDCORE0_RTR1_CTRL_BASE - mmDCORE0_RTR0_CTRL_BASE;\n\thl_ack_pb(hdev, NUM_OF_DCORES, DCORE_OFFSET, 8, instance_offset,\n\t\t\tgaudi2_pb_dcr0_rtr0, ARRAY_SIZE(gaudi2_pb_dcr0_rtr0));\n\n\t \n\thl_ack_pb_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET,\n\t\t\tNUM_OF_HMMU_PER_DCORE, DCORE_HMMU_OFFSET,\n\t\t\tgaudi2_pb_dcr0_hmmu0, ARRAY_SIZE(gaudi2_pb_dcr0_hmmu0),\n\t\t\tprop->hmmu_hif_enabled_mask);\n\n\t \n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_cpu_if, ARRAY_SIZE(gaudi2_pb_cpu_if));\n\tif (!hdev->asic_prop.fw_security_enabled)\n\t\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_cpu, ARRAY_SIZE(gaudi2_pb_cpu));\n\n\t \n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_kdma, ARRAY_SIZE(gaudi2_pb_kdma));\n\n\t \n\tinstance_offset = mmPDMA1_CORE_BASE - mmPDMA0_CORE_BASE;\n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, 2, instance_offset,\n\t\t\tgaudi2_pb_pdma0, ARRAY_SIZE(gaudi2_pb_pdma0));\n\n\t \n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, 2, instance_offset,\n\t\t\tgaudi2_pb_pdma0_arc, ARRAY_SIZE(gaudi2_pb_pdma0_arc));\n\n\t \n\tinstance_offset = mmDCORE0_EDMA1_CORE_BASE - mmDCORE0_EDMA0_CORE_BASE;\n\thl_ack_pb_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET, 2,\n\t\t\tinstance_offset, gaudi2_pb_dcr0_edma0,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_edma0),\n\t\t\tprop->edma_enabled_mask);\n\n\t \n\thl_ack_pb_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET, 2,\n\t\t\tinstance_offset, gaudi2_pb_dcr0_edma0_arc,\n\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_edma0_arc),\n\t\t\tprop->edma_enabled_mask);\n\n\t \n\tinstance_offset = mmDCORE0_MME_SBTE1_BASE - mmDCORE0_MME_SBTE0_BASE;\n\n\tfor (i = 0 ; i < NUM_OF_DCORES * NUM_OF_MME_PER_DCORE ; i++) {\n\t\t \n\t\thl_ack_pb_single_dcore(hdev, (DCORE_OFFSET * i), 5,\n\t\t\t\tinstance_offset, gaudi2_pb_dcr0_mme_sbte,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_sbte));\n\n\t\t \n\t\thl_ack_pb_single_dcore(hdev, (DCORE_OFFSET * i),\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_dcr0_mme_eng,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_eng));\n\t}\n\n\t \n\tfor (i = 0 ; i < NUM_OF_DCORES * NUM_OF_MME_PER_DCORE ; i++) {\n\t\t \n\t\thl_ack_pb_single_dcore(hdev, (DCORE_OFFSET * i),\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_dcr0_mme_qm,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_qm));\n\n\t\t \n\t\thl_ack_pb_single_dcore(hdev, (DCORE_OFFSET * i),\n\t\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_dcr0_mme_arc,\n\t\t\t\tARRAY_SIZE(gaudi2_pb_dcr0_mme_arc));\n\t}\n\n\t \n\thl_ack_pb_with_mask(hdev, NUM_OF_DCORES, DCORE_OFFSET,\n\t\t\tHL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_mme_qm_arc_acp_eng,\n\t\t\tARRAY_SIZE(gaudi2_pb_mme_qm_arc_acp_eng),\n\t\t\t(BIT(NUM_OF_DCORES * NUM_OF_MME_PER_DCORE) - 1));\n\n\t \n\tgaudi2_ack_pb_tpc(hdev);\n\n\t \n\tinstance_offset = mmDCORE0_SRAM1_BANK_BASE - mmDCORE0_SRAM0_BANK_BASE;\n\thl_ack_pb(hdev, NUM_OF_DCORES, DCORE_OFFSET, 8, instance_offset,\n\t\t\tgaudi2_pb_dcr0_sram0, ARRAY_SIZE(gaudi2_pb_dcr0_sram0));\n\n\t \n\thl_ack_pb(hdev, NUM_OF_DCORES, DCORE_OFFSET, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_dcr0_sm_mstr_if, ARRAY_SIZE(gaudi2_pb_dcr0_sm_mstr_if));\n\n\t \n\thl_ack_pb(hdev, NUM_OF_DCORES, DCORE_OFFSET, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_dcr0_sm_glbl, ARRAY_SIZE(gaudi2_pb_dcr0_sm_glbl));\n\n\thl_ack_pb(hdev, NUM_OF_DCORES, DCORE_OFFSET, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_dcr0_sm_mstr_if, ARRAY_SIZE(gaudi2_pb_dcr0_sm_mstr_if));\n\n\t \n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_psoc_global_conf, ARRAY_SIZE(gaudi2_pb_psoc_global_conf));\n\tif (!hdev->asic_prop.fw_security_enabled)\n\t\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_psoc, ARRAY_SIZE(gaudi2_pb_psoc));\n\n\t \n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_pmmu, ARRAY_SIZE(gaudi2_pb_pmmu));\n\n\t \n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_pmmu_pll, ARRAY_SIZE(gaudi2_pb_pmmu_pll));\n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_xbar_pll, ARRAY_SIZE(gaudi2_pb_xbar_pll));\n\tif (!hdev->asic_prop.fw_security_enabled) {\n\t\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_psoc_pll, ARRAY_SIZE(gaudi2_pb_psoc_pll));\n\t\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\t\tgaudi2_pb_xft_pll, ARRAY_SIZE(gaudi2_pb_xft_pll));\n\t}\n\n\t \n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_pcie, ARRAY_SIZE(gaudi2_pb_pcie));\n\n\t \n\tif (!hdev->asic_prop.fw_security_enabled) {\n\t\tinstance_offset = mmDCORE1_XFT_BASE - mmDCORE0_XFT_BASE;\n\t\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, 4, instance_offset,\n\t\t\t\tgaudi2_pb_thermal_sensor0, ARRAY_SIZE(gaudi2_pb_thermal_sensor0));\n\t}\n\n\t \n\tinstance_offset = mmHBM1_MC0_BASE - mmHBM0_MC0_BASE;\n\thl_ack_pb_with_mask(hdev, HL_PB_SHARED, HL_PB_NA, GAUDI2_HBM_NUM,\n\t\t\tinstance_offset, gaudi2_pb_hbm,\n\t\t\tARRAY_SIZE(gaudi2_pb_hbm), prop->dram_enabled_mask);\n\n\t \n\tinstance_offset = mmARC_FARM_ARC1_AUX_BASE - mmARC_FARM_ARC0_AUX_BASE;\n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, NUM_OF_ARC_FARMS_ARC,\n\t\t\tinstance_offset, gaudi2_pb_arc_sched,\n\t\t\tARRAY_SIZE(gaudi2_pb_arc_sched));\n\n\t \n\tinstance_offset = mmXBAR_MID_1_BASE - mmXBAR_MID_0_BASE;\n\thl_ack_pb(hdev, HL_PB_SHARED, HL_PB_NA, NUM_OF_XBAR,\n\t\t\tinstance_offset, gaudi2_pb_xbar_mid,\n\t\t\tARRAY_SIZE(gaudi2_pb_xbar_mid));\n\n\t \n\tinstance_offset = mmXBAR_EDGE_1_BASE - mmXBAR_EDGE_0_BASE;\n\thl_ack_pb_with_mask(hdev, HL_PB_SHARED, HL_PB_NA, NUM_OF_XBAR,\n\t\t\tinstance_offset, gaudi2_pb_xbar_edge,\n\t\t\tARRAY_SIZE(gaudi2_pb_xbar_edge), prop->xbar_edge_enabled_mask);\n\n\t \n\thl_ack_pb_with_mask(hdev, NIC_NUMBER_OF_MACROS, NIC_OFFSET, HL_PB_SINGLE_INSTANCE, HL_PB_NA,\n\t\t\tgaudi2_pb_nic0, ARRAY_SIZE(gaudi2_pb_nic0), hdev->nic_ports_mask);\n\n\t \n\thl_ack_pb_with_mask(hdev, NIC_NUMBER_OF_MACROS, NIC_OFFSET, NIC_NUMBER_OF_QM_PER_MACRO,\n\t\t\tNIC_QM_OFFSET, gaudi2_pb_nic0_qm_qpc, ARRAY_SIZE(gaudi2_pb_nic0_qm_qpc),\n\t\t\thdev->nic_ports_mask);\n\n\t \n\thl_ack_pb_with_mask(hdev, NIC_NUMBER_OF_MACROS, NIC_OFFSET, NIC_NUMBER_OF_QM_PER_MACRO,\n\t\t\tNIC_QM_OFFSET, gaudi2_pb_nic0_qm_arc_aux0,\n\t\t\tARRAY_SIZE(gaudi2_pb_nic0_qm_arc_aux0), hdev->nic_ports_mask);\n\n\t \n\thl_ack_pb_with_mask(hdev, NIC_NUMBER_OF_MACROS, NIC_OFFSET, NIC_NUMBER_OF_QM_PER_MACRO,\n\t\t\tNIC_QM_OFFSET, gaudi2_pb_nic0_umr, ARRAY_SIZE(gaudi2_pb_nic0_umr),\n\t\t\thdev->nic_ports_mask);\n\n\t \n\tinstance_offset = mmROT1_BASE - mmROT0_BASE;\n\thl_ack_pb_with_mask(hdev, HL_PB_SHARED, HL_PB_NA, NUM_OF_ROT, instance_offset,\n\t\t\tgaudi2_pb_rot0, ARRAY_SIZE(gaudi2_pb_rot0), (BIT(NUM_OF_ROT) - 1));\n\n\t \n\thl_ack_pb_with_mask(hdev, HL_PB_SHARED, HL_PB_NA, NUM_OF_ROT, instance_offset,\n\t\t\tgaudi2_pb_rot0_arc, ARRAY_SIZE(gaudi2_pb_rot0_arc), (BIT(NUM_OF_ROT) - 1));\n}\n\n \n\nvoid gaudi2_pb_print_security_errors(struct hl_device *hdev, u32 block_addr, u32 cause,\n\t\t\t\t\tu32 offended_addr)\n{\n\tint i = 0;\n\tconst char *error_format =\n\t\t\"Security error at block 0x%x, offending address 0x%x\\n\"\n\t\t\"Cause 0x%x: %s %s %s %s %s %s %s %s\\n\";\n\tchar *mcause[8] = {\"Unknown\", \"\", \"\", \"\", \"\", \"\", \"\", \"\" };\n\n\tif (!cause)\n\t\treturn;\n\n\tif (cause & SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_RD)\n\t\tmcause[i++] = \"APB_PRIV_RD\";\n\n\tif (cause & SPECIAL_GLBL_ERR_CAUSE_APB_SEC_RD)\n\t\tmcause[i++] = \"APB_SEC_RD\";\n\n\tif (cause & SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_RD)\n\t\tmcause[i++] = \"APB_UNMAPPED_RD\";\n\n\tif (cause & SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_WR)\n\t\tmcause[i++] = \"APB_PRIV_WR\";\n\n\tif (cause & SPECIAL_GLBL_ERR_CAUSE_APB_SEC_WR)\n\t\tmcause[i++] = \"APB_SEC_WR\";\n\n\tif (cause & SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_WR)\n\t\tmcause[i++] = \"APB_UNMAPPED_WR\";\n\n\tif (cause & SPECIAL_GLBL_ERR_CAUSE_EXT_SEC_WR)\n\t\tmcause[i++] = \"EXT_SEC_WR\";\n\n\tif (cause & SPECIAL_GLBL_ERR_CAUSE_EXT_UNMAPPED_WR)\n\t\tmcause[i++] = \"APB_EXT_UNMAPPED_WR\";\n\n\tdev_err_ratelimited(hdev->dev, error_format, block_addr, offended_addr,\n\t\t\tcause, mcause[0], mcause[1], mcause[2], mcause[3],\n\t\t\tmcause[4], mcause[5], mcause[6], mcause[7]);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}