5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (lshift3.vcd) 2 -o (lshift3.cdd) 2 -v (lshift3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 lshift3.v 10 29 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000b 1 0 79 0 80 17 0 ffffffffffffffff 0 1111111000000000 88888888 0 0 ffff 0 1111 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 lshift3.v 14 18 1 
2 2 15 15 15 5005a 1 0 21000 0 0 80 16 aaaaaaaaaaaaaaaa 6666666666666666 aaaa 6666
2 3 15 15 15 10001 0 1 1410 0 0 80 1 a
2 4 15 15 15 1005a 1 37 12 2 3
2 5 16 16 16 20002 1 0 1008 0 0 32 48 5 0
2 6 16 16 16 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 17 17 17 a000b 1 0 1008 0 0 32 48 21 0
2 8 17 17 17 50005 1 1 1010 0 0 80 1 a
2 9 17 17 17 5000b 1 f 1010 7 8 80 18 0 ffffffffffffffff 22222223ffffffff 1111111000000000 0 0 0 ffff 2222 1111 0 0
2 10 17 17 17 10001 0 1 1410 0 0 80 1 a
2 11 17 17 17 1000b 1 37 32 9 10
4 4 11 6 6 4
4 6 0 11 0 4
4 11 0 0 0 4
3 1 main.u$1 "main.u$1" 0 lshift3.v 20 27 1 
