#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x289c670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x289c800 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2892f90 .functor NOT 1, L_0x28cf770, C4<0>, C4<0>, C4<0>;
L_0x28cf500 .functor XOR 1, L_0x28cf3c0, L_0x28cf460, C4<0>, C4<0>;
L_0x28cf660 .functor XOR 1, L_0x28cf500, L_0x28cf5c0, C4<0>, C4<0>;
v0x28cbc10_0 .net *"_ivl_10", 0 0, L_0x28cf5c0;  1 drivers
v0x28cbd10_0 .net *"_ivl_12", 0 0, L_0x28cf660;  1 drivers
v0x28cbdf0_0 .net *"_ivl_2", 0 0, L_0x28cf320;  1 drivers
v0x28cbeb0_0 .net *"_ivl_4", 0 0, L_0x28cf3c0;  1 drivers
v0x28cbf90_0 .net *"_ivl_6", 0 0, L_0x28cf460;  1 drivers
v0x28cc0c0_0 .net *"_ivl_8", 0 0, L_0x28cf500;  1 drivers
v0x28cc1a0_0 .net "a", 0 0, v0x28c9aa0_0;  1 drivers
v0x28cc240_0 .net "b", 0 0, v0x28c9b40_0;  1 drivers
v0x28cc2e0_0 .net "c", 0 0, v0x28c9be0_0;  1 drivers
v0x28cc380_0 .var "clk", 0 0;
v0x28cc420_0 .net "d", 0 0, v0x28c9d50_0;  1 drivers
v0x28cc4c0_0 .net "out_dut", 0 0, L_0x28ced30;  1 drivers
v0x28cc560_0 .net "out_ref", 0 0, L_0x28cd530;  1 drivers
v0x28cc600_0 .var/2u "stats1", 159 0;
v0x28cc6a0_0 .var/2u "strobe", 0 0;
v0x28cc740_0 .net "tb_match", 0 0, L_0x28cf770;  1 drivers
v0x28cc800_0 .net "tb_mismatch", 0 0, L_0x2892f90;  1 drivers
v0x28cc9d0_0 .net "wavedrom_enable", 0 0, v0x28c9e40_0;  1 drivers
v0x28cca70_0 .net "wavedrom_title", 511 0, v0x28c9ee0_0;  1 drivers
L_0x28cf320 .concat [ 1 0 0 0], L_0x28cd530;
L_0x28cf3c0 .concat [ 1 0 0 0], L_0x28cd530;
L_0x28cf460 .concat [ 1 0 0 0], L_0x28ced30;
L_0x28cf5c0 .concat [ 1 0 0 0], L_0x28cd530;
L_0x28cf770 .cmp/eeq 1, L_0x28cf320, L_0x28cf660;
S_0x289c990 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x289c800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x289d110 .functor NOT 1, v0x28c9be0_0, C4<0>, C4<0>, C4<0>;
L_0x28a6490 .functor NOT 1, v0x28c9b40_0, C4<0>, C4<0>, C4<0>;
L_0x28ccc80 .functor AND 1, L_0x289d110, L_0x28a6490, C4<1>, C4<1>;
L_0x28ccd20 .functor NOT 1, v0x28c9d50_0, C4<0>, C4<0>, C4<0>;
L_0x28cce50 .functor NOT 1, v0x28c9aa0_0, C4<0>, C4<0>, C4<0>;
L_0x28ccf50 .functor AND 1, L_0x28ccd20, L_0x28cce50, C4<1>, C4<1>;
L_0x28cd030 .functor OR 1, L_0x28ccc80, L_0x28ccf50, C4<0>, C4<0>;
L_0x28cd0f0 .functor AND 1, v0x28c9aa0_0, v0x28c9be0_0, C4<1>, C4<1>;
L_0x28cd1b0 .functor AND 1, L_0x28cd0f0, v0x28c9d50_0, C4<1>, C4<1>;
L_0x28cd270 .functor OR 1, L_0x28cd030, L_0x28cd1b0, C4<0>, C4<0>;
L_0x28cd3e0 .functor AND 1, v0x28c9b40_0, v0x28c9be0_0, C4<1>, C4<1>;
L_0x28cd450 .functor AND 1, L_0x28cd3e0, v0x28c9d50_0, C4<1>, C4<1>;
L_0x28cd530 .functor OR 1, L_0x28cd270, L_0x28cd450, C4<0>, C4<0>;
v0x2893200_0 .net *"_ivl_0", 0 0, L_0x289d110;  1 drivers
v0x28932a0_0 .net *"_ivl_10", 0 0, L_0x28ccf50;  1 drivers
v0x28c8290_0 .net *"_ivl_12", 0 0, L_0x28cd030;  1 drivers
v0x28c8350_0 .net *"_ivl_14", 0 0, L_0x28cd0f0;  1 drivers
v0x28c8430_0 .net *"_ivl_16", 0 0, L_0x28cd1b0;  1 drivers
v0x28c8560_0 .net *"_ivl_18", 0 0, L_0x28cd270;  1 drivers
v0x28c8640_0 .net *"_ivl_2", 0 0, L_0x28a6490;  1 drivers
v0x28c8720_0 .net *"_ivl_20", 0 0, L_0x28cd3e0;  1 drivers
v0x28c8800_0 .net *"_ivl_22", 0 0, L_0x28cd450;  1 drivers
v0x28c88e0_0 .net *"_ivl_4", 0 0, L_0x28ccc80;  1 drivers
v0x28c89c0_0 .net *"_ivl_6", 0 0, L_0x28ccd20;  1 drivers
v0x28c8aa0_0 .net *"_ivl_8", 0 0, L_0x28cce50;  1 drivers
v0x28c8b80_0 .net "a", 0 0, v0x28c9aa0_0;  alias, 1 drivers
v0x28c8c40_0 .net "b", 0 0, v0x28c9b40_0;  alias, 1 drivers
v0x28c8d00_0 .net "c", 0 0, v0x28c9be0_0;  alias, 1 drivers
v0x28c8dc0_0 .net "d", 0 0, v0x28c9d50_0;  alias, 1 drivers
v0x28c8e80_0 .net "out", 0 0, L_0x28cd530;  alias, 1 drivers
S_0x28c8fe0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x289c800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28c9aa0_0 .var "a", 0 0;
v0x28c9b40_0 .var "b", 0 0;
v0x28c9be0_0 .var "c", 0 0;
v0x28c9cb0_0 .net "clk", 0 0, v0x28cc380_0;  1 drivers
v0x28c9d50_0 .var "d", 0 0;
v0x28c9e40_0 .var "wavedrom_enable", 0 0;
v0x28c9ee0_0 .var "wavedrom_title", 511 0;
S_0x28c9280 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x28c8fe0;
 .timescale -12 -12;
v0x28c94e0_0 .var/2s "count", 31 0;
E_0x2897510/0 .event negedge, v0x28c9cb0_0;
E_0x2897510/1 .event posedge, v0x28c9cb0_0;
E_0x2897510 .event/or E_0x2897510/0, E_0x2897510/1;
E_0x2897740 .event negedge, v0x28c9cb0_0;
E_0x287f9f0 .event posedge, v0x28c9cb0_0;
S_0x28c95e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28c8fe0;
 .timescale -12 -12;
v0x28c97e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28c98c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28c8fe0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28ca040 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x289c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28cd690 .functor AND 1, v0x28c9aa0_0, L_0x28cd700, L_0x28cd7f0, v0x28c9d50_0;
L_0x28cd8e0 .functor AND 1, v0x28c9aa0_0, L_0x28cdb70, v0x28c9be0_0, v0x28c9d50_0;
L_0x28cdc60 .functor AND 1, L_0x28cde10, v0x28c9b40_0, v0x28c9be0_0, v0x28c9d50_0;
L_0x28ce040 .functor AND 1, v0x28c9aa0_0, v0x28c9b40_0, L_0x28ce170, L_0x28ce260;
L_0x28ce390 .functor AND 1, v0x28c9aa0_0, v0x28c9b40_0, v0x28c9be0_0, v0x28c9d50_0;
L_0x28ce400 .functor AND 1, L_0x28ce540, v0x28c9b40_0, L_0x28ce630, v0x28c9d50_0;
L_0x28ce770 .functor AND 1, v0x28c9aa0_0, L_0x28ce840, L_0x28ce930, L_0x28cea80;
L_0x28ceb20 .functor AND 1, L_0x28cec40, v0x28c9b40_0, L_0x28ceda0, L_0x28cee90;
L_0x28ced30/0/0 .functor OR 1, L_0x28cd690, L_0x28cd8e0, L_0x28cdc60, L_0x28ce040;
L_0x28ced30/0/4 .functor OR 1, L_0x28ce390, L_0x28ce400, L_0x28ce770, L_0x28ceb20;
L_0x28ced30 .functor OR 1, L_0x28ced30/0/0, L_0x28ced30/0/4, C4<0>, C4<0>;
v0x28ca330_0 .net *"_ivl_1", 0 0, L_0x28cd700;  1 drivers
v0x28ca3f0_0 .net *"_ivl_11", 0 0, L_0x28ce260;  1 drivers
v0x28ca4b0_0 .net *"_ivl_13", 0 0, L_0x28ce540;  1 drivers
v0x28ca580_0 .net *"_ivl_15", 0 0, L_0x28ce630;  1 drivers
v0x28ca640_0 .net *"_ivl_17", 0 0, L_0x28ce840;  1 drivers
v0x28ca750_0 .net *"_ivl_19", 0 0, L_0x28ce930;  1 drivers
v0x28ca810_0 .net *"_ivl_21", 0 0, L_0x28cea80;  1 drivers
v0x28ca8d0_0 .net *"_ivl_23", 0 0, L_0x28cec40;  1 drivers
v0x28ca990_0 .net *"_ivl_25", 0 0, L_0x28ceda0;  1 drivers
v0x28caa50_0 .net *"_ivl_27", 0 0, L_0x28cee90;  1 drivers
v0x28cab10_0 .net *"_ivl_3", 0 0, L_0x28cd7f0;  1 drivers
v0x28cabd0_0 .net *"_ivl_5", 0 0, L_0x28cdb70;  1 drivers
v0x28cac90_0 .net *"_ivl_7", 0 0, L_0x28cde10;  1 drivers
v0x28cad50_0 .net *"_ivl_9", 0 0, L_0x28ce170;  1 drivers
v0x28cae10_0 .net "a", 0 0, v0x28c9aa0_0;  alias, 1 drivers
v0x28caeb0_0 .net "b", 0 0, v0x28c9b40_0;  alias, 1 drivers
v0x28cafa0_0 .net "c", 0 0, v0x28c9be0_0;  alias, 1 drivers
v0x28cb1a0_0 .net "d", 0 0, v0x28c9d50_0;  alias, 1 drivers
v0x28cb290_0 .net "out", 0 0, L_0x28ced30;  alias, 1 drivers
v0x28cb350_0 .net "w1", 0 0, L_0x28cd690;  1 drivers
v0x28cb410_0 .net "w2", 0 0, L_0x28cd8e0;  1 drivers
v0x28cb4d0_0 .net "w3", 0 0, L_0x28cdc60;  1 drivers
v0x28cb590_0 .net "w4", 0 0, L_0x28ce040;  1 drivers
v0x28cb650_0 .net "w5", 0 0, L_0x28ce390;  1 drivers
v0x28cb710_0 .net "w6", 0 0, L_0x28ce400;  1 drivers
v0x28cb7d0_0 .net "w7", 0 0, L_0x28ce770;  1 drivers
v0x28cb890_0 .net "w8", 0 0, L_0x28ceb20;  1 drivers
L_0x28cd700 .reduce/nor v0x28c9b40_0;
L_0x28cd7f0 .reduce/nor v0x28c9be0_0;
L_0x28cdb70 .reduce/nor v0x28c9b40_0;
L_0x28cde10 .reduce/nor v0x28c9aa0_0;
L_0x28ce170 .reduce/nor v0x28c9be0_0;
L_0x28ce260 .reduce/nor v0x28c9d50_0;
L_0x28ce540 .reduce/nor v0x28c9aa0_0;
L_0x28ce630 .reduce/nor v0x28c9be0_0;
L_0x28ce840 .reduce/nor v0x28c9b40_0;
L_0x28ce930 .reduce/nor v0x28c9be0_0;
L_0x28cea80 .reduce/nor v0x28c9d50_0;
L_0x28cec40 .reduce/nor v0x28c9aa0_0;
L_0x28ceda0 .reduce/nor v0x28c9be0_0;
L_0x28cee90 .reduce/nor v0x28c9d50_0;
S_0x28cb9f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x289c800;
 .timescale -12 -12;
E_0x28972b0 .event anyedge, v0x28cc6a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28cc6a0_0;
    %nor/r;
    %assign/vec4 v0x28cc6a0_0, 0;
    %wait E_0x28972b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28c8fe0;
T_3 ;
    %fork t_1, S_0x28c9280;
    %jmp t_0;
    .scope S_0x28c9280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c94e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c9be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c9b40_0, 0;
    %assign/vec4 v0x28c9aa0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x287f9f0;
    %load/vec4 v0x28c94e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x28c94e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28c9d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c9be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c9b40_0, 0;
    %assign/vec4 v0x28c9aa0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2897740;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28c98c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2897510;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28c9aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c9b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28c9be0_0, 0;
    %assign/vec4 v0x28c9d50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x28c8fe0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x289c800;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cc380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cc6a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x289c800;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28cc380_0;
    %inv;
    %store/vec4 v0x28cc380_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x289c800;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28c9cb0_0, v0x28cc800_0, v0x28cc1a0_0, v0x28cc240_0, v0x28cc2e0_0, v0x28cc420_0, v0x28cc560_0, v0x28cc4c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x289c800;
T_7 ;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x289c800;
T_8 ;
    %wait E_0x2897510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cc600_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cc600_0, 4, 32;
    %load/vec4 v0x28cc740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cc600_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cc600_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cc600_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28cc560_0;
    %load/vec4 v0x28cc560_0;
    %load/vec4 v0x28cc4c0_0;
    %xor;
    %load/vec4 v0x28cc560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cc600_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28cc600_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cc600_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response33/top_module.sv";
