// Seed: 3017645115
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  inout wire id_2;
  inout wire id_1;
  assign #id_4 id_1 = -1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  buf primCall (id_1, id_3);
  logic [1 : 1 'b0] id_2 = 1'b0;
  wire [1  ^  1 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  output wire id_2;
  output supply0 id_1;
  assign id_1 = 1;
endmodule
