
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005f8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          0000055a  00800100  00800100  0000066c  2**0
                  ALLOC
  2 .stab         0000096c  00000000  00000000  0000066c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000006d  00000000  00000000  00000fd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000040  00000000  00000000  00001045  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000007b  00000000  00000000  00001085  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000029a  00000000  00000000  00001100  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000012f  00000000  00000000  0000139a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000292  00000000  00000000  000014c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000070  00000000  00000000  0000175c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000014c  00000000  00000000  000017cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000072  00000000  00000000  00001918  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  0000198a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   8:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  10:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  14:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  18:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  1c:	0c 94 88 00 	jmp	0x110	; 0x110 <__vector_7>
  20:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  24:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  28:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  2c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  30:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  34:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  38:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  3c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  40:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  44:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  48:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  4c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  50:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  54:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  58:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  5c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  60:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  64:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61
  74:	0e 94 40 00 	call	0x80	; 0x80 <main>
  78:	0c 94 fa 02 	jmp	0x5f4	; 0x5f4 <_exit>

0000007c <__bad_interrupt>:
  7c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000080 <main>:



int main(void) {
    
	Kernel_Init();
  80:	0e 94 4b 02 	call	0x496	; 0x496 <Kernel_Init>
    
	Kernel_Task_Create(Tasks_Task1,  3);
  84:	87 e7       	ldi	r24, 0x77	; 119
  86:	90 e0       	ldi	r25, 0x00	; 0
  88:	63 e0       	ldi	r22, 0x03	; 3
  8a:	0e 94 8f 01 	call	0x31e	; 0x31e <Kernel_Task_Create>
	Kernel_Task_Create(Tasks_Task2,  2);
  8e:	86 e6       	ldi	r24, 0x66	; 102
  90:	90 e0       	ldi	r25, 0x00	; 0
  92:	62 e0       	ldi	r22, 0x02	; 2
  94:	0e 94 8f 01 	call	0x31e	; 0x31e <Kernel_Task_Create>
	Kernel_Task_Create(Tasks_Task3,  1);
  98:	85 e5       	ldi	r24, 0x55	; 85
  9a:	90 e0       	ldi	r25, 0x00	; 0
  9c:	61 e0       	ldi	r22, 0x01	; 1
  9e:	0e 94 8f 01 	call	0x31e	; 0x31e <Kernel_Task_Create>
	
	Kernel_Start_Tasks();
  a2:	0e 94 07 02 	call	0x40e	; 0x40e <Kernel_Start_Tasks>
  a6:	ff cf       	rjmp	.-2      	; 0xa6 <KER_RLD+0x24>

000000a8 <Tasks_Disable_Peripherals>:



void Tasks_Disable_Peripherals(void){
  
}
  a8:	08 95       	ret

000000aa <Tasks_Task3>:
    Kernel_Task_Sleep(20/KER_TICK_TIME);
    
  }
}

void Tasks_Task3(void){
  aa:	1f 93       	push	r17
  
  uint8_t temp;
  DDRC  |= (1<<2);
  ac:	3a 9a       	sbi	0x07, 2	; 7
  PORTC &=~(1<<2);
  ae:	42 98       	cbi	0x08, 2	; 8
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
  b0:	15 e0       	ldi	r17, 0x05	; 5
  
  while(1){
    
    temp = SREG;
  b2:	8f b7       	in	r24, 0x3f	; 63
    cli();
  b4:	f8 94       	cli
    PORTC |= (1<<2);
  b6:	42 9a       	sbi	0x08, 2	; 8
  b8:	91 2f       	mov	r25, r17
  ba:	9a 95       	dec	r25
  bc:	f1 f7       	brne	.-4      	; 0xba <SRASSR+0x4>
    _delay_us(2);
    PORTC &=~(1<<2);
  be:	42 98       	cbi	0x08, 2	; 8
    SREG = temp;
  c0:	8f bf       	out	0x3f, r24	; 63
    Kernel_Task_Sleep(40/KER_TICK_TIME);
  c2:	88 e2       	ldi	r24, 0x28	; 40
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <Kernel_Task_Sleep>
  ca:	f3 cf       	rjmp	.-26     	; 0xb2 <SRTCNT2>

000000cc <Tasks_Task2>:
    Kernel_Task_Sleep(50/KER_TICK_TIME);
    
  }
}

void Tasks_Task2(void){
  cc:	1f 93       	push	r17
  
  uint8_t temp;
  DDRC  |= (1<<1);
  ce:	39 9a       	sbi	0x07, 1	; 7
  PORTC &=~(1<<1);
  d0:	41 98       	cbi	0x08, 1	; 8
  d2:	15 e0       	ldi	r17, 0x05	; 5
  
  while(1){
    
    temp = SREG;
  d4:	8f b7       	in	r24, 0x3f	; 63
    cli();
  d6:	f8 94       	cli
    PORTC |= (1<<1);
  d8:	41 9a       	sbi	0x08, 1	; 8
  da:	91 2f       	mov	r25, r17
  dc:	9a 95       	dec	r25
  de:	f1 f7       	brne	.-4      	; 0xdc <Tasks_Task2+0x10>
    _delay_us(2);
    PORTC &=~(1<<1);
  e0:	41 98       	cbi	0x08, 1	; 8
    SREG = temp;
  e2:	8f bf       	out	0x3f, r24	; 63
    Kernel_Task_Sleep(20/KER_TICK_TIME);
  e4:	84 e1       	ldi	r24, 0x14	; 20
  e6:	90 e0       	ldi	r25, 0x00	; 0
  e8:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <Kernel_Task_Sleep>
  ec:	f3 cf       	rjmp	.-26     	; 0xd4 <Tasks_Task2+0x8>

000000ee <Tasks_Task1>:
void Tasks_Disable_Peripherals(void){
  
}


void Tasks_Task1(void){
  ee:	1f 93       	push	r17
  
  uint8_t temp;
  DDRC  |= (1<<0);
  f0:	38 9a       	sbi	0x07, 0	; 7
  PORTC &=~(1<<0);
  f2:	40 98       	cbi	0x08, 0	; 8
  f4:	15 e0       	ldi	r17, 0x05	; 5
  
  while(1){
    
    temp = SREG;
  f6:	8f b7       	in	r24, 0x3f	; 63
    cli();
  f8:	f8 94       	cli
    PORTC |= (1<<0);
  fa:	40 9a       	sbi	0x08, 0	; 8
  fc:	91 2f       	mov	r25, r17
  fe:	9a 95       	dec	r25
 100:	f1 f7       	brne	.-4      	; 0xfe <Tasks_Task1+0x10>
    _delay_us(2);
    PORTC &=~(1<<0);
 102:	40 98       	cbi	0x08, 0	; 8
    SREG = temp;
 104:	8f bf       	out	0x3f, r24	; 63
    Kernel_Task_Sleep(50/KER_TICK_TIME);
 106:	82 e3       	ldi	r24, 0x32	; 50
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <Kernel_Task_Sleep>
 10e:	f3 cf       	rjmp	.-26     	; 0xf6 <Tasks_Task1+0x8>

00000110 <__vector_7>:
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                 
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_ISR_EXECUTABLES
 110:	58 9a       	sbi	0x0b, 0	; 11
 112:	0f 92       	push	r0
 114:	0f b6       	in	r0, 0x3f	; 63
 116:	0f 92       	push	r0
 118:	1f 92       	push	r1
 11a:	11 24       	eor	r1, r1
 11c:	2f 92       	push	r2
 11e:	3f 92       	push	r3
 120:	4f 92       	push	r4
 122:	5f 92       	push	r5
 124:	6f 92       	push	r6
 126:	7f 92       	push	r7
 128:	8f 92       	push	r8
 12a:	9f 92       	push	r9
 12c:	af 92       	push	r10
 12e:	bf 92       	push	r11
 130:	cf 92       	push	r12
 132:	df 92       	push	r13
 134:	ef 92       	push	r14
 136:	ff 92       	push	r15
 138:	0f 93       	push	r16
 13a:	1f 93       	push	r17
 13c:	2f 93       	push	r18
 13e:	3f 93       	push	r19
 140:	4f 93       	push	r20
 142:	5f 93       	push	r21
 144:	6f 93       	push	r22
 146:	7f 93       	push	r23
 148:	8f 93       	push	r24
 14a:	9f 93       	push	r25
 14c:	af 93       	push	r26
 14e:	bf 93       	push	r27
 150:	cf 93       	push	r28
 152:	df 93       	push	r29
 154:	ef 93       	push	r30
 156:	ff 93       	push	r31
 158:	e0 e1       	ldi	r30, 0x10	; 16
 15a:	f1 e0       	ldi	r31, 0x01	; 1
 15c:	20 91 07 01 	lds	r18, 0x0107
 160:	22 0f       	add	r18, r18
 162:	e2 0f       	add	r30, r18
 164:	20 e0       	ldi	r18, 0x00	; 0
 166:	f2 1f       	adc	r31, r18
 168:	2d b7       	in	r18, 0x3d	; 61
 16a:	3e b7       	in	r19, 0x3e	; 62
 16c:	20 83       	st	Z, r18
 16e:	31 83       	std	Z+1, r19	; 0x01
 170:	80 e0       	ldi	r24, 0x00	; 0
 172:	2f ef       	ldi	r18, 0xFF	; 255
 174:	20 93 09 01 	sts	0x0109, r18
 178:	20 e0       	ldi	r18, 0x00	; 0
 17a:	20 93 0a 01 	sts	0x010A, r18
 17e:	58 2f       	mov	r21, r24

00000180 <_KER_SCH_LOOP6>:
 180:	20 93 07 01 	sts	0x0107, r18
 184:	85 2f       	mov	r24, r21
 186:	e6 e4       	ldi	r30, 0x46	; 70
 188:	f1 e0       	ldi	r31, 0x01	; 1
 18a:	20 91 07 01 	lds	r18, 0x0107
 18e:	22 0f       	add	r18, r18
 190:	e2 0f       	add	r30, r18
 192:	20 e0       	ldi	r18, 0x00	; 0
 194:	f2 1f       	adc	r31, r18
 196:	20 81       	ld	r18, Z
 198:	31 81       	ldd	r19, Z+1	; 0x01
 19a:	42 2f       	mov	r20, r18
 19c:	43 2b       	or	r20, r19
 19e:	59 f0       	breq	.+22     	; 0x1b6 <_VAL_NULL6>
 1a0:	81 30       	cpi	r24, 0x01	; 1
 1a2:	99 f0       	breq	.+38     	; 0x1ca <_VAL_NOT_NULL6>
 1a4:	41 e0       	ldi	r20, 0x01	; 1
 1a6:	24 1b       	sub	r18, r20
 1a8:	40 e0       	ldi	r20, 0x00	; 0
 1aa:	34 0b       	sbc	r19, r20
 1ac:	20 83       	st	Z, r18
 1ae:	31 83       	std	Z+1, r19	; 0x01
 1b0:	42 2f       	mov	r20, r18
 1b2:	43 2b       	or	r20, r19
 1b4:	51 f4       	brne	.+20     	; 0x1ca <_VAL_NOT_NULL6>

000001b6 <_VAL_NULL6>:
 1b6:	e2 e3       	ldi	r30, 0x32	; 50
 1b8:	f1 e0       	ldi	r31, 0x01	; 1
 1ba:	20 91 07 01 	lds	r18, 0x0107
 1be:	e2 0f       	add	r30, r18
 1c0:	20 e0       	ldi	r18, 0x00	; 0
 1c2:	f2 1f       	adc	r31, r18
 1c4:	81 e0       	ldi	r24, 0x01	; 1
 1c6:	80 83       	st	Z, r24
 1c8:	08 c0       	rjmp	.+16     	; 0x1da <_EXIT_SLP_TIME6>

000001ca <_VAL_NOT_NULL6>:
 1ca:	e2 e3       	ldi	r30, 0x32	; 50
 1cc:	f1 e0       	ldi	r31, 0x01	; 1
 1ce:	20 91 07 01 	lds	r18, 0x0107
 1d2:	e2 0f       	add	r30, r18
 1d4:	20 e0       	ldi	r18, 0x00	; 0
 1d6:	f2 1f       	adc	r31, r18
 1d8:	80 81       	ld	r24, Z

000001da <_EXIT_SLP_TIME6>:






 1da:	81 30       	cpi	r24, 0x01	; 1
 1dc:	19 f0       	breq	.+6      	; 0x1e4 <_KER_CALC_PRIO6>
 1de:	84 30       	cpi	r24, 0x04	; 4
 1e0:	09 f0       	breq	.+2      	; 0x1e4 <_KER_CALC_PRIO6>
 1e2:	12 c0       	rjmp	.+36     	; 0x208 <_KER_SCH_NEXT6>

000001e4 <_KER_CALC_PRIO6>:
 1e4:	ec e3       	ldi	r30, 0x3C	; 60
 1e6:	f1 e0       	ldi	r31, 0x01	; 1
 1e8:	20 e0       	ldi	r18, 0x00	; 0
 1ea:	80 91 07 01 	lds	r24, 0x0107
 1ee:	e8 0f       	add	r30, r24
 1f0:	f2 1f       	adc	r31, r18
 1f2:	80 81       	ld	r24, Z
 1f4:	20 91 09 01 	lds	r18, 0x0109
 1f8:	82 17       	cp	r24, r18
 1fa:	30 f4       	brcc	.+12     	; 0x208 <_KER_SCH_NEXT6>
 1fc:	80 93 09 01 	sts	0x0109, r24
 200:	20 91 07 01 	lds	r18, 0x0107
 204:	20 93 0a 01 	sts	0x010A, r18

00000208 <_KER_SCH_NEXT6>:
 208:	20 91 07 01 	lds	r18, 0x0107
 20c:	23 95       	inc	r18
 20e:	30 91 08 01 	lds	r19, 0x0108
 212:	23 17       	cp	r18, r19
 214:	08 f4       	brcc	.+2      	; 0x218 <_KER_SCH_EXIT6>
 216:	b4 cf       	rjmp	.-152    	; 0x180 <_KER_SCH_LOOP6>

00000218 <_KER_SCH_EXIT6>:
 218:	20 91 0a 01 	lds	r18, 0x010A
 21c:	20 93 07 01 	sts	0x0107, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                 
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_ISR_EXECUTABLES
 220:	e0 e1       	ldi	r30, 0x10	; 16
 222:	f1 e0       	ldi	r31, 0x01	; 1
 224:	20 91 07 01 	lds	r18, 0x0107
 228:	22 0f       	add	r18, r18
 22a:	e2 0f       	add	r30, r18
 22c:	20 e0       	ldi	r18, 0x00	; 0
 22e:	f2 1f       	adc	r31, r18
 230:	20 81       	ld	r18, Z
 232:	31 81       	ldd	r19, Z+1	; 0x01
 234:	2d bf       	out	0x3d, r18	; 61
 236:	3e bf       	out	0x3e, r19	; 62
 238:	ff 91       	pop	r31
 23a:	ef 91       	pop	r30
 23c:	df 91       	pop	r29
 23e:	cf 91       	pop	r28
 240:	bf 91       	pop	r27
 242:	af 91       	pop	r26
 244:	9f 91       	pop	r25
 246:	8f 91       	pop	r24
 248:	7f 91       	pop	r23
 24a:	6f 91       	pop	r22
 24c:	5f 91       	pop	r21
 24e:	4f 91       	pop	r20
 250:	3f 91       	pop	r19
 252:	2f 91       	pop	r18
 254:	1f 91       	pop	r17
 256:	0f 91       	pop	r16
 258:	ff 90       	pop	r15
 25a:	ef 90       	pop	r14
 25c:	df 90       	pop	r13
 25e:	cf 90       	pop	r12
 260:	bf 90       	pop	r11
 262:	af 90       	pop	r10
 264:	9f 90       	pop	r9
 266:	8f 90       	pop	r8
 268:	7f 90       	pop	r7
 26a:	6f 90       	pop	r6
 26c:	5f 90       	pop	r5
 26e:	4f 90       	pop	r4
 270:	3f 90       	pop	r3
 272:	2f 90       	pop	r2
 274:	1f 90       	pop	r1
 276:	0f 90       	pop	r0
 278:	0f be       	out	0x3f, r0	; 63
 27a:	0f 90       	pop	r0
 27c:	58 98       	cbi	0x0b, 0	; 11
		RETI                                              ;return from interrupt  (  4 clocks) 
 27e:	18 95       	reti

00000280 <Kernel_Tick_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
 280:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
 282:	58 98       	cbi	0x0b, 0	; 11
 284:	50 9a       	sbi	0x0a, 0	; 10
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 286:	a0 91 24 01 	lds	r26, 0x0124
 28a:	b0 91 25 01 	lds	r27, 0x0125
 28e:	2d b7       	in	r18, 0x3d	; 61
 290:	3e b7       	in	r19, 0x3e	; 62
 292:	2d 93       	st	X+, r18
 294:	3d 93       	st	X+, r19
 296:	ed 93       	st	X+, r30
 298:	fd 93       	st	X+, r31
 29a:	a0 93 24 01 	sts	0x0124, r26
 29e:	b0 93 25 01 	sts	0x0125, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
 2a2:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
 2a4:	20 93 00 01 	sts	0x0100, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
 2a8:	20 93 01 01 	sts	0x0101, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
 2ac:	20 93 02 01 	sts	0x0102, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
 2b0:	20 93 03 01 	sts	0x0103, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
 2b4:	20 93 04 01 	sts	0x0104, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
 2b8:	20 93 05 01 	sts	0x0105, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
 2bc:	20 93 06 01 	sts	0x0106, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
 2c0:	20 93 07 01 	sts	0x0107, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
 2c4:	20 93 08 01 	sts	0x0108, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
 2c8:	20 93 09 01 	sts	0x0109, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
 2cc:	20 93 0a 01 	sts	0x010A, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
 2d0:	20 93 0b 01 	sts	0x010B, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
 2d4:	20 93 0c 01 	sts	0x010C, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
 2d8:	20 93 0d 01 	sts	0x010D, r18
		;clear all timer registers                                                             
        #ifdef KER_WDT_AS_TICK_SRC                                                             
		KER_WDT_DISABLE                                                                        
		#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)         
        KER_TIMER2_DISABLE                                                                     
 2dc:	20 e0       	ldi	r18, 0x00	; 0
 2de:	20 93 70 00 	sts	0x0070, r18
 2e2:	20 e0       	ldi	r18, 0x00	; 0
 2e4:	20 93 b1 00 	sts	0x00B1, r18
 2e8:	20 e0       	ldi	r18, 0x00	; 0
 2ea:	20 93 b6 00 	sts	0x00B6, r18
 2ee:	20 e0       	ldi	r18, 0x00	; 0
 2f0:	20 93 b4 00 	sts	0x00B4, r18
 2f4:	20 93 b2 00 	sts	0x00B2, r18
		#else                                                                                  
		KER_TIMER2_DISABLE                                                                     
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
 2f8:	80 93 05 01 	sts	0x0105, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
 2fc:	60 93 06 01 	sts	0x0106, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
 300:	a0 91 24 01 	lds	r26, 0x0124
 304:	b0 91 25 01 	lds	r27, 0x0125
 308:	fe 91       	ld	r31, -X
 30a:	ee 91       	ld	r30, -X
 30c:	3e 91       	ld	r19, -X
 30e:	2e 91       	ld	r18, -X
 310:	2d bf       	out	0x3d, r18	; 61
 312:	3e bf       	out	0x3e, r19	; 62
 314:	a0 93 24 01 	sts	0x0124, r26
 318:	b0 93 25 01 	sts	0x0125, r27
		RET                                               ;return from subroutine (  4 clocks) 
 31c:	08 95       	ret

0000031e <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 31e:	a0 91 24 01 	lds	r26, 0x0124
 322:	b0 91 25 01 	lds	r27, 0x0125
 326:	2d b7       	in	r18, 0x3d	; 61
 328:	3e b7       	in	r19, 0x3e	; 62
 32a:	2d 93       	st	X+, r18
 32c:	3d 93       	st	X+, r19
 32e:	ed 93       	st	X+, r30
 330:	fd 93       	st	X+, r31
 332:	a0 93 24 01 	sts	0x0124, r26
 336:	b0 93 25 01 	sts	0x0125, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   R30                , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
 33a:	ec e3       	ldi	r30, 0x3C	; 60
		LDI   R31                , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
 33c:	f1 e0       	ldi	r31, 0x01	; 1

        ;only for test
		LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 33e:	20 91 07 01 	lds	r18, 0x0107
		ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 342:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 344:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 346:	f2 1f       	adc	r31, r18


		ST    Z                  , R22                    ;save priority          (  2 clocks) 
 348:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
 34a:	e2 e3       	ldi	r30, 0x32	; 50
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
 34c:	f1 e0       	ldi	r31, 0x01	; 1


		;only for test
		LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 34e:	20 91 07 01 	lds	r18, 0x0107
		ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 352:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 354:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 356:	f2 1f       	adc	r31, r18


		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
 358:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
 35a:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
 35c:	20 91 07 01 	lds	r18, 0x0107
		INC   R18                                         ;increment task_id      (  1 clock ) 
 360:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
 362:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
 364:	23 9f       	mul	r18, r19
		MOV   R30                , R0                     ;load multiplied low    (  1 clocks) 
 366:	e0 2d       	mov	r30, r0
		MOV   R31                , R1                     ;load multiplied high   (  1 clocks) 
 368:	f1 2d       	mov	r31, r1
		SBIW  R30                , 0x01                   ;dec multiplied val-1   (  2 clocks) 
 36a:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
 36c:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
 36e:	2a e5       	ldi	r18, 0x5A	; 90
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
 370:	31 e0       	ldi	r19, 0x01	; 1
		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
 372:	e2 0f       	add	r30, r18
		ADC   R31                , R19                    ;add high bytes+carry   (  1 clock ) 
 374:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , R30                    ;load SPL               (  1 clock ) 
 376:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , R31                    ;load SPH               (  1 clock ) 
 378:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
 37a:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
 37c:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 37e:	0f 92       	push	r0
 380:	0f b6       	in	r0, 0x3f	; 63
 382:	0f 92       	push	r0
 384:	1f 92       	push	r1
 386:	11 24       	eor	r1, r1
 388:	2f 92       	push	r2
 38a:	3f 92       	push	r3
 38c:	4f 92       	push	r4
 38e:	5f 92       	push	r5
 390:	6f 92       	push	r6
 392:	7f 92       	push	r7
 394:	8f 92       	push	r8
 396:	9f 92       	push	r9
 398:	af 92       	push	r10
 39a:	bf 92       	push	r11
 39c:	cf 92       	push	r12
 39e:	df 92       	push	r13
 3a0:	ef 92       	push	r14
 3a2:	ff 92       	push	r15
 3a4:	0f 93       	push	r16
 3a6:	1f 93       	push	r17
 3a8:	2f 93       	push	r18
 3aa:	3f 93       	push	r19
 3ac:	4f 93       	push	r20
 3ae:	5f 93       	push	r21
 3b0:	6f 93       	push	r22
 3b2:	7f 93       	push	r23
 3b4:	8f 93       	push	r24
 3b6:	9f 93       	push	r25
 3b8:	af 93       	push	r26
 3ba:	bf 93       	push	r27
 3bc:	cf 93       	push	r28
 3be:	df 93       	push	r29
 3c0:	ef 93       	push	r30
 3c2:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
 3c4:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
 3c6:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
 3c8:	40 91 07 01 	lds	r20, 0x0107
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
 3cc:	44 0f       	add	r20, r20
		LDI   R30                , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 3ce:	e0 e1       	ldi	r30, 0x10	; 16
		LDI   R31                , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 3d0:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   R30                , R20                    ;add offset to array    (  1 clock ) 
 3d2:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
 3d4:	40 e0       	ldi	r20, 0x00	; 0
		ADC   R31                , R20                    ;add carry if any       (  1 clock ) 
 3d6:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
 3d8:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
 3da:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
 3dc:	20 91 07 01 	lds	r18, 0x0107
		INC   R18                                         ;increment task_id      (  1 clock ) 
 3e0:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
 3e2:	20 93 07 01 	sts	0x0107, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 3e6:	20 91 08 01 	lds	r18, 0x0108
		INC   R18                                         ;increment ntask        (  1 clock ) 
 3ea:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
 3ec:	20 93 08 01 	sts	0x0108, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
 3f0:	a0 91 24 01 	lds	r26, 0x0124
 3f4:	b0 91 25 01 	lds	r27, 0x0125
 3f8:	fe 91       	ld	r31, -X
 3fa:	ee 91       	ld	r30, -X
 3fc:	3e 91       	ld	r19, -X
 3fe:	2e 91       	ld	r18, -X
 400:	2d bf       	out	0x3d, r18	; 61
 402:	3e bf       	out	0x3e, r19	; 62
 404:	a0 93 24 01 	sts	0x0124, r26
 408:	b0 93 25 01 	sts	0x0125, r27
		RET                                               ;return from subroutine (  4 clocks) 
 40c:	08 95       	ret

0000040e <Kernel_Start_Tasks>:
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		;LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
		;KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 40e:	e0 e1       	ldi	r30, 0x10	; 16
 410:	f1 e0       	ldi	r31, 0x01	; 1
 412:	20 91 07 01 	lds	r18, 0x0107
 416:	22 0f       	add	r18, r18
 418:	e2 0f       	add	r30, r18
 41a:	20 e0       	ldi	r18, 0x00	; 0
 41c:	f2 1f       	adc	r31, r18
 41e:	20 81       	ld	r18, Z
 420:	31 81       	ldd	r19, Z+1	; 0x01
 422:	2d bf       	out	0x3d, r18	; 61
 424:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
 426:	ff 91       	pop	r31
 428:	ef 91       	pop	r30
 42a:	df 91       	pop	r29
 42c:	cf 91       	pop	r28
 42e:	bf 91       	pop	r27
 430:	af 91       	pop	r26
 432:	9f 91       	pop	r25
 434:	8f 91       	pop	r24
 436:	7f 91       	pop	r23
 438:	6f 91       	pop	r22
 43a:	5f 91       	pop	r21
 43c:	4f 91       	pop	r20
 43e:	3f 91       	pop	r19
 440:	2f 91       	pop	r18
 442:	1f 91       	pop	r17
 444:	0f 91       	pop	r16
 446:	ff 90       	pop	r15
 448:	ef 90       	pop	r14
 44a:	df 90       	pop	r13
 44c:	cf 90       	pop	r12
 44e:	bf 90       	pop	r11
 450:	af 90       	pop	r10
 452:	9f 90       	pop	r9
 454:	8f 90       	pop	r8
 456:	7f 90       	pop	r7
 458:	6f 90       	pop	r6
 45a:	5f 90       	pop	r5
 45c:	4f 90       	pop	r4
 45e:	3f 90       	pop	r3
 460:	2f 90       	pop	r2
 462:	1f 90       	pop	r1
 464:	0f 90       	pop	r0
 466:	0f be       	out	0x3f, r0	; 63
 468:	0f 90       	pop	r0
 46a:	78 94       	sei
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
 46c:	20 e0       	ldi	r18, 0x00	; 0
 46e:	20 93 70 00 	sts	0x0070, r18
 472:	20 91 06 01 	lds	r18, 0x0106
 476:	20 93 b3 00 	sts	0x00B3, r18
 47a:	22 e0       	ldi	r18, 0x02	; 2
 47c:	20 93 b0 00 	sts	0x00B0, r18
 480:	20 91 05 01 	lds	r18, 0x0105
 484:	20 93 b1 00 	sts	0x00B1, r18
 488:	20 e0       	ldi	r18, 0x00	; 0
 48a:	20 93 b2 00 	sts	0x00B2, r18
 48e:	22 e0       	ldi	r18, 0x02	; 2
 490:	20 93 70 00 	sts	0x0070, r18
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
 494:	08 95       	ret

00000496 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
 496:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
 498:	26 e2       	ldi	r18, 0x26	; 38
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
 49a:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
 49c:	20 93 24 01 	sts	0x0124, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
 4a0:	30 93 25 01 	sts	0x0125, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 4a4:	a0 91 24 01 	lds	r26, 0x0124
 4a8:	b0 91 25 01 	lds	r27, 0x0125
 4ac:	2d b7       	in	r18, 0x3d	; 61
 4ae:	3e b7       	in	r19, 0x3e	; 62
 4b0:	2d 93       	st	X+, r18
 4b2:	3d 93       	st	X+, r19
 4b4:	ed 93       	st	X+, r30
 4b6:	fd 93       	st	X+, r31
 4b8:	a0 93 24 01 	sts	0x0124, r26
 4bc:	b0 93 25 01 	sts	0x0125, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x04                   ;set prescaler          (  1 clock ) 
 4c0:	84 e0       	ldi	r24, 0x04	; 4
		LDI   R22                , 0x7D                   ;set reload val         (  1 clock ) 
 4c2:	6d e7       	ldi	r22, 0x7D	; 125
		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
 4c4:	0e 94 40 01 	call	0x280	; 0x280 <Kernel_Tick_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
 4c8:	84 ef       	ldi	r24, 0xF4	; 244
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
 4ca:	94 e0       	ldi	r25, 0x04	; 4
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
 4cc:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
 4ce:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
 4d0:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
 4d2:	0e 94 8f 01 	call	0x31e	; 0x31e <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
 4d6:	a0 91 24 01 	lds	r26, 0x0124
 4da:	b0 91 25 01 	lds	r27, 0x0125
 4de:	fe 91       	ld	r31, -X
 4e0:	ee 91       	ld	r30, -X
 4e2:	3e 91       	ld	r19, -X
 4e4:	2e 91       	ld	r18, -X
 4e6:	2d bf       	out	0x3d, r18	; 61
 4e8:	3e bf       	out	0x3e, r19	; 62
 4ea:	a0 93 24 01 	sts	0x0124, r26
 4ee:	b0 93 25 01 	sts	0x0125, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
 4f2:	08 95       	ret

000004f4 <Kernel_Task_Idle>:
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
    _IDLE_LOOP:                                           ;forever loop                        
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
 4f4:	0c 94 7a 02 	jmp	0x4f4	; 0x4f4 <Kernel_Task_Idle>

000004f8 <Kernel_Task_Sleep>:
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        ;;KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
		;KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		LDI   R30                , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
 4f8:	e6 e4       	ldi	r30, 0x46	; 70
		LDI   R31                , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
 4fa:	f1 e0       	ldi	r31, 0x01	; 1

        ;only for test
		LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 4fc:	20 91 07 01 	lds	r18, 0x0107
		LSL   R18                                         ;left shift to multiply (  1 clock ) 
 500:	22 0f       	add	r18, r18
		ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 502:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 504:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 506:	f2 1f       	adc	r31, r18


		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
 508:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 50a:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
 50c:	e2 e3       	ldi	r30, 0x32	; 50
		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
 50e:	f1 e0       	ldi	r31, 0x01	; 1


		;only for test
		LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 510:	20 91 07 01 	lds	r18, 0x0107
		ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 514:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 516:	20 e0       	ldi	r18, 0x00	; 0
		ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 518:	f2 1f       	adc	r31, r18



        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
 51a:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 51c:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
 51e:	81 e0       	ldi	r24, 0x01	; 1
		;KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
		;KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		;KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		RET                                               ;return from subroutine (  4 clocks) 
 520:	08 95       	ret

00000522 <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
 522:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
 526:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
 528:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
 52a:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
 52e:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
 532:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
 536:	08 95       	ret

00000538 <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
 538:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
 53a:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
 53e:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
 540:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
 544:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
 546:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
 54a:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
 54c:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
 550:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
 552:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
 556:	08 95       	ret

00000558 <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
 558:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
 55a:	80 93 c6 00 	sts	0x00C6, r24

0000055e <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
 55e:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
 562:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
 564:	fc cf       	rjmp	.-8      	; 0x55e <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
 566:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
 568:	08 95       	ret

0000056a <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
 56a:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
 56c:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
 56e:	0e 94 ac 02 	call	0x558	; 0x558 <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
 572:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
 574:	0e 94 ac 02 	call	0x558	; 0x558 <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
 578:	08 95       	ret

0000057a <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
 57a:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
 57c:	80 93 c6 00 	sts	0x00C6, r24

00000580 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
 580:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
 584:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
 586:	fc cf       	rjmp	.-8      	; 0x580 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
 588:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
 58c:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
 58e:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
 592:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
 594:	08 95       	ret

00000596 <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
 596:	0e 94 bd 02 	call	0x57a	; 0x57a <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
 59a:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
 59c:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
 59e:	0e 94 bd 02 	call	0x57a	; 0x57a <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
 5a2:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
 5a4:	08 95       	ret

000005a6 <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
 5a6:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
 5aa:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
 5ac:	0e 94 bd 02 	call	0x57a	; 0x57a <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
 5b0:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
 5b2:	0e 94 bd 02 	call	0x57a	; 0x57a <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
 5b6:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
 5ba:	0e 94 bd 02 	call	0x57a	; 0x57a <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
 5be:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
 5c2:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
 5c4:	0e 94 bd 02 	call	0x57a	; 0x57a <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
 5c8:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
 5cc:	08 95       	ret

000005ce <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
 5ce:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
 5d0:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
 5d2:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
 5d4:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
 5d6:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
 5d8:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
 5da:	0e 94 bd 02 	call	0x57a	; 0x57a <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
 5de:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
 5e0:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
 5e2:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
 5e4:	08 95       	ret

000005e6 <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
 5e6:	0e 94 e7 02 	call	0x5ce	; 0x5ce <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
 5ea:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
 5ec:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
 5ee:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
 5f0:	d1 f7       	brne	.-12     	; 0x5e6 <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
 5f2:	08 95       	ret

000005f4 <_exit>:
 5f4:	f8 94       	cli

000005f6 <__stop_program>:
 5f6:	ff cf       	rjmp	.-2      	; 0x5f6 <__stop_program>
