<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jan 28 16:10:43 2022" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="Convo_core_inst_0" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="BRAM_weight_AXI_1_addr" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_addrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_1" PORT="addrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_1_clk" SIGIS="undef" SIGNAME="blk_mem_gen_1_clkb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_1" PORT="clkb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_weight_AXI_1_din" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_dinb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_1" PORT="dinb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BRAM_weight_AXI_1_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_doutb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_1" PORT="doutb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_1_en" SIGIS="undef" SIGNAME="blk_mem_gen_1_enb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_1" PORT="enb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_1_rst" SIGIS="undef" SIGNAME="blk_mem_gen_1_rstb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_1" PORT="rstb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BRAM_weight_AXI_1_we" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_web">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_1" PORT="web"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_weight_AXI_0_addr" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_0_clk" SIGIS="undef" SIGNAME="blk_mem_gen_0_clkb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clkb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_weight_AXI_0_din" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_dinb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dinb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BRAM_weight_AXI_0_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="doutb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_0_en" SIGIS="undef" SIGNAME="blk_mem_gen_0_enb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="enb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_0_rst" SIGIS="undef" SIGNAME="blk_mem_gen_0_rstb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rstb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BRAM_weight_AXI_0_we" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_web">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="web"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_weight_AXI_2_addr" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_addrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_2" PORT="addrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_2_clk" SIGIS="undef" SIGNAME="blk_mem_gen_2_clkb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_2" PORT="clkb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_weight_AXI_2_din" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_dinb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_2" PORT="dinb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BRAM_weight_AXI_2_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_doutb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_2" PORT="doutb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_2_en" SIGIS="undef" SIGNAME="blk_mem_gen_2_enb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_2" PORT="enb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_2_rst" SIGIS="undef" SIGNAME="blk_mem_gen_2_rstb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_2" PORT="rstb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BRAM_weight_AXI_2_we" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_web">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_2" PORT="web"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_weight_AXI_3_addr" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_addrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_3" PORT="addrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_3_clk" SIGIS="undef" SIGNAME="blk_mem_gen_3_clkb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_3" PORT="clkb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_weight_AXI_3_din" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_dinb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_3" PORT="dinb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BRAM_weight_AXI_3_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_doutb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_3" PORT="doutb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_3_en" SIGIS="undef" SIGNAME="blk_mem_gen_3_enb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_3" PORT="enb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_weight_AXI_3_rst" SIGIS="undef" SIGNAME="blk_mem_gen_3_rstb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_3" PORT="rstb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BRAM_weight_AXI_3_we" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_web">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_3" PORT="web"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="load_activation_0" PORT="clk"/>
        <CONNECTION INSTANCE="computing_core_0" PORT="clk"/>
        <CONNECTION INSTANCE="load_weight_0" PORT="clk"/>
        <CONNECTION INSTANCE="pipeline_0" PORT="clk"/>
        <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="load_activation_0" PORT="rst"/>
        <CONNECTION INSTANCE="computing_core_0" PORT="rst"/>
        <CONNECTION INSTANCE="load_weight_0" PORT="rst"/>
        <CONNECTION INSTANCE="pipeline_0" PORT="rst"/>
        <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="out_psum0" RIGHT="0" SIGIS="undef" SIGNAME="computing_core_0_out_psum0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="computing_core_0" PORT="out_psum0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="out_psum1" RIGHT="0" SIGIS="undef" SIGNAME="computing_core_0_out_psum1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="computing_core_0" PORT="out_psum1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="out_psum2" RIGHT="0" SIGIS="undef" SIGNAME="computing_core_0_out_psum2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="computing_core_0" PORT="out_psum2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="out_psum3" RIGHT="0" SIGIS="undef" SIGNAME="computing_core_0_out_psum3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="computing_core_0" PORT="out_psum3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="out_psum_vld" SIGIS="undef" SIGNAME="computing_core_0_out_psum_vld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="computing_core_0" PORT="out_psum_vld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="stride" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_stride">
      <CONNECTIONS>
        <CONNECTION INSTANCE="load_activation_0" PORT="stride"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="width_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_width_input_img">
      <CONNECTIONS>
        <CONNECTION INSTANCE="load_activation_0" PORT="width"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="channel_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_channel_input_img">
      <CONNECTIONS>
        <CONNECTION INSTANCE="load_activation_0" PORT="channel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="init_signal" SIGIS="undef" SIGNAME="External_Ports_init_signal">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pipeline_0" PORT="init_signal"/>
        <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="init"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pipeline_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="channel_end" SIGIS="undef" SIGNAME="load_activation_0_channel_end">
      <CONNECTIONS>
        <CONNECTION INSTANCE="load_activation_0" PORT="channel_end"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="weight_size_1_16" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_weight_size_1_16">
      <CONNECTIONS>
        <CONNECTION INSTANCE="load_weight_0" PORT="weight_size"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="weight_end" SIGIS="undef" SIGNAME="load_weight_0_weight_end">
      <CONNECTIONS>
        <CONNECTION INSTANCE="load_weight_0" PORT="weight_end"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="accum_done" SIGIS="undef" SIGNAME="External_Ports_accum_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pipeline_0" PORT="core_end"/>
        <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="core_end"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_img_sel" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_selector_0" PORT="sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_AXI_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in2_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_AXI_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in2_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BRAM_img_AXI_dout" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_in2_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in2_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_img_AXI_en" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_AXI_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in2_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_img_AXI_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_BRAM_img_AXI_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in2_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BRAM_img_AXI_wen" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_AXI_wen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in2_wen"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_BRAM_weight_AXI_1" NAME="BRAM_weight_AXI_1" TYPE="TARGET">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_1_addr"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_1_clk"/>
        <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_1_din"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_1_dout"/>
        <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_1_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_1_rst"/>
        <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_1_we"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BRAM_weight_AXI_0" NAME="BRAM_weight_AXI_0" TYPE="TARGET">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_0_addr"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_0_clk"/>
        <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_0_din"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_0_dout"/>
        <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_0_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_0_rst"/>
        <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_0_we"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BRAM_weight_AXI_2" NAME="BRAM_weight_AXI_2" TYPE="TARGET">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_2_addr"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_2_clk"/>
        <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_2_din"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_2_dout"/>
        <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_2_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_2_rst"/>
        <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_2_we"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BRAM_weight_AXI_3" NAME="BRAM_weight_AXI_3" TYPE="TARGET">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_3_addr"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_3_clk"/>
        <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_3_din"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_3_dout"/>
        <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_3_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_3_rst"/>
        <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_3_we"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/BRAM_selector_0" HWVERSION="1.0" INSTANCE="BRAM_selector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BRAM_selector" VLNV="xilinx.com:module_ref:BRAM_selector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BRAM_ADDR_BIT" VALUE="32"/>
        <PARAMETER NAME="BRAM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_BRAM_selector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="load_activation_0_BRAM_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_in1_addr" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_1_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_1_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_in1_din" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_in1_dout" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_in1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_1_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_in1_en" SIGIS="undef" SIGNAME="load_activation_0_BRAM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_in1_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="load_activation_0_BRAM_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BRAM_in1_wen" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_in2_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_AXI_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_AXI_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_in2_din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_AXI_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_AXI_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_in2_dout" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_in2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_AXI_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_in2_en" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_AXI_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_AXI_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_in2_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_BRAM_img_AXI_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_AXI_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BRAM_in2_wen" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_AXI_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_AXI_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_out_addr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_out_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="BRAM_out_clk" SIGIS="clk" SIGNAME="BRAM_selector_0_BRAM_out_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_out_din" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_out_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_out_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_4_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_out_en" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_out_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_out_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="BRAM_selector_0_BRAM_out_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BRAM_out_wen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_out_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="Convo_core_inst_0_blk_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../program/bram_weight_init/bram_weight_init_0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="load_weight_0_BRAM_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="load_weight_0_BRAM_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="load_weight_0_BRAM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_0_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_0_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="blk_mem_gen_0_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="blk_mem_gen_0_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_0_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="blk_mem_gen_0_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_0_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_0_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_0_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_0_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_0_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BRAM_weight_AXI_0" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_1" HWVERSION="8.4" INSTANCE="blk_mem_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="Convo_core_inst_0_blk_mem_gen_1_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../program/bram_weight_init/bram_weight_init_1.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="load_weight_0_BRAM_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="load_weight_0_BRAM_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="load_weight_0_BRAM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_1_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_1_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_1_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="blk_mem_gen_1_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="blk_mem_gen_1_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_1_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="blk_mem_gen_1_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_1_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_1_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_1_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_1_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_1_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BRAM_weight_AXI_1" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_2" HWVERSION="8.4" INSTANCE="blk_mem_gen_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="Convo_core_inst_0_blk_mem_gen_2_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_blk_mem_gen_2_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../program/bram_weight_init/bram_weight_init_2.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="load_weight_0_BRAM_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="load_weight_0_BRAM_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="load_weight_0_BRAM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_3_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_3_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_2_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="blk_mem_gen_2_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_2_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="blk_mem_gen_2_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_2_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="blk_mem_gen_2_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_2_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_2_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_2_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_2_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_2_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BRAM_weight_AXI_2" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_3" HWVERSION="8.4" INSTANCE="blk_mem_gen_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="Convo_core_inst_0_blk_mem_gen_3_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_blk_mem_gen_3_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../program/bram_weight_init/bram_weight_init_3.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="load_weight_0_BRAM_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="load_weight_0_BRAM_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="load_weight_0_BRAM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_2_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_2_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="BRAM_3_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="blk_mem_gen_3_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_3_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="blk_mem_gen_3_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_3_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="blk_mem_gen_3_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_3_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_3_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_3_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_3_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_inst_0_imp" PORT="BRAM_weight_AXI_3_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BRAM_weight_AXI_3" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_4" HWVERSION="8.4" INSTANCE="blk_mem_gen_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="Convo_core_inst_0_blk_mem_gen_4_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_blk_mem_gen_4_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../program/bram_input_init/bram_input_init_0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="load_activation_0_BRAM_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="load_activation_0_BRAM_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="load_activation_0_BRAM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_0_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_4_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="BRAM_0_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="BRAM_selector_0_BRAM_out_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_out_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="BRAM_selector_0_BRAM_out_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_out_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_out_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_out_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_out_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_out_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_out_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_out_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_out_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_out_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_4_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_out_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/computing_core_0" HWVERSION="1.0" INSTANCE="computing_core_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="computing_core" VLNV="xilinx.com:module_ref:computing_core:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_computing_core_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load_done" SIGIS="undef" SIGNAME="pipeline_0_start_core">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pipeline_0" PORT="start_core"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="activate0" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_activate0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="activate0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="activate1" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_activate1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="activate1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="activate2" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_activate2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="activate2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="weight0" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_ctrl_0_weight0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="weight0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="weight1" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_ctrl_0_weight1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="weight1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="weight2" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_ctrl_0_weight2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="weight2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="weight3" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_ctrl_0_weight3_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="weight3_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum0" RIGHT="0" SIGIS="undef" SIGNAME="computing_core_0_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_psum0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum1" RIGHT="0" SIGIS="undef" SIGNAME="computing_core_0_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_psum1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum2" RIGHT="0" SIGIS="undef" SIGNAME="computing_core_0_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_psum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum3" RIGHT="0" SIGIS="undef" SIGNAME="computing_core_0_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_psum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_psum_vld" SIGIS="undef" SIGNAME="computing_core_0_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_psum_vld"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/load_activation_0" HWVERSION="1.0" INSTANCE="load_activation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="load_activation" VLNV="xilinx.com:module_ref:load_activation:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BRAM_ADDR_BIT" VALUE="32"/>
        <PARAMETER NAME="BRAM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="WEIGHT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="BRAM_BYTE" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_load_activation_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stride" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_stride">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stride"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="width" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_width_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="width_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="channel" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_channel_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="channel_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load_start" SIGIS="undef" SIGNAME="pipeline_0_start_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pipeline_0" PORT="start_load"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="activate0" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_activate0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="computing_core_0" PORT="activate0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="activate1" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_activate1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="computing_core_0" PORT="activate1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="activate2" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_activate2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="computing_core_0" PORT="activate2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="load_activation_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pipeline_0" PORT="activate_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="channel_end" SIGIS="undef" SIGNAME="load_activation_0_channel_end">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="channel_end"/>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="channel_end"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="BRAM_clk" SIGIS="clk" SIGNAME="load_activation_0_BRAM_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="clka"/>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_en" SIGIS="undef" SIGNAME="load_activation_0_BRAM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="ena"/>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in1_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="load_activation_0_BRAM_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="rsta"/>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in1_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_din" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="dina"/>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in1_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BRAM_wen" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="wea"/>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in1_wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_0_addr" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_0_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_4_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_1_addr" RIGHT="0" SIGIS="undef" SIGNAME="load_activation_0_BRAM_1_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in1_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_1_dout" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_selector_0_BRAM_in1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_selector_0" PORT="BRAM_in1_dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/load_weight_0" HWVERSION="1.0" INSTANCE="load_weight_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="load_weight" VLNV="xilinx.com:module_ref:load_weight:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BRAM_ADDR_BIT" VALUE="32"/>
        <PARAMETER NAME="BRAM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="WEIGHT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="BRAM_BYTE" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_load_weight_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load_start" SIGIS="undef" SIGNAME="load_weight_ctrl_0_load_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="load_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="weight_size" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_weight_size_1_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="weight_size_1_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="load_end" SIGIS="undef" SIGNAME="load_weight_0_load_end">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="load_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weight_end" SIGIS="undef" SIGNAME="load_weight_0_weight_end">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="weight_end"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="weight0" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_weight0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="weight0_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="weight1" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_weight1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="weight1_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="weight2" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_weight2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="weight2_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="weight3" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_weight3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="weight3_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="BRAM_clk" SIGIS="clk" SIGNAME="load_weight_0_BRAM_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_en" SIGIS="undef" SIGNAME="load_weight_0_BRAM_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="ena"/>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="ena"/>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="load_weight_0_BRAM_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rsta"/>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="rsta"/>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="rsta"/>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_din" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="dina"/>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="dina"/>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BRAM_wen" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_wen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="wea"/>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="wea"/>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_0_addr" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_0_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_1_addr" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_1_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_1_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_2_addr" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_2_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_2_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_3_addr" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_BRAM_3_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_3_dout" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/load_weight_ctrl_0" HWVERSION="1.0" INSTANCE="load_weight_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="load_weight_ctrl" VLNV="xilinx.com:module_ref:load_weight_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WEIGHT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_load_weight_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init" SIGIS="undef" SIGNAME="External_Ports_init_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="init_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load_done" SIGIS="undef" SIGNAME="load_weight_0_load_end">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="load_end"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="channel_end" SIGIS="undef" SIGNAME="load_activation_0_channel_end">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="channel_end"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_end" SIGIS="undef" SIGNAME="External_Ports_accum_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="accum_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="weight0_in" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_weight0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="weight0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="weight1_in" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_weight1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="weight1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="weight2_in" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_weight2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="weight2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="71" NAME="weight3_in" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_0_weight3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="weight3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="weight0_out" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_ctrl_0_weight0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="computing_core_0" PORT="weight0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="weight1_out" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_ctrl_0_weight1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="computing_core_0" PORT="weight1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="weight2_out" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_ctrl_0_weight2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="computing_core_0" PORT="weight2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="71" NAME="weight3_out" RIGHT="0" SIGIS="undef" SIGNAME="load_weight_ctrl_0_weight3_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="computing_core_0" PORT="weight3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="buffer_ready" SIGIS="undef" SIGNAME="load_weight_ctrl_0_buffer_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pipeline_0" PORT="weight_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="load_start" SIGIS="undef" SIGNAME="load_weight_ctrl_0_load_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_0" PORT="load_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pipeline_0" HWVERSION="1.0" INSTANCE="pipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline" VLNV="xilinx.com:module_ref:pipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Convo_core_inst_0_pipeline_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init_signal" SIGIS="undef" SIGNAME="External_Ports_init_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="init_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="activate_ready" SIGIS="undef" SIGNAME="load_activation_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weight_ready" SIGIS="undef" SIGNAME="load_weight_ctrl_0_buffer_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_weight_ctrl_0" PORT="buffer_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_end" SIGIS="undef" SIGNAME="External_Ports_accum_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="accum_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="start_core" SIGIS="undef" SIGNAME="pipeline_0_start_core">
          <CONNECTIONS>
            <CONNECTION INSTANCE="computing_core_0" PORT="load_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="start_load" SIGIS="undef" SIGNAME="pipeline_0_start_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_activation_0" PORT="load_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
