\hypertarget{struct_c_o_r_d_i_c___type_def}{}\doxysection{CORDIC\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_o_r_d_i_c___type_def}\index{CORDIC\_TypeDef@{CORDIC\_TypeDef}}


CORDIC.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}{WDATA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}{RDATA}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CORDIC. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_o_r_d_i_c___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_c_o_r_d_i_c___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{CORDIC\_TypeDef@{CORDIC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!CORDIC\_TypeDef@{CORDIC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

CORDIC control and status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_c_o_r_d_i_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}\label{struct_c_o_r_d_i_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}} 
\index{CORDIC\_TypeDef@{CORDIC\_TypeDef}!RDATA@{RDATA}}
\index{RDATA@{RDATA}!CORDIC\_TypeDef@{CORDIC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDATA}{RDATA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDATA}

CORDIC result register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_c_o_r_d_i_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}\label{struct_c_o_r_d_i_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}} 
\index{CORDIC\_TypeDef@{CORDIC\_TypeDef}!WDATA@{WDATA}}
\index{WDATA@{WDATA}!CORDIC\_TypeDef@{CORDIC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WDATA}{WDATA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WDATA}

CORDIC argument register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
