ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 71 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 71 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 71 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 3


  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 71 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 71 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 72 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 72 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 72 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 72 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 72 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 79 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE235:
  82              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_ADC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu fpv4-sp-d16
  90              	HAL_ADC_MspInit:
  91              	.LVL0:
  92              	.LFB236:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 4


  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  93              		.loc 1 88 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 32
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		.loc 1 88 1 is_stmt 0 view .LVU15
  98 0000 10B5     		push	{r4, lr}
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 4, -8
 101              		.cfi_offset 14, -4
 102 0002 88B0     		sub	sp, sp, #32
 103              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 89 3 is_stmt 1 view .LVU16
 105              		.loc 1 89 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 112              		.loc 1 90 3 is_stmt 1 view .LVU18
 113              		.loc 1 90 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 90 5 view .LVU20
 116 0012 03F18043 		add	r3, r3, #1073741824
 117 0016 03F59033 		add	r3, r3, #73728
 118 001a 9A42     		cmp	r2, r3
 119 001c 01D0     		beq	.L8
 120              	.LVL1:
 121              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt Init */
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 5


 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 122              		.loc 1 115 1 view .LVU21
 123 001e 08B0     		add	sp, sp, #32
 124              		.cfi_remember_state
 125              		.cfi_def_cfa_offset 8
 126              		@ sp needed
 127 0020 10BD     		pop	{r4, pc}
 128              	.LVL2:
 129              	.L8:
 130              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 131              		.loc 1 96 5 is_stmt 1 view .LVU22
 132              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 133              		.loc 1 96 5 view .LVU23
 134 0022 0024     		movs	r4, #0
 135 0024 0194     		str	r4, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 136              		.loc 1 96 5 view .LVU24
 137 0026 03F58C33 		add	r3, r3, #71680
 138 002a 5A6C     		ldr	r2, [r3, #68]
 139 002c 42F48072 		orr	r2, r2, #256
 140 0030 5A64     		str	r2, [r3, #68]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 96 5 view .LVU25
 142 0032 5A6C     		ldr	r2, [r3, #68]
 143 0034 02F48072 		and	r2, r2, #256
 144 0038 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 96 5 view .LVU26
 146 003a 019A     		ldr	r2, [sp, #4]
 147              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 96 5 view .LVU27
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149              		.loc 1 98 5 view .LVU28
 150              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 98 5 view .LVU29
 152 003c 0294     		str	r4, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 98 5 view .LVU30
 154 003e 1A6B     		ldr	r2, [r3, #48]
 155 0040 42F00102 		orr	r2, r2, #1
 156 0044 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 98 5 view .LVU31
 158 0046 1B6B     		ldr	r3, [r3, #48]
 159 0048 03F00103 		and	r3, r3, #1
 160 004c 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 98 5 view .LVU32
 162 004e 029B     		ldr	r3, [sp, #8]
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 6


 163              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 98 5 view .LVU33
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 165              		.loc 1 102 5 view .LVU34
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 102 25 is_stmt 0 view .LVU35
 167 0050 0123     		movs	r3, #1
 168 0052 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 103 5 is_stmt 1 view .LVU36
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 103 26 is_stmt 0 view .LVU37
 171 0054 0323     		movs	r3, #3
 172 0056 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 104 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174              		.loc 1 104 26 is_stmt 0 view .LVU39
 175 0058 0594     		str	r4, [sp, #20]
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 176              		.loc 1 105 5 is_stmt 1 view .LVU40
 177 005a 03A9     		add	r1, sp, #12
 178 005c 0548     		ldr	r0, .L9
 179              	.LVL3:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 180              		.loc 1 105 5 is_stmt 0 view .LVU41
 181 005e FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 183              		.loc 1 108 5 is_stmt 1 view .LVU42
 184 0062 2246     		mov	r2, r4
 185 0064 2146     		mov	r1, r4
 186 0066 1220     		movs	r0, #18
 187 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 188              	.LVL5:
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 189              		.loc 1 109 5 view .LVU43
 190 006c 1220     		movs	r0, #18
 191 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 192              	.LVL6:
 193              		.loc 1 115 1 is_stmt 0 view .LVU44
 194 0072 D4E7     		b	.L5
 195              	.L10:
 196              		.align	2
 197              	.L9:
 198 0074 00000240 		.word	1073872896
 199              		.cfi_endproc
 200              	.LFE236:
 202              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 203              		.align	1
 204              		.global	HAL_ADC_MspDeInit
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu fpv4-sp-d16
 210              	HAL_ADC_MspDeInit:
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 7


 211              	.LVL7:
 212              	.LFB237:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c **** */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 213              		.loc 1 124 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		.loc 1 124 1 is_stmt 0 view .LVU46
 218 0000 08B5     		push	{r3, lr}
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 3, -8
 221              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 222              		.loc 1 125 3 is_stmt 1 view .LVU47
 223              		.loc 1 125 10 is_stmt 0 view .LVU48
 224 0002 0268     		ldr	r2, [r0]
 225              		.loc 1 125 5 view .LVU49
 226 0004 084B     		ldr	r3, .L15
 227 0006 9A42     		cmp	r2, r3
 228 0008 00D0     		beq	.L14
 229              	.LVL8:
 230              	.L11:
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 135:Core/Src/stm32f4xx_hal_msp.c ****     */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 231              		.loc 1 145 1 view .LVU50
 232 000a 08BD     		pop	{r3, pc}
 233              	.LVL9:
 234              	.L14:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 131 5 is_stmt 1 view .LVU51
 236 000c 074A     		ldr	r2, .L15+4
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 8


 237 000e 536C     		ldr	r3, [r2, #68]
 238 0010 23F48073 		bic	r3, r3, #256
 239 0014 5364     		str	r3, [r2, #68]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 136 5 view .LVU52
 241 0016 0121     		movs	r1, #1
 242 0018 0548     		ldr	r0, .L15+8
 243              	.LVL10:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 244              		.loc 1 136 5 is_stmt 0 view .LVU53
 245 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL11:
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 247              		.loc 1 139 5 is_stmt 1 view .LVU54
 248 001e 1220     		movs	r0, #18
 249 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 250              	.LVL12:
 251              		.loc 1 145 1 is_stmt 0 view .LVU55
 252 0024 F1E7     		b	.L11
 253              	.L16:
 254 0026 00BF     		.align	2
 255              	.L15:
 256 0028 00200140 		.word	1073815552
 257 002c 00380240 		.word	1073887232
 258 0030 00000240 		.word	1073872896
 259              		.cfi_endproc
 260              	.LFE237:
 262              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 263              		.align	1
 264              		.global	HAL_I2C_MspInit
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu fpv4-sp-d16
 270              	HAL_I2C_MspInit:
 271              	.LVL13:
 272              	.LFB238:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 149:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 151:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f4xx_hal_msp.c **** */
 153:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 154:Core/Src/stm32f4xx_hal_msp.c **** {
 273              		.loc 1 154 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 32
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		.loc 1 154 1 is_stmt 0 view .LVU57
 278 0000 30B5     		push	{r4, r5, lr}
 279              		.cfi_def_cfa_offset 12
 280              		.cfi_offset 4, -12
 281              		.cfi_offset 5, -8
 282              		.cfi_offset 14, -4
 283 0002 89B0     		sub	sp, sp, #36
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 9


 284              		.cfi_def_cfa_offset 48
 155:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 285              		.loc 1 155 3 is_stmt 1 view .LVU58
 286              		.loc 1 155 20 is_stmt 0 view .LVU59
 287 0004 0023     		movs	r3, #0
 288 0006 0393     		str	r3, [sp, #12]
 289 0008 0493     		str	r3, [sp, #16]
 290 000a 0593     		str	r3, [sp, #20]
 291 000c 0693     		str	r3, [sp, #24]
 292 000e 0793     		str	r3, [sp, #28]
 156:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 293              		.loc 1 156 3 is_stmt 1 view .LVU60
 294              		.loc 1 156 10 is_stmt 0 view .LVU61
 295 0010 0268     		ldr	r2, [r0]
 296              		.loc 1 156 5 view .LVU62
 297 0012 144B     		ldr	r3, .L21
 298 0014 9A42     		cmp	r2, r3
 299 0016 01D0     		beq	.L20
 300              	.LVL14:
 301              	.L17:
 157:Core/Src/stm32f4xx_hal_msp.c ****   {
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 164:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 165:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 166:Core/Src/stm32f4xx_hal_msp.c ****     */
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 172:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 175:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 179:Core/Src/stm32f4xx_hal_msp.c ****   }
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c **** }
 302              		.loc 1 181 1 view .LVU63
 303 0018 09B0     		add	sp, sp, #36
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 12
 306              		@ sp needed
 307 001a 30BD     		pop	{r4, r5, pc}
 308              	.LVL15:
 309              	.L20:
 310              		.cfi_restore_state
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 311              		.loc 1 162 5 is_stmt 1 view .LVU64
 312              	.LBB6:
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 10


 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 313              		.loc 1 162 5 view .LVU65
 314 001c 0025     		movs	r5, #0
 315 001e 0195     		str	r5, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 316              		.loc 1 162 5 view .LVU66
 317 0020 114C     		ldr	r4, .L21+4
 318 0022 236B     		ldr	r3, [r4, #48]
 319 0024 43F00203 		orr	r3, r3, #2
 320 0028 2363     		str	r3, [r4, #48]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 321              		.loc 1 162 5 view .LVU67
 322 002a 236B     		ldr	r3, [r4, #48]
 323 002c 03F00203 		and	r3, r3, #2
 324 0030 0193     		str	r3, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 325              		.loc 1 162 5 view .LVU68
 326 0032 019B     		ldr	r3, [sp, #4]
 327              	.LBE6:
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 328              		.loc 1 162 5 view .LVU69
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 329              		.loc 1 167 5 view .LVU70
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 330              		.loc 1 167 25 is_stmt 0 view .LVU71
 331 0034 C023     		movs	r3, #192
 332 0036 0393     		str	r3, [sp, #12]
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 168 5 is_stmt 1 view .LVU72
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 168 26 is_stmt 0 view .LVU73
 335 0038 1223     		movs	r3, #18
 336 003a 0493     		str	r3, [sp, #16]
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 337              		.loc 1 169 5 is_stmt 1 view .LVU74
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 338              		.loc 1 169 26 is_stmt 0 view .LVU75
 339 003c 0595     		str	r5, [sp, #20]
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 340              		.loc 1 170 5 is_stmt 1 view .LVU76
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 341              		.loc 1 170 27 is_stmt 0 view .LVU77
 342 003e 0323     		movs	r3, #3
 343 0040 0693     		str	r3, [sp, #24]
 171:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 344              		.loc 1 171 5 is_stmt 1 view .LVU78
 171:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 345              		.loc 1 171 31 is_stmt 0 view .LVU79
 346 0042 0423     		movs	r3, #4
 347 0044 0793     		str	r3, [sp, #28]
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 348              		.loc 1 172 5 is_stmt 1 view .LVU80
 349 0046 03A9     		add	r1, sp, #12
 350 0048 0848     		ldr	r0, .L21+8
 351              	.LVL16:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 352              		.loc 1 172 5 is_stmt 0 view .LVU81
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 11


 353 004a FFF7FEFF 		bl	HAL_GPIO_Init
 354              	.LVL17:
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 355              		.loc 1 175 5 is_stmt 1 view .LVU82
 356              	.LBB7:
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 357              		.loc 1 175 5 view .LVU83
 358 004e 0295     		str	r5, [sp, #8]
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 359              		.loc 1 175 5 view .LVU84
 360 0050 236C     		ldr	r3, [r4, #64]
 361 0052 43F40013 		orr	r3, r3, #2097152
 362 0056 2364     		str	r3, [r4, #64]
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 363              		.loc 1 175 5 view .LVU85
 364 0058 236C     		ldr	r3, [r4, #64]
 365 005a 03F40013 		and	r3, r3, #2097152
 366 005e 0293     		str	r3, [sp, #8]
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 367              		.loc 1 175 5 view .LVU86
 368 0060 029B     		ldr	r3, [sp, #8]
 369              	.LBE7:
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 370              		.loc 1 175 5 view .LVU87
 371              		.loc 1 181 1 is_stmt 0 view .LVU88
 372 0062 D9E7     		b	.L17
 373              	.L22:
 374              		.align	2
 375              	.L21:
 376 0064 00540040 		.word	1073763328
 377 0068 00380240 		.word	1073887232
 378 006c 00040240 		.word	1073873920
 379              		.cfi_endproc
 380              	.LFE238:
 382              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 383              		.align	1
 384              		.global	HAL_I2C_MspDeInit
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 388              		.fpu fpv4-sp-d16
 390              	HAL_I2C_MspDeInit:
 391              	.LVL18:
 392              	.LFB239:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c **** /**
 184:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 185:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 186:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 187:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 188:Core/Src/stm32f4xx_hal_msp.c **** */
 189:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 190:Core/Src/stm32f4xx_hal_msp.c **** {
 393              		.loc 1 190 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 12


 191:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 397              		.loc 1 191 3 view .LVU90
 398              		.loc 1 191 10 is_stmt 0 view .LVU91
 399 0000 0268     		ldr	r2, [r0]
 400              		.loc 1 191 5 view .LVU92
 401 0002 0A4B     		ldr	r3, .L30
 402 0004 9A42     		cmp	r2, r3
 403 0006 00D0     		beq	.L29
 404 0008 7047     		bx	lr
 405              	.L29:
 190:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 406              		.loc 1 190 1 view .LVU93
 407 000a 10B5     		push	{r4, lr}
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 4, -8
 410              		.cfi_offset 14, -4
 192:Core/Src/stm32f4xx_hal_msp.c ****   {
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 411              		.loc 1 197 5 is_stmt 1 view .LVU94
 412 000c 084A     		ldr	r2, .L30+4
 413 000e 136C     		ldr	r3, [r2, #64]
 414 0010 23F40013 		bic	r3, r3, #2097152
 415 0014 1364     		str	r3, [r2, #64]
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 200:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 201:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 202:Core/Src/stm32f4xx_hal_msp.c ****     */
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 416              		.loc 1 203 5 view .LVU95
 417 0016 074C     		ldr	r4, .L30+8
 418 0018 4021     		movs	r1, #64
 419 001a 2046     		mov	r0, r4
 420              	.LVL19:
 421              		.loc 1 203 5 is_stmt 0 view .LVU96
 422 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 423              	.LVL20:
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 424              		.loc 1 205 5 is_stmt 1 view .LVU97
 425 0020 8021     		movs	r1, #128
 426 0022 2046     		mov	r0, r4
 427 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 428              	.LVL21:
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 210:Core/Src/stm32f4xx_hal_msp.c ****   }
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c **** }
 429              		.loc 1 212 1 is_stmt 0 view .LVU98
 430 0028 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 13


 431              	.L31:
 432 002a 00BF     		.align	2
 433              	.L30:
 434 002c 00540040 		.word	1073763328
 435 0030 00380240 		.word	1073887232
 436 0034 00040240 		.word	1073873920
 437              		.cfi_endproc
 438              	.LFE239:
 440              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 441              		.align	1
 442              		.global	HAL_UART_MspInit
 443              		.syntax unified
 444              		.thumb
 445              		.thumb_func
 446              		.fpu fpv4-sp-d16
 448              	HAL_UART_MspInit:
 449              	.LVL22:
 450              	.LFB240:
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c **** /**
 215:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 216:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 217:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 218:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 219:Core/Src/stm32f4xx_hal_msp.c **** */
 220:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 221:Core/Src/stm32f4xx_hal_msp.c **** {
 451              		.loc 1 221 1 is_stmt 1 view -0
 452              		.cfi_startproc
 453              		@ args = 0, pretend = 0, frame = 32
 454              		@ frame_needed = 0, uses_anonymous_args = 0
 455              		.loc 1 221 1 is_stmt 0 view .LVU100
 456 0000 30B5     		push	{r4, r5, lr}
 457              		.cfi_def_cfa_offset 12
 458              		.cfi_offset 4, -12
 459              		.cfi_offset 5, -8
 460              		.cfi_offset 14, -4
 461 0002 89B0     		sub	sp, sp, #36
 462              		.cfi_def_cfa_offset 48
 222:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 463              		.loc 1 222 3 is_stmt 1 view .LVU101
 464              		.loc 1 222 20 is_stmt 0 view .LVU102
 465 0004 0023     		movs	r3, #0
 466 0006 0393     		str	r3, [sp, #12]
 467 0008 0493     		str	r3, [sp, #16]
 468 000a 0593     		str	r3, [sp, #20]
 469 000c 0693     		str	r3, [sp, #24]
 470 000e 0793     		str	r3, [sp, #28]
 223:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 471              		.loc 1 223 3 is_stmt 1 view .LVU103
 472              		.loc 1 223 11 is_stmt 0 view .LVU104
 473 0010 0268     		ldr	r2, [r0]
 474              		.loc 1 223 5 view .LVU105
 475 0012 03F18043 		add	r3, r3, #1073741824
 476 0016 03F58833 		add	r3, r3, #69632
 477 001a 9A42     		cmp	r2, r3
 478 001c 01D0     		beq	.L36
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 14


 479              	.LVL23:
 480              	.L32:
 224:Core/Src/stm32f4xx_hal_msp.c ****   {
 225:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 228:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 229:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 232:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 233:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 234:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 235:Core/Src/stm32f4xx_hal_msp.c ****     */
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 241:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA Init */
 244:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1_RX Init */
 245:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA2_Stream2;
 246:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 247:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 248:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 249:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 250:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 251:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 252:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 253:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 254:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 255:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 256:Core/Src/stm32f4xx_hal_msp.c ****     {
 257:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 258:Core/Src/stm32f4xx_hal_msp.c ****     }
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 264:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 268:Core/Src/stm32f4xx_hal_msp.c ****   }
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c **** }
 481              		.loc 1 270 1 view .LVU106
 482 001e 09B0     		add	sp, sp, #36
 483              		.cfi_remember_state
 484              		.cfi_def_cfa_offset 12
 485              		@ sp needed
 486 0020 30BD     		pop	{r4, r5, pc}
 487              	.LVL24:
 488              	.L36:
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 15


 489              		.cfi_restore_state
 490              		.loc 1 270 1 view .LVU107
 491 0022 0446     		mov	r4, r0
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 492              		.loc 1 229 5 is_stmt 1 view .LVU108
 493              	.LBB8:
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 494              		.loc 1 229 5 view .LVU109
 495 0024 0025     		movs	r5, #0
 496 0026 0195     		str	r5, [sp, #4]
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 497              		.loc 1 229 5 view .LVU110
 498 0028 03F59433 		add	r3, r3, #75776
 499 002c 5A6C     		ldr	r2, [r3, #68]
 500 002e 42F01002 		orr	r2, r2, #16
 501 0032 5A64     		str	r2, [r3, #68]
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 502              		.loc 1 229 5 view .LVU111
 503 0034 5A6C     		ldr	r2, [r3, #68]
 504 0036 02F01002 		and	r2, r2, #16
 505 003a 0192     		str	r2, [sp, #4]
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 506              		.loc 1 229 5 view .LVU112
 507 003c 019A     		ldr	r2, [sp, #4]
 508              	.LBE8:
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 509              		.loc 1 229 5 view .LVU113
 231:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 510              		.loc 1 231 5 view .LVU114
 511              	.LBB9:
 231:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 512              		.loc 1 231 5 view .LVU115
 513 003e 0295     		str	r5, [sp, #8]
 231:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 514              		.loc 1 231 5 view .LVU116
 515 0040 1A6B     		ldr	r2, [r3, #48]
 516 0042 42F00102 		orr	r2, r2, #1
 517 0046 1A63     		str	r2, [r3, #48]
 231:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 518              		.loc 1 231 5 view .LVU117
 519 0048 1B6B     		ldr	r3, [r3, #48]
 520 004a 03F00103 		and	r3, r3, #1
 521 004e 0293     		str	r3, [sp, #8]
 231:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 522              		.loc 1 231 5 view .LVU118
 523 0050 029B     		ldr	r3, [sp, #8]
 524              	.LBE9:
 231:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 525              		.loc 1 231 5 view .LVU119
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 526              		.loc 1 236 5 view .LVU120
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 527              		.loc 1 236 25 is_stmt 0 view .LVU121
 528 0052 4FF4C063 		mov	r3, #1536
 529 0056 0393     		str	r3, [sp, #12]
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 530              		.loc 1 237 5 is_stmt 1 view .LVU122
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 16


 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 531              		.loc 1 237 26 is_stmt 0 view .LVU123
 532 0058 0223     		movs	r3, #2
 533 005a 0493     		str	r3, [sp, #16]
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 534              		.loc 1 238 5 is_stmt 1 view .LVU124
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 535              		.loc 1 238 26 is_stmt 0 view .LVU125
 536 005c 0595     		str	r5, [sp, #20]
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 537              		.loc 1 239 5 is_stmt 1 view .LVU126
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 538              		.loc 1 239 27 is_stmt 0 view .LVU127
 539 005e 0323     		movs	r3, #3
 540 0060 0693     		str	r3, [sp, #24]
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 541              		.loc 1 240 5 is_stmt 1 view .LVU128
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 542              		.loc 1 240 31 is_stmt 0 view .LVU129
 543 0062 0723     		movs	r3, #7
 544 0064 0793     		str	r3, [sp, #28]
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 545              		.loc 1 241 5 is_stmt 1 view .LVU130
 546 0066 03A9     		add	r1, sp, #12
 547 0068 1248     		ldr	r0, .L38
 548              	.LVL25:
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 549              		.loc 1 241 5 is_stmt 0 view .LVU131
 550 006a FFF7FEFF 		bl	HAL_GPIO_Init
 551              	.LVL26:
 245:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 552              		.loc 1 245 5 is_stmt 1 view .LVU132
 245:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 553              		.loc 1 245 29 is_stmt 0 view .LVU133
 554 006e 1248     		ldr	r0, .L38+4
 555 0070 124B     		ldr	r3, .L38+8
 556 0072 0360     		str	r3, [r0]
 246:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 557              		.loc 1 246 5 is_stmt 1 view .LVU134
 246:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 558              		.loc 1 246 33 is_stmt 0 view .LVU135
 559 0074 4FF00063 		mov	r3, #134217728
 560 0078 4360     		str	r3, [r0, #4]
 247:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 561              		.loc 1 247 5 is_stmt 1 view .LVU136
 247:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 562              		.loc 1 247 35 is_stmt 0 view .LVU137
 563 007a 8560     		str	r5, [r0, #8]
 248:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 564              		.loc 1 248 5 is_stmt 1 view .LVU138
 248:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 565              		.loc 1 248 35 is_stmt 0 view .LVU139
 566 007c C560     		str	r5, [r0, #12]
 249:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 567              		.loc 1 249 5 is_stmt 1 view .LVU140
 249:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 568              		.loc 1 249 32 is_stmt 0 view .LVU141
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 17


 569 007e 4FF48063 		mov	r3, #1024
 570 0082 0361     		str	r3, [r0, #16]
 250:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 571              		.loc 1 250 5 is_stmt 1 view .LVU142
 250:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 572              		.loc 1 250 45 is_stmt 0 view .LVU143
 573 0084 4561     		str	r5, [r0, #20]
 251:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 574              		.loc 1 251 5 is_stmt 1 view .LVU144
 251:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 575              		.loc 1 251 42 is_stmt 0 view .LVU145
 576 0086 8561     		str	r5, [r0, #24]
 252:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 577              		.loc 1 252 5 is_stmt 1 view .LVU146
 252:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 578              		.loc 1 252 30 is_stmt 0 view .LVU147
 579 0088 C561     		str	r5, [r0, #28]
 253:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 580              		.loc 1 253 5 is_stmt 1 view .LVU148
 253:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 581              		.loc 1 253 34 is_stmt 0 view .LVU149
 582 008a 0562     		str	r5, [r0, #32]
 254:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 583              		.loc 1 254 5 is_stmt 1 view .LVU150
 254:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 584              		.loc 1 254 34 is_stmt 0 view .LVU151
 585 008c 4562     		str	r5, [r0, #36]
 255:Core/Src/stm32f4xx_hal_msp.c ****     {
 586              		.loc 1 255 5 is_stmt 1 view .LVU152
 255:Core/Src/stm32f4xx_hal_msp.c ****     {
 587              		.loc 1 255 9 is_stmt 0 view .LVU153
 588 008e FFF7FEFF 		bl	HAL_DMA_Init
 589              	.LVL27:
 255:Core/Src/stm32f4xx_hal_msp.c ****     {
 590              		.loc 1 255 8 view .LVU154
 591 0092 58B9     		cbnz	r0, .L37
 592              	.L34:
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 593              		.loc 1 260 5 is_stmt 1 view .LVU155
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 594              		.loc 1 260 5 view .LVU156
 595 0094 084B     		ldr	r3, .L38+4
 596 0096 A363     		str	r3, [r4, #56]
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 597              		.loc 1 260 5 view .LVU157
 598 0098 9C63     		str	r4, [r3, #56]
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 599              		.loc 1 260 5 view .LVU158
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 600              		.loc 1 263 5 view .LVU159
 601 009a 0022     		movs	r2, #0
 602 009c 1146     		mov	r1, r2
 603 009e 2520     		movs	r0, #37
 604 00a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 605              	.LVL28:
 264:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 606              		.loc 1 264 5 view .LVU160
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 18


 607 00a4 2520     		movs	r0, #37
 608 00a6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 609              	.LVL29:
 610              		.loc 1 270 1 is_stmt 0 view .LVU161
 611 00aa B8E7     		b	.L32
 612              	.L37:
 257:Core/Src/stm32f4xx_hal_msp.c ****     }
 613              		.loc 1 257 7 is_stmt 1 view .LVU162
 614 00ac FFF7FEFF 		bl	Error_Handler
 615              	.LVL30:
 616 00b0 F0E7     		b	.L34
 617              	.L39:
 618 00b2 00BF     		.align	2
 619              	.L38:
 620 00b4 00000240 		.word	1073872896
 621 00b8 00000000 		.word	hdma_usart1_rx
 622 00bc 40640240 		.word	1073898560
 623              		.cfi_endproc
 624              	.LFE240:
 626              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 627              		.align	1
 628              		.global	HAL_UART_MspDeInit
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 632              		.fpu fpv4-sp-d16
 634              	HAL_UART_MspDeInit:
 635              	.LVL31:
 636              	.LFB241:
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c **** /**
 273:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 274:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 275:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 276:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 277:Core/Src/stm32f4xx_hal_msp.c **** */
 278:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 279:Core/Src/stm32f4xx_hal_msp.c **** {
 637              		.loc 1 279 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 0
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 280:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 641              		.loc 1 280 3 view .LVU164
 642              		.loc 1 280 11 is_stmt 0 view .LVU165
 643 0000 0268     		ldr	r2, [r0]
 644              		.loc 1 280 5 view .LVU166
 645 0002 0B4B     		ldr	r3, .L47
 646 0004 9A42     		cmp	r2, r3
 647 0006 00D0     		beq	.L46
 648 0008 7047     		bx	lr
 649              	.L46:
 279:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 650              		.loc 1 279 1 view .LVU167
 651 000a 10B5     		push	{r4, lr}
 652              		.cfi_def_cfa_offset 8
 653              		.cfi_offset 4, -8
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 19


 654              		.cfi_offset 14, -4
 655 000c 0446     		mov	r4, r0
 281:Core/Src/stm32f4xx_hal_msp.c ****   {
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 285:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 286:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 656              		.loc 1 286 5 is_stmt 1 view .LVU168
 657 000e 094A     		ldr	r2, .L47+4
 658 0010 536C     		ldr	r3, [r2, #68]
 659 0012 23F01003 		bic	r3, r3, #16
 660 0016 5364     		str	r3, [r2, #68]
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 289:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 290:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 291:Core/Src/stm32f4xx_hal_msp.c ****     */
 292:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 661              		.loc 1 292 5 view .LVU169
 662 0018 4FF4C061 		mov	r1, #1536
 663 001c 0648     		ldr	r0, .L47+8
 664              	.LVL32:
 665              		.loc 1 292 5 is_stmt 0 view .LVU170
 666 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 667              	.LVL33:
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 295:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 668              		.loc 1 295 5 is_stmt 1 view .LVU171
 669 0022 A06B     		ldr	r0, [r4, #56]
 670 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 671              	.LVL34:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 297:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 672              		.loc 1 298 5 view .LVU172
 673 0028 2520     		movs	r0, #37
 674 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 675              	.LVL35:
 299:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 302:Core/Src/stm32f4xx_hal_msp.c ****   }
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c **** }
 676              		.loc 1 304 1 is_stmt 0 view .LVU173
 677 002e 10BD     		pop	{r4, pc}
 678              	.LVL36:
 679              	.L48:
 680              		.loc 1 304 1 view .LVU174
 681              		.align	2
 682              	.L47:
 683 0030 00100140 		.word	1073811456
 684 0034 00380240 		.word	1073887232
 685 0038 00000240 		.word	1073872896
 686              		.cfi_endproc
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 20


 687              	.LFE241:
 689              		.text
 690              	.Letext0:
 691              		.file 2 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\machine\
 692              		.file 3 "c:\\make\\test\\gcc-arm-none-eabi-9-2019-q4-major-win32\\arm-none-eabi\\include\\sys\\_st
 693              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 694              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 695              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 696              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 697              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 698              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 699              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 700              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 701              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 702              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 703              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 704              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 705              		.file 16 "Core/Inc/main.h"
ARM GAS  C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:83     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:90     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:198    .text.HAL_ADC_MspInit:00000074 $d
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:203    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:210    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:256    .text.HAL_ADC_MspDeInit:00000028 $d
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:263    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:270    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:376    .text.HAL_I2C_MspInit:00000064 $d
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:383    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:390    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:434    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:441    .text.HAL_UART_MspInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:448    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:620    .text.HAL_UART_MspInit:000000b4 $d
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:627    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:634    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\anmh1\AppData\Local\Temp\ccCTxIpd.s:683    .text.HAL_UART_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_DMA_Init
Error_Handler
hdma_usart1_rx
HAL_DMA_DeInit
