#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 19 19:19:43 2024
# Process ID: 26632
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30132 F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado23/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1586.785 ; gain = 254.305
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd}
Reading block design file <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:module_ref:alphaScramble:1.0 - alphaScramble_0
Adding component instance block -- xilinx.com:module_ref:RS:1.0 - RS_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:sigSource:1.0 - sigSource_0
Adding component instance block -- xilinx.com:module_ref:Con_Interleaver:1.0 - Con_Interleaver_0
Adding component instance block -- xilinx.com:module_ref:dec2bin:1.0 - dec2bin_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:Con_Encoder:1.0 - Con_Encoder_0
Adding component instance block -- xilinx.com:module_ref:PolarityShift:1.0 - PolarityShift_0
Adding component instance block -- xilinx.com:module_ref:PolarityShift:1.0 - PolarityShift_1
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Successfully read diagram <top> from block design file <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd>
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/FPGA/Vivado23/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Vivado23/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alphaScramble
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MATLAB_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigSource
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolutional_Interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Con_Interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Counter_Limited.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_Limited
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Increment_Real_World.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Increment_Real_World
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Wrap_To_Zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrap_To_Zero
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin_tc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2bin_tc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2bin
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Encoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolutional_Encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Con_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/PolarityShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PolarityShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_alphaScramble_0_0/sim/top_alphaScramble_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alphaScramble_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_RS_0_0/sim/top_RS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_sigSource_0_0/sim/top_sigSource_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sigSource_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_Con_Interleaver_0_0/sim/top_Con_Interleaver_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Con_Interleaver_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_dec2bin_0_0/sim/top_dec2bin_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dec2bin_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_util_vector_logic_0_0/sim/top_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_Con_Encoder_0_0/sim/top_Con_Encoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Con_Encoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_PolarityShift_0_0/sim/top_PolarityShift_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PolarityShift_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_PolarityShift_1_0/sim/top_PolarityShift_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PolarityShift_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_dds_compiler_0_0/sim/top_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_dds_compiler_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L dds_compiler_v6_0_23 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/FPGA/Vivado23/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L dds_compiler_v6_0_23 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_utils_v3_0_11.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_23.dds_compiler_v6_0_23_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_23.pkg_dds_compiler_v6_0_23
Compiling package dds_compiler_v6_0_23.dds_compiler_v6_0_23_hdl_comps
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_7.global_util_pkg
Compiling package axi_utils_v2_0_7.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_23.pkg_betas
Compiling package dds_compiler_v6_0_23.pkg_alphas
Compiling module xil_defaultlib.Convolutional_Encoder2
Compiling module xil_defaultlib.Con_Encoder
Compiling module xil_defaultlib.top_Con_Encoder_0_0
Compiling module xil_defaultlib.Convolutional_Interleaver
Compiling module xil_defaultlib.Con_Interleaver
Compiling module xil_defaultlib.top_Con_Interleaver_0_0
Compiling module xil_defaultlib.PolarityShift
Compiling module xil_defaultlib.top_PolarityShift_0_0
Compiling module xil_defaultlib.top_PolarityShift_1_0
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS
Compiling module xil_defaultlib.top_RS_0_0
Compiling module xil_defaultlib.alphaScramble
Compiling module xil_defaultlib.top_alphaScramble_0_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.top_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.top_clk_wiz_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_rdy [\dds_compiler_v6_0_23_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dither_wrap [\dither_wrap(ci_phase_err_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.pipe_add [\pipe_add(c_width=29,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_23.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_core [\dds_compiler_v6_0_23_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_viv [\dds_compiler_v6_0_23_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23 [\dds_compiler_v6_0_23(c_xdevicef...]
Compiling architecture top_dds_compiler_0_0_arch of entity xil_defaultlib.top_dds_compiler_0_0 [top_dds_compiler_0_0_default]
Compiling module xil_defaultlib.dec2bin_tc
Compiling module xil_defaultlib.Increment_Real_World
Compiling module xil_defaultlib.Wrap_To_Zero
Compiling module xil_defaultlib.Counter_Limited
Compiling module xil_defaultlib.dec2bin
Compiling module xil_defaultlib.top_dec2bin_0_0
Compiling module xil_defaultlib.MATLAB_Function
Compiling module xil_defaultlib.sigSource
Compiling module xil_defaultlib.top_sigSource_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.top_util_vector_logic_0_0
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -protoinst "protoinst_files/top.protoinst" -view {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /top_tb/u_top_wrapper/top_i//dds_compiler_0/M_AXIS_DATA
Time resolution is 1 ps
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1586.785 ; gain = 0.000
update_compile_order -fileset sources_1
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close [ open F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/axi4s_Inverter.v w ]
add_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/axi4s_Inverter.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference axi4s_Inverter axi4s_Inverter_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
set_property location {8 2279 443} [get_bd_cells axi4s_Inverter_0]
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA] [get_bd_intf_ports M_AXIS_DATA_0]
connect_bd_intf_net [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA] [get_bd_intf_pins axi4s_Inverter_0/s_axis]
connect_bd_net [get_bd_pins axi4s_Inverter_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_ports reset_n_0] [get_bd_pins axi4s_Inverter_0/rst_n]
startgroup
make_bd_pins_external  [get_bd_cells axi4s_Inverter_0]
make_bd_intf_pins_external  [get_bd_cells axi4s_Inverter_0]
endgroup
save_bd_design
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
Wrote  : <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
update_compile_order -fileset sources_1
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
CRITICAL WARNING: [BD 41-2559] AXI interface port /m_axis_0 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port in an external clock port. If no external clock port exists in the design, make the source clock port /clk_wiz_0/clk_out1 external and associate the interface port to it.
clk_domain: top_clk_0, clk_domain_1: top_clk_0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m_axis_0(100000000) and /axi4s_Inverter_0/m_axis(200000000)
WARNING: [BD 41-926] Following properties on interface pin /axi4s_Inverter_0/s_axis have been updated from connected ip, but BD cell '/axi4s_Inverter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axi4s_Inverter_0> to completely resolve these warnings.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property -dict [list CONFIG.FREQ_HZ 200000000] [get_bd_intf_ports m_axis_0]
save_bd_design
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
Wrote  : <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
clk_domain: top_clk_0, clk_domain_1: top_clk_0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axi4s_Inverter_0/s_axis have been updated from connected ip, but BD cell '/axi4s_Inverter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axi4s_Inverter_0> to completely resolve these warnings.
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/sim/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4s_Inverter_0 .
Exporting to file f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.hwdef
catch { config_ip_cache -export [get_ips -all top_axi4s_Inverter_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_axi4s_Inverter_0_0
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_axi4s_Inverter_0_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_axi4s_Inverter_0_0
[Sun May 19 19:32:18 2024] Launched top_axi4s_Inverter_0_0_synth_1...
Run output will be captured here: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_axi4s_Inverter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'top_axi4s_Inverter_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-3661] Failed to remove file:F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/FPGA/Vivado23/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Vivado23/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alphaScramble
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MATLAB_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigSource
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolutional_Interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Con_Interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Counter_Limited.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_Limited
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Increment_Real_World.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Increment_Real_World
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Wrap_To_Zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrap_To_Zero
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin_tc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2bin_tc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2bin
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Encoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolutional_Encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Con_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/PolarityShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PolarityShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/axi4s_Inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4s_Inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_alphaScramble_0_0/sim/top_alphaScramble_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alphaScramble_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_RS_0_0/sim/top_RS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_sigSource_0_0/sim/top_sigSource_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sigSource_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_Con_Interleaver_0_0/sim/top_Con_Interleaver_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Con_Interleaver_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_dec2bin_0_0/sim/top_dec2bin_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dec2bin_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_util_vector_logic_0_0/sim/top_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_Con_Encoder_0_0/sim/top_Con_Encoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Con_Encoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_PolarityShift_0_0/sim/top_PolarityShift_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PolarityShift_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_PolarityShift_1_0/sim/top_PolarityShift_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PolarityShift_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_axi4s_Inverter_0_0/sim/top_axi4s_Inverter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi4s_Inverter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_dds_compiler_0_0/sim/top_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_dds_compiler_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1871.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1871.730 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/simulate.log"
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/simulate.log"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property source_mgmt_mode DisplayOnly [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference top_axi4s_Inverter_0_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name axi4s_Inverter Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property source_mgmt_mode All [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference top_axi4s_Inverter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_axi4s_Inverter_0_0 to use current project options
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
clk_domain: top_clk_0, clk_domain_1: top_clk_0, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axi4s_Inverter_0/s_axis have been updated from connected ip, but BD cell '/axi4s_Inverter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axi4s_Inverter_0> to completely resolve these warnings.
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/sim/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4s_Inverter_0 .
Exporting to file f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.hwdef
catch { config_ip_cache -export [get_ips -all top_axi4s_Inverter_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_axi4s_Inverter_0_0
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_axi4s_Inverter_0_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_axi4s_Inverter_0_0
[Sun May 19 19:36:46 2024] Launched top_axi4s_Inverter_0_0_synth_1...
Run output will be captured here: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_axi4s_Inverter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alphaScramble
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MATLAB_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigSource
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolutional_Interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Con_Interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Counter_Limited.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_Limited
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Increment_Real_World.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Increment_Real_World
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Wrap_To_Zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrap_To_Zero
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin_tc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2bin_tc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec2bin
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Encoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolutional_Encoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Con_Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/PolarityShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PolarityShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/new/axi4s_Inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4s_Inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_alphaScramble_0_0/sim/top_alphaScramble_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alphaScramble_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_RS_0_0/sim/top_RS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_sigSource_0_0/sim/top_sigSource_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sigSource_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_Con_Interleaver_0_0/sim/top_Con_Interleaver_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Con_Interleaver_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_dec2bin_0_0/sim/top_dec2bin_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dec2bin_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_util_vector_logic_0_0/sim/top_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_Con_Encoder_0_0/sim/top_Con_Encoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Con_Encoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_PolarityShift_0_0/sim/top_PolarityShift_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PolarityShift_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_PolarityShift_1_0/sim/top_PolarityShift_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PolarityShift_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_axi4s_Inverter_0_0/sim/top_axi4s_Inverter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi4s_Inverter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.270 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L dds_compiler_v6_0_23 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/FPGA/Vivado23/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L util_vector_logic_v2_0_3 -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L dds_compiler_v6_0_23 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_utils_v3_0_11.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_23.dds_compiler_v6_0_23_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_23.pkg_dds_compiler_v6_0_23
Compiling package dds_compiler_v6_0_23.dds_compiler_v6_0_23_hdl_comps
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_7.global_util_pkg
Compiling package axi_utils_v2_0_7.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_23.pkg_betas
Compiling package dds_compiler_v6_0_23.pkg_alphas
Compiling module xil_defaultlib.Convolutional_Encoder2
Compiling module xil_defaultlib.Con_Encoder
Compiling module xil_defaultlib.top_Con_Encoder_0_0
Compiling module xil_defaultlib.Convolutional_Interleaver
Compiling module xil_defaultlib.Con_Interleaver
Compiling module xil_defaultlib.top_Con_Interleaver_0_0
Compiling module xil_defaultlib.PolarityShift
Compiling module xil_defaultlib.top_PolarityShift_0_0
Compiling module xil_defaultlib.top_PolarityShift_1_0
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS
Compiling module xil_defaultlib.top_RS_0_0
Compiling module xil_defaultlib.alphaScramble
Compiling module xil_defaultlib.top_alphaScramble_0_0
Compiling module xil_defaultlib.axi4s_Inverter
Compiling module xil_defaultlib.top_axi4s_Inverter_0_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.top_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.top_clk_wiz_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_rdy [\dds_compiler_v6_0_23_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dither_wrap [\dither_wrap(ci_phase_err_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.pipe_add [\pipe_add(c_width=29,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_23.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_core [\dds_compiler_v6_0_23_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_viv [\dds_compiler_v6_0_23_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23 [\dds_compiler_v6_0_23(c_xdevicef...]
Compiling architecture top_dds_compiler_0_0_arch of entity xil_defaultlib.top_dds_compiler_0_0 [top_dds_compiler_0_0_default]
Compiling module xil_defaultlib.dec2bin_tc
Compiling module xil_defaultlib.Increment_Real_World
Compiling module xil_defaultlib.Wrap_To_Zero
Compiling module xil_defaultlib.Counter_Limited
Compiling module xil_defaultlib.dec2bin
Compiling module xil_defaultlib.top_dec2bin_0_0
Compiling module xil_defaultlib.MATLAB_Function
Compiling module xil_defaultlib.sigSource
Compiling module xil_defaultlib.top_sigSource_0_0
Compiling module util_vector_logic_v2_0_3.util_vector_logic_v2_0_3_util_ve...
Compiling module xil_defaultlib.top_util_vector_logic_0_0
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1878.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1878.270 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
WARNING: [Wavedata 42-567] Protoinst file protoinst_files/top.protoinst does not exist.
Time resolution is 1 ps
couldn't read file "top_tb.tcl": no such file or directory
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1900.570 ; gain = 22.301
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\new\axi4s_Inverter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.gen\sources_1\bd\top\hdl\top_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 100 us
run 100 us
run 100 us
run 100 us
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 19:38:07 2024...
