#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr 12 15:08:30 2019
# Process ID: 10796
# Current directory: D:/Programming/Github/DES-AO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5300 D:\Programming\Github\DES-AO\DES_AO.xpr
# Log file: D:/Programming/Github/DES-AO/vivado.log
# Journal file: D:/Programming/Github/DES-AO\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/GIGABYTE-S/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project D:/Programming/Github/DES-AO/DES_AO.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/RoundTesting.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneratorTestBench.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TestSBoxes.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TestSBoxes_Full.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 831.375 ; gain = 148.180
update_compile_order -fileset sources_1
update_files -from_files D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/DES.v -to_files D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v' with file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/DES.v'.
update_compile_order -fileset sources_1
update_files -from_files D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg -to_files D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg' with file 'D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg'.
update_files -from_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/SBoxesTestBench.v -to_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TestSBoxes_Full.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TestSBoxes_Full.v' with file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/SBoxesTestBench.v'.
update_files -from_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/SBoxTestBench.v -to_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TestSBoxes.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TestSBoxes.v' with file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/SBoxTestBench.v'.
update_files -from_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/RoundTestBench.v -to_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/RoundTesting.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/RoundTesting.v' with file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/RoundTestBench.v'.
update_files -from_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v -to_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v' with file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v'.
update_files -from_files D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/KeyGeneratorTestBench.v -to_files D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneratorTestBench.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneratorTestBench.v' with file 'D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/KeyGeneratorTestBench.v'.
set_property top DESTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DESTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/DES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DESTestBench_behav xil_defaultlib.DESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.DES
Compiling module xil_defaultlib.DESTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot DESTestBench_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim/xsim.dir/DESTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 12 15:44:30 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DESTestBench_behav -key {Behavioral:sim_1:Functional:DESTestBench} -tclbatch {DESTestBench.tcl} -view {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg} -view {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg
WARNING: Simulation object /PipelinedRoundsTestBench/clk was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/reset was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/encrypt was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/key was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataIn was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/InitReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck1 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG1/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck2 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG2/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck3 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG3/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck4 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG4/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck5 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG5/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck6 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG6/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck7 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG7/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck8 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG8/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck9 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG9/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck10 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG10/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck11 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG11/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck12 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG12/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck13 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG13/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck14 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG14/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck15 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG15/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck16 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG16/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataOut was not found in the design.
open_wave_config D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg
WARNING: Simulation object /TripleDESTestBench/clk was not found in the design.
WARNING: Simulation object /TripleDESTestBench/reset was not found in the design.
WARNING: Simulation object /TripleDESTestBench/encrypt was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/dataIn was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck1 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/DES1Out was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck2 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/DES2Out was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck3 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/dataOut was not found in the design.
source DESTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DESTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 888.586 ; gain = 13.266
open_wave_config {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg}
WARNING: Simulation object /TripleDESTestBench/clk was not found in the design.
WARNING: Simulation object /TripleDESTestBench/reset was not found in the design.
WARNING: Simulation object /TripleDESTestBench/encrypt was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/dataIn was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck1 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/DES1Out was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck2 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/DES2Out was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck3 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/dataOut was not found in the design.
open_wave_config {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg}
WARNING: Simulation object /PipelinedRoundsTestBench/clk was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/reset was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/encrypt was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/key was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataIn was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/InitReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck1 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG1/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck2 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG2/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck3 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG3/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck4 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG4/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck5 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG5/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck6 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG6/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck7 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG7/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck8 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG8/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck9 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG9/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck10 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG10/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck11 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG11/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck12 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG12/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck13 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG13/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck14 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG14/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck15 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG15/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck16 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG16/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataOut was not found in the design.
set_property top TripleDESTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.DES
Compiling module xil_defaultlib.TripleDES
Compiling module xil_defaultlib.TripleDESTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TripleDESTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TripleDESTestBench_behav -key {Behavioral:sim_1:Functional:TripleDESTestBench} -tclbatch {TripleDESTestBench.tcl} -view {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg} -view {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg
WARNING: Simulation object /PipelinedRoundsTestBench/clk was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/reset was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/encrypt was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/key was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataIn was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/InitReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck1 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG1/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck2 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG2/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck3 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG3/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck4 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG4/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck5 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG5/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck6 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG6/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck7 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG7/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck8 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG8/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck9 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG9/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck10 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG10/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck11 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG11/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck12 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG12/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck13 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG13/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck14 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG14/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck15 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG15/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck16 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG16/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataOut was not found in the design.
open_wave_config D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg
source TripleDESTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TripleDESTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 918.594 ; gain = 23.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TripleDESTestBench_behav -key {Behavioral:sim_1:Functional:TripleDESTestBench} -tclbatch {TripleDESTestBench.tcl} -view {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg} -view {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg
WARNING: Simulation object /PipelinedRoundsTestBench/clk was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/reset was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/encrypt was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/key was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataIn was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/InitReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck1 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG1/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck2 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG2/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck3 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG3/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck4 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG4/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck5 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG5/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck6 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG6/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck7 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG7/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck8 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG8/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck9 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG9/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck10 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG10/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck11 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG11/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck12 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG12/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck13 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG13/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck14 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG14/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck15 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG15/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck16 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG16/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataOut was not found in the design.
open_wave_config D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg
source TripleDESTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TripleDESTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_wave_config {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg}
WARNING: Simulation object /PipelinedRoundsTestBench/clk was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/reset was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/encrypt was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/key was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataIn was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/InitReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck1 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG1/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck2 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG2/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck3 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG3/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck4 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG4/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck5 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG5/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck6 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG6/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck7 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG7/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck8 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG8/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck9 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG9/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck10 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG10/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck11 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG11/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck12 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG12/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck13 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG13/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck14 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG14/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck15 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG15/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/ck16 was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/REG16/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/PR/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /PipelinedRoundsTestBench/dataOut was not found in the design.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v" Line 28
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 921.980 ; gain = 0.000
open_wave_config {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg}
WARNING: Simulation object /DESTestBench/PR/InitReg/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/PR/ck1 was not found in the design.
WARNING: Simulation object /DESTestBench/PR/REG1/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/PR/ck2 was not found in the design.
WARNING: Simulation object /DESTestBench/PR/REG2/dataOut was not found in the design.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v" Line 28
save_wave_config {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg}
save_wave_config {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v" Line 28
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 956.199 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 410 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v" Line 28
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TripleDESTestBench_behav -key {Behavioral:sim_1:Functional:TripleDESTestBench} -tclbatch {TripleDESTestBench.tcl} -view {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg} -view {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg
WARNING: Simulation object /DESTestBench/clk was not found in the design.
WARNING: Simulation object /DESTestBench/reset was not found in the design.
WARNING: Simulation object /DESTestBench/encrypt was not found in the design.
WARNING: Simulation object /DESTestBench/key was not found in the design.
WARNING: Simulation object /DESTestBench/dataIn was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck3 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG3/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck4 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG4/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck5 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG5/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck6 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG6/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck7 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG7/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck8 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG8/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck9 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG9/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck10 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG10/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck11 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG11/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck12 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG12/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck13 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG13/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck14 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG14/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck15 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG15/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck16 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG16/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/dataOut was not found in the design.
open_wave_config D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg
source TripleDESTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TripleDESTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top DESTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DESTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/DES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DESTestBench_behav xil_defaultlib.DESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.DES
Compiling module xil_defaultlib.DESTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot DESTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DESTestBench_behav -key {Behavioral:sim_1:Functional:DESTestBench} -tclbatch {DESTestBench.tcl} -view {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg} -view {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg
open_wave_config D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg
WARNING: Simulation object /TripleDESTestBench/clk was not found in the design.
WARNING: Simulation object /TripleDESTestBench/reset was not found in the design.
WARNING: Simulation object /TripleDESTestBench/encrypt was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/dataIn was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck1 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/DES1Out was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck2 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/DES2Out was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/ck3 was not found in the design.
WARNING: Simulation object /TripleDESTestBench/TDES/dataOut was not found in the design.
source DESTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 370 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DESTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top TripleDESTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/DES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/TripleDES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TripleDES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TripleDESTestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.DES
Compiling module xil_defaultlib.TripleDES
Compiling module xil_defaultlib.TripleDESTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TripleDESTestBench_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim/xsim.dir/TripleDESTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 12 16:52:54 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TripleDESTestBench_behav -key {Behavioral:sim_1:Functional:TripleDESTestBench} -tclbatch {TripleDESTestBench.tcl} -view {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg} -view {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg
WARNING: Simulation object /DESTestBench/clk was not found in the design.
WARNING: Simulation object /DESTestBench/reset was not found in the design.
WARNING: Simulation object /DESTestBench/encrypt was not found in the design.
WARNING: Simulation object /DESTestBench/key was not found in the design.
WARNING: Simulation object /DESTestBench/dataIn was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck3 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG3/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck4 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG4/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck5 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG5/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck6 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG6/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck7 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG7/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck8 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG8/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck9 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG9/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck10 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG10/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck11 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG11/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck12 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG12/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck13 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG13/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck14 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG14/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck15 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG15/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck16 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG16/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/dataOut was not found in the design.
open_wave_config D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg
source TripleDESTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TripleDESTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 994.484 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/DES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/TripleDES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TripleDES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TripleDESTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.DES
Compiling module xil_defaultlib.TripleDES
Compiling module xil_defaultlib.TripleDESTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TripleDESTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 994.484 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/DES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/TripleDES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TripleDES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TripleDESTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.DES
Compiling module xil_defaultlib.TripleDES
Compiling module xil_defaultlib.TripleDESTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TripleDESTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TripleDESTestBench_behav -key {Behavioral:sim_1:Functional:TripleDESTestBench} -tclbatch {TripleDESTestBench.tcl} -view {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg} -view {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg
WARNING: Simulation object /DESTestBench/clk was not found in the design.
WARNING: Simulation object /DESTestBench/reset was not found in the design.
WARNING: Simulation object /DESTestBench/encrypt was not found in the design.
WARNING: Simulation object /DESTestBench/key was not found in the design.
WARNING: Simulation object /DESTestBench/dataIn was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck3 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG3/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck4 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG4/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck5 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG5/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck6 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG6/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck7 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG7/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck8 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG8/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck9 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG9/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck10 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG10/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck11 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG11/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck12 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG12/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck13 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG13/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck14 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG14/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck15 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG15/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck16 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG16/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/dataOut was not found in the design.
open_wave_config D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg
source TripleDESTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TripleDESTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/SBoxesTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/SBoxTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/SBoxesTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/SBoxTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/DESTestBench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TripleDESTestBench_behav -key {Behavioral:sim_1:Functional:TripleDESTestBench} -tclbatch {TripleDESTestBench.tcl} -view {D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg} -view {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/DESTestBench_behav.wcfg
WARNING: Simulation object /DESTestBench/clk was not found in the design.
WARNING: Simulation object /DESTestBench/reset was not found in the design.
WARNING: Simulation object /DESTestBench/encrypt was not found in the design.
WARNING: Simulation object /DESTestBench/key was not found in the design.
WARNING: Simulation object /DESTestBench/dataIn was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck3 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG3/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck4 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG4/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck5 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG5/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck6 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG6/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck7 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG7/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck8 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG8/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck9 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG9/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck10 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG10/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck11 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG11/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck12 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG12/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck13 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG13/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck14 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG14/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck15 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG15/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/ck16 was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/REG16/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/DES1/FinalReg/dataOut was not found in the design.
WARNING: Simulation object /DESTestBench/dataOut was not found in the design.
open_wave_config D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg
source TripleDESTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1590 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TripleDESTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/DES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/TripleDES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TripleDES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TripleDESTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.DES
Compiling module xil_defaultlib.TripleDES
Compiling module xil_defaultlib.TripleDESTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TripleDESTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 1130 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.703 ; gain = 1.129
open_wave_config {D:/Programming/Github/DES-AO/TripleDESTestBench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TripleDESTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TripleDESTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TripleDESTestBench_behav xil_defaultlib.TripleDESTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 1130 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/TripleDESTestBench.v" Line 48
