#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 30 10:17:08 2017
# Process ID: 10968
# Current directory: /home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1
# Command line: vivado -log lab2_simple_arm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab2_simple_arm_wrapper.tcl -notrace
# Log file: /home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/lab2_simple_arm_wrapper.vdi
# Journal file: /home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source lab2_simple_arm_wrapper.tcl -notrace
Command: open_checkpoint lab2_simple_arm_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 995.969 ; gain = 0.000 ; free physical = 922 ; free virtual = 8245
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4122]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4129]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4136]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4143]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/btns_5bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_5/lab2_simple_arm_axi_gpio_0_1.edf:4150]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5145]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5152]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5159]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5166]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5173]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5180]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5187]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab2_simple_arm_i/sw_8bit/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/nikolas/.Xil/Vivado-6222-Elsa/dcp_3/lab2_simple_arm_axi_gpio_0_0.edf:5194]
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/.Xil/Vivado-10968-Elsa/dcp/lab2_simple_arm_wrapper_board.xdc]
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/.Xil/Vivado-10968-Elsa/dcp/lab2_simple_arm_wrapper_board.xdc]
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/.Xil/Vivado-10968-Elsa/dcp/lab2_simple_arm_wrapper_early.xdc]
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/.Xil/Vivado-10968-Elsa/dcp/lab2_simple_arm_wrapper_early.xdc]
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/.Xil/Vivado-10968-Elsa/dcp/lab2_simple_arm_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/.Xil/Vivado-6788-Elsa/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1803.551 ; gain = 481.508 ; free physical = 173 ; free virtual = 7100
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/impl_1/.Xil/Vivado-10968-Elsa/dcp/lab2_simple_arm_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1813.551 ; gain = 8.000 ; free physical = 151 ; free virtual = 7078
Restored from archive | CPU: 0.650000 secs | Memory: 8.950394 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1813.551 ; gain = 8.000 ; free physical = 151 ; free virtual = 7078
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 172 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1813.551 ; gain = 817.582 ; free physical = 160 ; free virtual = 7060
Command: write_bitstream -force -no_partial_bitfile lab2_simple_arm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 39 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/RUNTEST, dbg_hub/inst/TCK, dbg_hub/inst/TMS, dbg_hub/inst/UPDATE_temp_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0] (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab2_simple_arm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2234.344 ; gain = 420.793 ; free physical = 246 ; free virtual = 6612
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 10:18:13 2017...
