-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Sun Dec 17 12:20:56 2023
-- Host        : LAPTOP-0C06RSO7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u_ila_0_stub.vhdl
-- Design      : u_ila_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z035ffg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe23 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe26 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe27 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe28 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe29 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe31 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    probe32 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe33 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe34 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe35 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe36 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe41 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe42 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe43 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe44 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe45 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe46 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe47 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe48 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe49 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe50 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    probe51 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe52 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe53 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe54 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe55 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe56 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe57 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe58 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe59 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe60 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe61 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe62 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe63 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe64 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe65 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe66 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe67 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe68 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe69 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe70 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe71 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe72 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe73 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe74 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe75 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe76 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe77 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe78 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe79 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe80 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe81 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe82 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe83 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe84 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe85 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe86 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe87 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe88 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe89 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe90 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe91 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe92 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe93 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe94 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe95 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe96 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe97 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe98 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe99 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe100 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe101 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe102 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe103 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe104 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    probe105 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe106 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe107 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe108 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe109 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe110 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe111 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe112 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    probe113 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe114 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe115 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe116 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe118 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe119 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe121 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe123 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk,probe0[1:0],probe1[3:0],probe2[1:0],probe3[3:0],probe4[3:0],probe5[3:0],probe6[3:0],probe7[3:0],probe8[3:0],probe9[3:0],probe10[3:0],probe11[3:0],probe12[3:0],probe13[3:0],probe14[3:0],probe15[1:0],probe16[3:0],probe17[3:0],probe18[3:0],probe19[3:0],probe20[1:0],probe21[3:0],probe22[3:0],probe23[3:0],probe24[3:0],probe25[3:0],probe26[3:0],probe27[3:0],probe28[3:0],probe29[3:0],probe30[3:0],probe31[4:0],probe32[3:0],probe33[3:0],probe34[3:0],probe35[3:0],probe36[3:0],probe37[3:0],probe38[3:0],probe39[3:0],probe40[3:0],probe41[3:0],probe42[3:0],probe43[3:0],probe44[1:0],probe45[3:0],probe46[1:0],probe47[3:0],probe48[3:0],probe49[3:0],probe50[4:0],probe51[3:0],probe52[3:0],probe53[3:0],probe54[3:0],probe55[3:0],probe56[3:0],probe57[3:0],probe58[3:0],probe59[3:0],probe60[3:0],probe61[3:0],probe62[3:0],probe63[3:0],probe64[3:0],probe65[3:0],probe66[3:0],probe67[1:0],probe68[3:0],probe69[3:0],probe70[3:0],probe71[3:0],probe72[3:0],probe73[3:0],probe74[3:0],probe75[3:0],probe76[3:0],probe77[3:0],probe78[3:0],probe79[3:0],probe80[3:0],probe81[3:0],probe82[3:0],probe83[3:0],probe84[3:0],probe85[3:0],probe86[7:0],probe87[3:0],probe88[3:0],probe89[7:0],probe90[3:0],probe91[1:0],probe92[3:0],probe93[1:0],probe94[1:0],probe95[3:0],probe96[3:0],probe97[3:0],probe98[3:0],probe99[3:0],probe100[3:0],probe101[1:0],probe102[3:0],probe103[1:0],probe104[17:0],probe105[1:0],probe106[1:0],probe107[7:0],probe108[3:0],probe109[3:0],probe110[1:0],probe111[3:0],probe112[1:0],probe113[0:0],probe114[0:0],probe115[0:0],probe116[0:0],probe117[0:0],probe118[0:0],probe119[0:0],probe120[0:0],probe121[0:0],probe122[0:0],probe123[0:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "ila,Vivado 2021.2";
begin
end;
