Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d65e252b9ab34b97a4f36e795c37c1d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.IFIDReg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IDEXEReg
Compiling module xil_defaultlib.Mux32x2
Compiling module xil_defaultlib.Mux3to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMReg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEMWBReg
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
