$comment
	File created using the following command:
		vcd file aula4_gustavo.msim.vcd -direction
$end
$date
	Tue Sep  2 20:21:28 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module aula4_gustavo_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 Palavra_Controle [5] $end
$var wire 1 9 Palavra_Controle [4] $end
$var wire 1 : Palavra_Controle [3] $end
$var wire 1 ; Palavra_Controle [2] $end
$var wire 1 < Palavra_Controle [1] $end
$var wire 1 = Palavra_Controle [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_PC_OUT [8] $end
$var wire 1 V ww_PC_OUT [7] $end
$var wire 1 W ww_PC_OUT [6] $end
$var wire 1 X ww_PC_OUT [5] $end
$var wire 1 Y ww_PC_OUT [4] $end
$var wire 1 Z ww_PC_OUT [3] $end
$var wire 1 [ ww_PC_OUT [2] $end
$var wire 1 \ ww_PC_OUT [1] $end
$var wire 1 ] ww_PC_OUT [0] $end
$var wire 1 ^ ww_LEDR [9] $end
$var wire 1 _ ww_LEDR [8] $end
$var wire 1 ` ww_LEDR [7] $end
$var wire 1 a ww_LEDR [6] $end
$var wire 1 b ww_LEDR [5] $end
$var wire 1 c ww_LEDR [4] $end
$var wire 1 d ww_LEDR [3] $end
$var wire 1 e ww_LEDR [2] $end
$var wire 1 f ww_LEDR [1] $end
$var wire 1 g ww_LEDR [0] $end
$var wire 1 h ww_Palavra_Controle [5] $end
$var wire 1 i ww_Palavra_Controle [4] $end
$var wire 1 j ww_Palavra_Controle [3] $end
$var wire 1 k ww_Palavra_Controle [2] $end
$var wire 1 l ww_Palavra_Controle [1] $end
$var wire 1 m ww_Palavra_Controle [0] $end
$var wire 1 n ww_EntradaB_ULA [7] $end
$var wire 1 o ww_EntradaB_ULA [6] $end
$var wire 1 p ww_EntradaB_ULA [5] $end
$var wire 1 q ww_EntradaB_ULA [4] $end
$var wire 1 r ww_EntradaB_ULA [3] $end
$var wire 1 s ww_EntradaB_ULA [2] $end
$var wire 1 t ww_EntradaB_ULA [1] $end
$var wire 1 u ww_EntradaB_ULA [0] $end
$var wire 1 v \CLOCK_50~input_o\ $end
$var wire 1 w \KEY[1]~input_o\ $end
$var wire 1 x \KEY[2]~input_o\ $end
$var wire 1 y \KEY[3]~input_o\ $end
$var wire 1 z \PC_OUT[0]~output_o\ $end
$var wire 1 { \PC_OUT[1]~output_o\ $end
$var wire 1 | \PC_OUT[2]~output_o\ $end
$var wire 1 } \PC_OUT[3]~output_o\ $end
$var wire 1 ~ \PC_OUT[4]~output_o\ $end
$var wire 1 !! \PC_OUT[5]~output_o\ $end
$var wire 1 "! \PC_OUT[6]~output_o\ $end
$var wire 1 #! \PC_OUT[7]~output_o\ $end
$var wire 1 $! \PC_OUT[8]~output_o\ $end
$var wire 1 %! \LEDR[0]~output_o\ $end
$var wire 1 &! \LEDR[1]~output_o\ $end
$var wire 1 '! \LEDR[2]~output_o\ $end
$var wire 1 (! \LEDR[3]~output_o\ $end
$var wire 1 )! \LEDR[4]~output_o\ $end
$var wire 1 *! \LEDR[5]~output_o\ $end
$var wire 1 +! \LEDR[6]~output_o\ $end
$var wire 1 ,! \LEDR[7]~output_o\ $end
$var wire 1 -! \LEDR[8]~output_o\ $end
$var wire 1 .! \LEDR[9]~output_o\ $end
$var wire 1 /! \Palavra_Controle[0]~output_o\ $end
$var wire 1 0! \Palavra_Controle[1]~output_o\ $end
$var wire 1 1! \Palavra_Controle[2]~output_o\ $end
$var wire 1 2! \Palavra_Controle[3]~output_o\ $end
$var wire 1 3! \Palavra_Controle[4]~output_o\ $end
$var wire 1 4! \Palavra_Controle[5]~output_o\ $end
$var wire 1 5! \EntradaB_ULA[0]~output_o\ $end
$var wire 1 6! \EntradaB_ULA[1]~output_o\ $end
$var wire 1 7! \EntradaB_ULA[2]~output_o\ $end
$var wire 1 8! \EntradaB_ULA[3]~output_o\ $end
$var wire 1 9! \EntradaB_ULA[4]~output_o\ $end
$var wire 1 :! \EntradaB_ULA[5]~output_o\ $end
$var wire 1 ;! \EntradaB_ULA[6]~output_o\ $end
$var wire 1 <! \EntradaB_ULA[7]~output_o\ $end
$var wire 1 =! \KEY[0]~input_o\ $end
$var wire 1 >! \PC|DOUT[0]~0_combout\ $end
$var wire 1 ?! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 @! \incrementaPC|Add0~2\ $end
$var wire 1 A! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 B! \incrementaPC|Add0~6\ $end
$var wire 1 C! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 D! \incrementaPC|Add0~10\ $end
$var wire 1 E! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 F! \incrementaPC|Add0~14\ $end
$var wire 1 G! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 H! \incrementaPC|Add0~18\ $end
$var wire 1 I! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 J! \incrementaPC|Add0~22\ $end
$var wire 1 K! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 L! \incrementaPC|Add0~26\ $end
$var wire 1 M! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 N! \ROM1|memROM~1_combout\ $end
$var wire 1 O! \DEC1|Equal5~0_combout\ $end
$var wire 1 P! \ROM1|memROM~3_combout\ $end
$var wire 1 Q! \ROM1|memROM~4_combout\ $end
$var wire 1 R! \DEC1|Equal5~1_combout\ $end
$var wire 1 S! \ROM1|memROM~5_combout\ $end
$var wire 1 T! \RAM1|process_0~0_combout\ $end
$var wire 1 U! \RAM1|ram~123_combout\ $end
$var wire 1 V! \RAM1|ram~25_q\ $end
$var wire 1 W! \RAM1|ram~124_combout\ $end
$var wire 1 X! \RAM1|ram~41_q\ $end
$var wire 1 Y! \RAM1|ram~126_combout\ $end
$var wire 1 Z! \RAM1|ram~33_q\ $end
$var wire 1 [! \ROM1|memROM~6_combout\ $end
$var wire 1 \! \ROM1|memROM~7_combout\ $end
$var wire 1 ]! \RAM1|ram~125_combout\ $end
$var wire 1 ^! \RAM1|ram~17_q\ $end
$var wire 1 _! \RAM1|ram~81_combout\ $end
$var wire 1 `! \RAM1|ram~121_combout\ $end
$var wire 1 a! \RAM1|ram~49_q\ $end
$var wire 1 b! \RAM1|ram~122_combout\ $end
$var wire 1 c! \RAM1|ram~57_q\ $end
$var wire 1 d! \RAM1|ram~85_combout\ $end
$var wire 1 e! \ULA1|Add0~34_cout\ $end
$var wire 1 f! \ULA1|Add0~1_sumout\ $end
$var wire 1 g! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 h! \ROM1|memROM~0_combout\ $end
$var wire 1 i! \ROM1|memROM~2_combout\ $end
$var wire 1 j! \DEC1|saida~1_combout\ $end
$var wire 1 k! \RAM1|ram~26_q\ $end
$var wire 1 l! \RAM1|ram~42_q\ $end
$var wire 1 m! \RAM1|ram~34_q\ $end
$var wire 1 n! \RAM1|ram~18_q\ $end
$var wire 1 o! \RAM1|ram~86_combout\ $end
$var wire 1 p! \RAM1|ram~50_q\ $end
$var wire 1 q! \RAM1|ram~58_q\ $end
$var wire 1 r! \RAM1|ram~90_combout\ $end
$var wire 1 s! \ULA1|Add0~2\ $end
$var wire 1 t! \ULA1|Add0~5_sumout\ $end
$var wire 1 u! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 v! \RAM1|ram~27_q\ $end
$var wire 1 w! \RAM1|ram~43_q\ $end
$var wire 1 x! \RAM1|ram~35_q\ $end
$var wire 1 y! \RAM1|ram~19_q\ $end
$var wire 1 z! \RAM1|ram~91_combout\ $end
$var wire 1 {! \RAM1|ram~51_q\ $end
$var wire 1 |! \RAM1|ram~59_q\ $end
$var wire 1 }! \RAM1|ram~95_combout\ $end
$var wire 1 ~! \ULA1|Add0~6\ $end
$var wire 1 !" \ULA1|Add0~9_sumout\ $end
$var wire 1 "" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 #" \RAM1|ram~28_q\ $end
$var wire 1 $" \RAM1|ram~44_q\ $end
$var wire 1 %" \RAM1|ram~36_q\ $end
$var wire 1 &" \RAM1|ram~20_q\ $end
$var wire 1 '" \RAM1|ram~96_combout\ $end
$var wire 1 (" \RAM1|ram~52_q\ $end
$var wire 1 )" \RAM1|ram~60_q\ $end
$var wire 1 *" \RAM1|ram~100_combout\ $end
$var wire 1 +" \ULA1|Add0~10\ $end
$var wire 1 ," \ULA1|Add0~13_sumout\ $end
$var wire 1 -" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 ." \RAM1|ram~29_q\ $end
$var wire 1 /" \RAM1|ram~45_q\ $end
$var wire 1 0" \RAM1|ram~37_q\ $end
$var wire 1 1" \RAM1|ram~21_q\ $end
$var wire 1 2" \RAM1|ram~101_combout\ $end
$var wire 1 3" \RAM1|ram~53_q\ $end
$var wire 1 4" \RAM1|ram~61_q\ $end
$var wire 1 5" \RAM1|ram~105_combout\ $end
$var wire 1 6" \ULA1|Add0~14\ $end
$var wire 1 7" \ULA1|Add0~17_sumout\ $end
$var wire 1 8" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 9" \RAM1|ram~30_q\ $end
$var wire 1 :" \RAM1|ram~46_q\ $end
$var wire 1 ;" \RAM1|ram~38_q\ $end
$var wire 1 <" \RAM1|ram~22_q\ $end
$var wire 1 =" \RAM1|ram~106_combout\ $end
$var wire 1 >" \RAM1|ram~54_q\ $end
$var wire 1 ?" \RAM1|ram~62_q\ $end
$var wire 1 @" \RAM1|ram~110_combout\ $end
$var wire 1 A" \ULA1|Add0~18\ $end
$var wire 1 B" \ULA1|Add0~21_sumout\ $end
$var wire 1 C" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 D" \RAM1|ram~31_q\ $end
$var wire 1 E" \RAM1|ram~47_q\ $end
$var wire 1 F" \RAM1|ram~39_q\ $end
$var wire 1 G" \RAM1|ram~23_q\ $end
$var wire 1 H" \RAM1|ram~111_combout\ $end
$var wire 1 I" \RAM1|ram~55_q\ $end
$var wire 1 J" \RAM1|ram~63_q\ $end
$var wire 1 K" \RAM1|ram~115_combout\ $end
$var wire 1 L" \ULA1|Add0~22\ $end
$var wire 1 M" \ULA1|Add0~25_sumout\ $end
$var wire 1 N" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 O" \RAM1|ram~32_q\ $end
$var wire 1 P" \RAM1|ram~48_q\ $end
$var wire 1 Q" \RAM1|ram~40_q\ $end
$var wire 1 R" \RAM1|ram~24_q\ $end
$var wire 1 S" \RAM1|ram~116_combout\ $end
$var wire 1 T" \RAM1|ram~56_q\ $end
$var wire 1 U" \RAM1|ram~64_q\ $end
$var wire 1 V" \RAM1|ram~120_combout\ $end
$var wire 1 W" \ULA1|Add0~26\ $end
$var wire 1 X" \ULA1|Add0~29_sumout\ $end
$var wire 1 Y" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 Z" \DEC1|saida~0_combout\ $end
$var wire 1 [" \REGA|DOUT\ [7] $end
$var wire 1 \" \REGA|DOUT\ [6] $end
$var wire 1 ]" \REGA|DOUT\ [5] $end
$var wire 1 ^" \REGA|DOUT\ [4] $end
$var wire 1 _" \REGA|DOUT\ [3] $end
$var wire 1 `" \REGA|DOUT\ [2] $end
$var wire 1 a" \REGA|DOUT\ [1] $end
$var wire 1 b" \REGA|DOUT\ [0] $end
$var wire 1 c" \PC|DOUT\ [8] $end
$var wire 1 d" \PC|DOUT\ [7] $end
$var wire 1 e" \PC|DOUT\ [6] $end
$var wire 1 f" \PC|DOUT\ [5] $end
$var wire 1 g" \PC|DOUT\ [4] $end
$var wire 1 h" \PC|DOUT\ [3] $end
$var wire 1 i" \PC|DOUT\ [2] $end
$var wire 1 j" \PC|DOUT\ [1] $end
$var wire 1 k" \PC|DOUT\ [0] $end
$var wire 1 l" \DEC1|ALT_INV_Equal5~1_combout\ $end
$var wire 1 m" \DEC1|ALT_INV_Equal5~0_combout\ $end
$var wire 1 n" \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~120_combout\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~115_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~110_combout\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 9# \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~105_combout\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~100_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~95_combout\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 C# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~90_combout\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 G# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 K# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 L# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 M# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 N# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 O# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 P# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 Q# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 R# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 S# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 T# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 U# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 V# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 W# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 X# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 Y# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 Z# \RAM1|ALT_INV_ram~116_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~111_combout\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~106_combout\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~101_combout\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~96_combout\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~91_combout\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 b# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 c# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 d# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 e# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 f# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 g# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 h# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 i# \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0G
1H
xI
1J
1K
1L
1M
1N
1O
xP
xv
xw
xx
xy
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
12!
13!
14!
05!
06!
17!
08!
09!
0:!
0;!
0<!
1=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
1O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
1!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
0Y"
0Z"
1l"
0m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
0C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
0K#
1L#
1M#
1N#
0O#
1P#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
x*
x+
x,
1-
xQ
xR
xS
1T
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
0"
0#
0$
0%
0&
1'
0(
0)
1.
0/
00
01
02
03
04
05
06
07
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
1i
1j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
$end
#10000
0-
0T
0=!
#20000
1-
1T
1=!
1k"
1`"
0Y#
0g#
0!"
1+"
0>!
1?!
0O!
1P!
0S!
1T!
0\!
1h!
1m"
0M#
1K#
0n"
1C#
0P#
1'!
1z
0,"
16"
0j!
1]!
1Q!
1!"
0""
1e
1]
07"
1A"
0L#
15
1F
1/!
0.!
02!
04!
1U!
0]!
0B"
1L"
1m
0^
0j
0h
1=
0:
08
0.
07!
03!
0M"
1W"
0s
0i
0X"
0'
09
#30000
0-
0T
0=!
#40000
1-
1T
1=!
0k"
1j"
1v!
1Y#
0X#
0(#
1z!
1>!
1O!
1S!
0T!
1[!
0h!
0_#
0m"
0K#
1n"
0G#
1P#
1{
0z
1j!
0z!
0U!
1f!
0s!
1g!
1t!
0~!
1u!
1}!
1\
0]
1_#
0@#
0F
1E
0/!
1.!
12!
14!
0!"
0t!
0}!
0m
1^
1j
1h
1@#
0=
1:
18
1.
16!
15!
13!
1t
1u
1i
1)
1(
19
#50000
0-
0T
0=!
#60000
1-
1T
1=!
1k"
1b"
1a"
0`"
0Y#
0i#
0h#
1g#
1!"
0+"
1t!
0f!
1s!
0>!
0?!
1@!
0O!
0P!
0S!
1T!
0[!
1h!
1m"
1M#
1K#
0n"
1G#
0P#
0'!
1&!
1%!
1z
1A!
0t!
1~!
1,"
06"
0j!
1z!
1U!
0Q!
1f!
0g!
1t!
0u!
0e
1f
1g
1]
17"
0A"
0!"
1+"
0_#
1L#
17
16
05
1F
1/!
0.!
02!
04!
0U!
1]!
0z!
1}!
0,"
16"
1B"
0L"
1m
0^
0j
0h
1_#
0@#
1=
0:
08
0.
06!
05!
03!
1M"
0W"
07"
1A"
1!"
0+"
1""
0}!
0t
0u
0i
0B"
1L"
1X"
1@#
0)
0(
09
1,"
06"
0!"
1+"
0""
0M"
1W"
17"
0A"
17!
0X"
0,"
16"
1B"
0L"
1s
07"
1A"
1'
07!
1M"
0W"
0B"
1L"
0s
1X"
0'
0M"
1W"
0X"
#70000
0-
0T
0=!
#80000
1-
1T
1=!
0k"
0j"
1i"
1^!
1n!
1Y#
1X#
0W#
0.#
0*#
0A!
1B!
1j!
1Z"
1R!
1>!
0@!
0T!
0h!
1i!
1o!
1_!
0l"
1n"
1P#
0N#
1|
0{
0z
1A!
0B!
1C!
0`#
0a#
0]!
0e!
0f!
0t!
1!"
0+"
1,"
06"
17"
0A"
1B"
0L"
1M"
0W"
1X"
1[
0\
0]
1d!
1r!
0C!
0F
0E
1D
0/!
1-!
11!
10!
13!
0X"
0M"
0B"
07"
0,"
1f!
0s!
0H#
0D#
0m
1_
1k
1l
1i
1u!
0f!
1s!
1g!
0=
1<
1;
19
1/
1t!
15!
16!
1u
1t
1)
1(
#90000
0-
0T
0=!
#100000
1-
1T
1=!
1k"
0b"
1`"
0Y#
1i#
0g#
0!"
1+"
1f!
0s!
0>!
1?!
1'!
0%!
1z
0t!
1,"
1e
0g
1]
07
15
1F
#110000
0-
0T
0=!
#120000
1-
1T
1=!
0k"
1j"
1b"
0a"
0`"
1_"
1Y#
0X#
0i#
1h#
1g#
0f#
0,"
16"
1!"
0+"
1t!
0~!
0f!
1s!
0R!
1>!
1P!
1h!
1l"
0M#
0P#
1(!
0'!
0&!
1%!
1{
0z
0t!
1~!
0!"
1,"
06"
17"
1Q!
1e!
1f!
0s!
1t!
0~!
1!"
0,"
16"
07"
1A"
1B"
1M"
1X"
1d
0e
0f
1g
1\
0]
17"
0A"
0!"
1+"
0L#
17
06
05
14
0F
1E
0-!
01!
0B"
1L"
07"
1A"
1!"
0+"
0t!
0f!
1s!
0_!
0o!
1z!
1,"
1B"
0L"
0_
0k
1t!
0,"
0B"
1L"
0M"
1W"
1a#
1`#
0_#
0/
0;
1M"
0W"
1}!
0r!
0d!
0X"
0M"
1W"
1X"
0@#
1D#
1H#
0X"
1f!
0g!
0t!
1~!
0u!
0!"
1""
1!"
17!
06!
05!
1s
0t
0u
0)
0(
1'
#130000
0-
0T
0=!
#140000
1-
1T
1=!
1k"
1`"
0_"
0Y#
0g#
1f#
1,"
06"
0!"
1+"
0>!
0?!
1@!
0P!
0h!
0i!
1M#
1P#
1N#
0(!
1'!
1z
0A!
1B!
0,"
16"
17"
0A"
0j!
0Z"
0Q!
0d
1e
1]
1B"
0L"
07"
1A"
1C!
1L#
15
04
1F
1_!
1o!
0z!
0B"
1L"
1M"
0W"
0a#
0`#
1_#
00!
03!
1X"
0M"
1W"
0}!
1r!
1d!
0l
0i
0X"
1@#
0D#
0H#
0<
09
0f!
1g!
1t!
0~!
1u!
1!"
0""
0!"
07!
16!
15!
0s
1t
1u
1)
1(
0'
#150000
0-
0T
0=!
#160000
