{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 15:34:30 2016 " "Info: Processing started: Fri Apr 08 15:34:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock " "Warning: Ignored assignments for entity \"clock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singal_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file singal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singal_generator-content " "Info: Found design unit 1: singal_generator-content" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 singal_generator " "Info: Found entity 1: singal_generator" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/clock/timer.v " "Warning: Can't analyze file -- file E:/clock/timer.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-timer_architecture " "Info: Found design unit 1: timer-timer_architecture" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singal_generator singal_generator:inst " "Info: Elaborating entity \"singal_generator\" for hierarchy \"singal_generator:inst\"" {  } { { "clock.bdf" "inst" { Schematic "E:/clock/clock.bdf" { { 136 464 560 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter singal_generator.vhd(23) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(23): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst1 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "E:/clock/clock.bdf" { { 280 720 856 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst1\|Div0\"" {  } { { "timer.vhd" "Div0" { Text "E:/clock/timer.vhd" 60 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst1\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst1\|Div1\"" {  } { { "timer.vhd" "Div1" { Text "E:/clock/timer.vhd" 62 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst1\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst1\|Div2\"" {  } { { "timer.vhd" "Div2" { Text "E:/clock/timer.vhd" 64 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"timer:inst1\|lpm_divide:Div0\"" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 60 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"timer:inst1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 60 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Info: Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/clock/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Info: Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/clock/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/clock/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst1\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"timer:inst1\|lpm_divide:Div2\"" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst1\|lpm_divide:Div2 " "Info: Instantiated megafunction \"timer:inst1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Info: Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "E:/clock/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Info: Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "E:/clock/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Info: Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "E:/clock/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "data1\[3\] GND " "Warning (13410): Pin \"data1\[3\]\" is stuck at GND" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 320 952 1128 336 "data1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "data3\[3\] GND " "Warning (13410): Pin \"data3\[3\]\" is stuck at GND" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 352 952 1128 368 "data3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "data5\[3\] GND " "Warning (13410): Pin \"data5\[3\]\" is stuck at GND" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 384 952 1128 400 "data5\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "data5\[2\] GND " "Warning (13410): Pin \"data5\[2\]\" is stuck at GND" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 384 952 1128 400 "data5\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Info: Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Info: Implemented 136 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 15:34:32 2016 " "Info: Processing ended: Fri Apr 08 15:34:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 15:34:32 2016 " "Info: Processing started: Fri Apr 08 15:34:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "singal_generator:inst\|process1~0  " "Info: Automatically promoted node singal_generator:inst\|process1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out " "Info: Destination node out" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { out } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "out" } } } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 808 984 176 "out" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { singal_generator:inst|process1~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.096 ns register register " "Info: Estimated most critical path is register to register delay of 6.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst1\|sec\[0\] 1 REG LAB_X24_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y7; Fanout = 4; REG Node = 'timer:inst1\|sec\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst1|sec[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns timer:inst1\|LessThan0~84 2 COMB LAB_X24_Y6 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'timer:inst1\|LessThan0~84'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { timer:inst1|sec[0] timer:inst1|LessThan0~84 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.499 ns) 2.255 ns timer:inst1\|LessThan0~85 3 COMB LAB_X24_Y6 8 " "Info: 3: + IC(0.160 ns) + CELL(0.499 ns) = 2.255 ns; Loc. = LAB_X24_Y6; Fanout = 8; COMB Node = 'timer:inst1\|LessThan0~85'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { timer:inst1|LessThan0~84 timer:inst1|LessThan0~85 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.577 ns) 3.019 ns timer:inst1\|hour\[4\]~170 4 COMB LAB_X24_Y6 5 " "Info: 4: + IC(0.187 ns) + CELL(0.577 ns) = 3.019 ns; Loc. = LAB_X24_Y6; Fanout = 5; COMB Node = 'timer:inst1\|hour\[4\]~170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { timer:inst1|LessThan0~85 timer:inst1|hour[4]~170 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.855 ns) 6.096 ns timer:inst1\|hour\[4\] 5 REG LAB_X9_Y9 5 " "Info: 5: + IC(2.222 ns) + CELL(0.855 ns) = 6.096 ns; Loc. = LAB_X9_Y9; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { timer:inst1|hour[4]~170 timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.301 ns ( 37.75 % ) " "Info: Total cell delay = 2.301 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.795 ns ( 62.25 % ) " "Info: Total interconnect delay = 3.795 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { timer:inst1|sec[0] timer:inst1|LessThan0~84 timer:inst1|LessThan0~85 timer:inst1|hour[4]~170 timer:inst1|hour[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Warning: Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out 0 " "Info: Pin \"out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[3\] 0 " "Info: Pin \"data0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[2\] 0 " "Info: Pin \"data0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[1\] 0 " "Info: Pin \"data0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[0\] 0 " "Info: Pin \"data0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[3\] 0 " "Info: Pin \"data1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[2\] 0 " "Info: Pin \"data1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[1\] 0 " "Info: Pin \"data1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[0\] 0 " "Info: Pin \"data1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[3\] 0 " "Info: Pin \"data2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[2\] 0 " "Info: Pin \"data2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[1\] 0 " "Info: Pin \"data2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[0\] 0 " "Info: Pin \"data2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[3\] 0 " "Info: Pin \"data3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[2\] 0 " "Info: Pin \"data3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[1\] 0 " "Info: Pin \"data3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[0\] 0 " "Info: Pin \"data3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data4\[3\] 0 " "Info: Pin \"data4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data4\[2\] 0 " "Info: Pin \"data4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data4\[1\] 0 " "Info: Pin \"data4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data4\[0\] 0 " "Info: Pin \"data4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data5\[3\] 0 " "Info: Pin \"data5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data5\[2\] 0 " "Info: Pin \"data5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data5\[1\] 0 " "Info: Pin \"data5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data5\[0\] 0 " "Info: Pin \"data5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data1\[3\] GND " "Info: Pin data1\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data1[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "data1\[3\]" } } } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 320 952 1128 336 "data1\[3..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data3\[3\] GND " "Info: Pin data3\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data3[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "data3\[3\]" } } } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 352 952 1128 368 "data3\[3..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data5\[3\] GND " "Info: Pin data5\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data5[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "data5\[3\]" } } } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 384 952 1128 400 "data5\[3..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data5\[2\] GND " "Info: Pin data5\[2\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { data5[2] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "data5\[2\]" } } } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 384 952 1128 400 "data5\[3..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/clock/clock.fit.smsg " "Info: Generated suppressed messages file E:/clock/clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 15:34:34 2016 " "Info: Processing ended: Fri Apr 08 15:34:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 15:34:34 2016 " "Info: Processing started: Fri Apr 08 15:34:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 15:34:35 2016 " "Info: Processing ended: Fri Apr 08 15:34:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 15:34:36 2016 " "Info: Processing started: Fri Apr 08 15:34:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 208 376 176 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[0\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[0\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[1\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[1\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[6\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[6\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[5\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[5\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[4\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[4\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[7\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[7\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[12\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[12\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[13\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[13\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[15\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[15\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[14\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[14\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "singal_generator:inst\|process1~136 " "Info: Detected gated clock \"singal_generator:inst\|process1~136\" as buffer" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|process1~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[3\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[3\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "singal_generator:inst\|process1~137 " "Info: Detected gated clock \"singal_generator:inst\|process1~137\" as buffer" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|process1~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[2\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[2\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[9\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[9\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[11\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[11\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[10\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[10\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[8\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[8\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "singal_generator:inst\|process1~140 " "Info: Detected gated clock \"singal_generator:inst\|process1~140\" as buffer" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|process1~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "singal_generator:inst\|process1~138 " "Info: Detected gated clock \"singal_generator:inst\|process1~138\" as buffer" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|process1~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "singal_generator:inst\|process1~139 " "Info: Detected gated clock \"singal_generator:inst\|process1~139\" as buffer" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|process1~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "singal_generator:inst\|counter\[16\] " "Info: Detected ripple clock \"singal_generator:inst\|counter\[16\]\" as buffer" {  } { { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|counter\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "singal_generator:inst\|process1~0 " "Info: Detected gated clock \"singal_generator:inst\|process1~0\" as buffer" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "singal_generator:inst\|process1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer:inst1\|sec\[2\] register timer:inst1\|hour\[4\] 118.85 MHz 8.414 ns Internal " "Info: Clock \"clk\" has Internal fmax of 118.85 MHz between source register \"timer:inst1\|sec\[2\]\" and destination register \"timer:inst1\|hour\[4\]\" (period= 8.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.394 ns + Longest register register " "Info: + Longest register to register delay is 6.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst1\|sec\[2\] 1 REG LCFF_X24_Y7_N15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 8; REG Node = 'timer:inst1\|sec\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst1|sec[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.544 ns) 1.648 ns timer:inst1\|LessThan0~84 2 COMB LCCOMB_X24_Y6_N0 1 " "Info: 2: + IC(1.104 ns) + CELL(0.544 ns) = 1.648 ns; Loc. = LCCOMB_X24_Y6_N0; Fanout = 1; COMB Node = 'timer:inst1\|LessThan0~84'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { timer:inst1|sec[2] timer:inst1|LessThan0~84 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.202 ns) 2.205 ns timer:inst1\|LessThan0~85 3 COMB LCCOMB_X24_Y6_N14 8 " "Info: 3: + IC(0.355 ns) + CELL(0.202 ns) = 2.205 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 8; COMB Node = 'timer:inst1\|LessThan0~85'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { timer:inst1|LessThan0~84 timer:inst1|LessThan0~85 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.206 ns) 2.995 ns timer:inst1\|hour\[4\]~170 4 COMB LCCOMB_X24_Y6_N30 5 " "Info: 4: + IC(0.584 ns) + CELL(0.206 ns) = 2.995 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 5; COMB Node = 'timer:inst1\|hour\[4\]~170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { timer:inst1|LessThan0~85 timer:inst1|hour[4]~170 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.855 ns) 6.394 ns timer:inst1\|hour\[4\] 5 REG LCFF_X9_Y9_N31 5 " "Info: 5: + IC(2.544 ns) + CELL(0.855 ns) = 6.394 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { timer:inst1|hour[4]~170 timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 28.26 % ) " "Info: Total cell delay = 1.807 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 71.74 % ) " "Info: Total interconnect delay = 4.587 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.394 ns" { timer:inst1|sec[2] timer:inst1|LessThan0~84 timer:inst1|LessThan0~85 timer:inst1|hour[4]~170 timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.394 ns" { timer:inst1|sec[2] {} timer:inst1|LessThan0~84 {} timer:inst1|LessThan0~85 {} timer:inst1|hour[4]~170 {} timer:inst1|hour[4] {} } { 0.000ns 1.104ns 0.355ns 0.584ns 2.544ns } { 0.000ns 0.544ns 0.202ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.756 ns - Smallest " "Info: - Smallest clock skew is -1.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.365 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk 1 CLK PIN_134 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 208 376 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.970 ns) 3.660 ns singal_generator:inst\|counter\[16\] 2 REG LCFF_X7_Y9_N31 2 " "Info: 2: + IC(1.746 ns) + CELL(0.970 ns) = 3.660 ns; Loc. = LCFF_X7_Y9_N31; Fanout = 2; REG Node = 'singal_generator:inst\|counter\[16\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk singal_generator:inst|counter[16] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.651 ns) 5.002 ns singal_generator:inst\|process1~0 3 COMB LCCOMB_X8_Y9_N12 2 " "Info: 3: + IC(0.691 ns) + CELL(0.651 ns) = 5.002 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 2; COMB Node = 'singal_generator:inst\|process1~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { singal_generator:inst|counter[16] singal_generator:inst|process1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.000 ns) 6.869 ns singal_generator:inst\|process1~0clkctrl 4 COMB CLKCTRL_G2 17 " "Info: 4: + IC(1.867 ns) + CELL(0.000 ns) = 6.869 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'singal_generator:inst\|process1~0clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 8.365 ns timer:inst1\|hour\[4\] 5 REG LCFF_X9_Y9_N31 5 " "Info: 5: + IC(0.830 ns) + CELL(0.666 ns) = 8.365 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.231 ns ( 38.63 % ) " "Info: Total cell delay = 3.231 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.134 ns ( 61.37 % ) " "Info: Total interconnect delay = 5.134 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { clk singal_generator:inst|counter[16] singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { clk {} clk~combout {} singal_generator:inst|counter[16] {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.691ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.121 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk 1 CLK PIN_134 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 208 376 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.970 ns) 3.660 ns singal_generator:inst\|counter\[7\] 2 REG LCFF_X7_Y9_N13 3 " "Info: 2: + IC(1.746 ns) + CELL(0.970 ns) = 3.660 ns; Loc. = LCFF_X7_Y9_N13; Fanout = 3; REG Node = 'singal_generator:inst\|counter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk singal_generator:inst|counter[7] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.651 ns) 5.081 ns singal_generator:inst\|process1~137 3 COMB LCCOMB_X8_Y9_N28 1 " "Info: 3: + IC(0.770 ns) + CELL(0.651 ns) = 5.081 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 1; COMB Node = 'singal_generator:inst\|process1~137'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { singal_generator:inst|counter[7] singal_generator:inst|process1~137 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 6.072 ns singal_generator:inst\|process1~138 4 COMB LCCOMB_X8_Y9_N14 1 " "Info: 4: + IC(0.367 ns) + CELL(0.624 ns) = 6.072 ns; Loc. = LCCOMB_X8_Y9_N14; Fanout = 1; COMB Node = 'singal_generator:inst\|process1~138'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { singal_generator:inst|process1~137 singal_generator:inst|process1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.319 ns) 6.760 ns singal_generator:inst\|process1~0 5 COMB LCCOMB_X8_Y9_N12 2 " "Info: 5: + IC(0.369 ns) + CELL(0.319 ns) = 6.760 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 2; COMB Node = 'singal_generator:inst\|process1~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { singal_generator:inst|process1~138 singal_generator:inst|process1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.000 ns) 8.627 ns singal_generator:inst\|process1~0clkctrl 6 COMB CLKCTRL_G2 17 " "Info: 6: + IC(1.867 ns) + CELL(0.000 ns) = 8.627 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'singal_generator:inst\|process1~0clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 10.121 ns timer:inst1\|sec\[2\] 7 REG LCFF_X24_Y7_N15 8 " "Info: 7: + IC(0.828 ns) + CELL(0.666 ns) = 10.121 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 8; REG Node = 'timer:inst1\|sec\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { singal_generator:inst|process1~0clkctrl timer:inst1|sec[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.174 ns ( 41.24 % ) " "Info: Total cell delay = 4.174 ns ( 41.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.947 ns ( 58.76 % ) " "Info: Total interconnect delay = 5.947 ns ( 58.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|sec[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|sec[2] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { clk singal_generator:inst|counter[16] singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { clk {} clk~combout {} singal_generator:inst|counter[16] {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.691ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|sec[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|sec[2] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.394 ns" { timer:inst1|sec[2] timer:inst1|LessThan0~84 timer:inst1|LessThan0~85 timer:inst1|hour[4]~170 timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.394 ns" { timer:inst1|sec[2] {} timer:inst1|LessThan0~84 {} timer:inst1|LessThan0~85 {} timer:inst1|hour[4]~170 {} timer:inst1|hour[4] {} } { 0.000ns 1.104ns 0.355ns 0.584ns 2.544ns } { 0.000ns 0.544ns 0.202ns 0.206ns 0.855ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { clk singal_generator:inst|counter[16] singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { clk {} clk~combout {} singal_generator:inst|counter[16] {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.691ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|sec[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|sec[2] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "timer:inst1\|hour\[4\] timer:inst1\|hour\[4\] clk 971 ps " "Info: Found hold time violation between source  pin or register \"timer:inst1\|hour\[4\]\" and destination pin or register \"timer:inst1\|hour\[4\]\" for clock \"clk\" (Hold time is 971 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.758 ns + Largest " "Info: + Largest clock skew is 1.758 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.123 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk 1 CLK PIN_134 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 208 376 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.970 ns) 3.660 ns singal_generator:inst\|counter\[7\] 2 REG LCFF_X7_Y9_N13 3 " "Info: 2: + IC(1.746 ns) + CELL(0.970 ns) = 3.660 ns; Loc. = LCFF_X7_Y9_N13; Fanout = 3; REG Node = 'singal_generator:inst\|counter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk singal_generator:inst|counter[7] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.651 ns) 5.081 ns singal_generator:inst\|process1~137 3 COMB LCCOMB_X8_Y9_N28 1 " "Info: 3: + IC(0.770 ns) + CELL(0.651 ns) = 5.081 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 1; COMB Node = 'singal_generator:inst\|process1~137'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { singal_generator:inst|counter[7] singal_generator:inst|process1~137 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 6.072 ns singal_generator:inst\|process1~138 4 COMB LCCOMB_X8_Y9_N14 1 " "Info: 4: + IC(0.367 ns) + CELL(0.624 ns) = 6.072 ns; Loc. = LCCOMB_X8_Y9_N14; Fanout = 1; COMB Node = 'singal_generator:inst\|process1~138'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { singal_generator:inst|process1~137 singal_generator:inst|process1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.319 ns) 6.760 ns singal_generator:inst\|process1~0 5 COMB LCCOMB_X8_Y9_N12 2 " "Info: 5: + IC(0.369 ns) + CELL(0.319 ns) = 6.760 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 2; COMB Node = 'singal_generator:inst\|process1~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { singal_generator:inst|process1~138 singal_generator:inst|process1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.000 ns) 8.627 ns singal_generator:inst\|process1~0clkctrl 6 COMB CLKCTRL_G2 17 " "Info: 6: + IC(1.867 ns) + CELL(0.000 ns) = 8.627 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'singal_generator:inst\|process1~0clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 10.123 ns timer:inst1\|hour\[4\] 7 REG LCFF_X9_Y9_N31 5 " "Info: 7: + IC(0.830 ns) + CELL(0.666 ns) = 10.123 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.174 ns ( 41.23 % ) " "Info: Total cell delay = 4.174 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.949 ns ( 58.77 % ) " "Info: Total interconnect delay = 5.949 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.123 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.123 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.365 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk 1 CLK PIN_134 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 208 376 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.970 ns) 3.660 ns singal_generator:inst\|counter\[16\] 2 REG LCFF_X7_Y9_N31 2 " "Info: 2: + IC(1.746 ns) + CELL(0.970 ns) = 3.660 ns; Loc. = LCFF_X7_Y9_N31; Fanout = 2; REG Node = 'singal_generator:inst\|counter\[16\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk singal_generator:inst|counter[16] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.651 ns) 5.002 ns singal_generator:inst\|process1~0 3 COMB LCCOMB_X8_Y9_N12 2 " "Info: 3: + IC(0.691 ns) + CELL(0.651 ns) = 5.002 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 2; COMB Node = 'singal_generator:inst\|process1~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { singal_generator:inst|counter[16] singal_generator:inst|process1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.000 ns) 6.869 ns singal_generator:inst\|process1~0clkctrl 4 COMB CLKCTRL_G2 17 " "Info: 4: + IC(1.867 ns) + CELL(0.000 ns) = 6.869 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'singal_generator:inst\|process1~0clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 8.365 ns timer:inst1\|hour\[4\] 5 REG LCFF_X9_Y9_N31 5 " "Info: 5: + IC(0.830 ns) + CELL(0.666 ns) = 8.365 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.231 ns ( 38.63 % ) " "Info: Total cell delay = 3.231 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.134 ns ( 61.37 % ) " "Info: Total interconnect delay = 5.134 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { clk singal_generator:inst|counter[16] singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { clk {} clk~combout {} singal_generator:inst|counter[16] {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.691ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.123 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.123 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { clk singal_generator:inst|counter[16] singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { clk {} clk~combout {} singal_generator:inst|counter[16] {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.691ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.789 ns - Shortest register register " "Info: - Shortest register to register delay is 0.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst1\|hour\[4\] 1 REG LCFF_X9_Y9_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.206 ns) 0.681 ns timer:inst1\|hour\[4\]~168 2 COMB LCCOMB_X9_Y9_N30 1 " "Info: 2: + IC(0.475 ns) + CELL(0.206 ns) = 0.681 ns; Loc. = LCCOMB_X9_Y9_N30; Fanout = 1; COMB Node = 'timer:inst1\|hour\[4\]~168'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { timer:inst1|hour[4] timer:inst1|hour[4]~168 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.789 ns timer:inst1\|hour\[4\] 3 REG LCFF_X9_Y9_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.789 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { timer:inst1|hour[4]~168 timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 39.80 % ) " "Info: Total cell delay = 0.314 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.475 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.475 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { timer:inst1|hour[4] timer:inst1|hour[4]~168 timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.789 ns" { timer:inst1|hour[4] {} timer:inst1|hour[4]~168 {} timer:inst1|hour[4] {} } { 0.000ns 0.475ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.123 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.123 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { clk singal_generator:inst|counter[16] singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { clk {} clk~combout {} singal_generator:inst|counter[16] {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.691ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { timer:inst1|hour[4] timer:inst1|hour[4]~168 timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.789 ns" { timer:inst1|hour[4] {} timer:inst1|hour[4]~168 {} timer:inst1|hour[4] {} } { 0.000ns 0.475ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "timer:inst1\|hour\[4\] stop clk 2.353 ns register " "Info: tsu for register \"timer:inst1\|hour\[4\]\" (data pin = \"stop\", clock pin = \"clk\") is 2.353 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.758 ns + Longest pin register " "Info: + Longest pin to register delay is 10.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns stop 1 PIN PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 8; PIN Node = 'stop'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { stop } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 336 200 368 352 "stop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.044 ns) + CELL(0.370 ns) 7.359 ns timer:inst1\|hour\[4\]~170 2 COMB LCCOMB_X24_Y6_N30 5 " "Info: 2: + IC(6.044 ns) + CELL(0.370 ns) = 7.359 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 5; COMB Node = 'timer:inst1\|hour\[4\]~170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { stop timer:inst1|hour[4]~170 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.855 ns) 10.758 ns timer:inst1\|hour\[4\] 3 REG LCFF_X9_Y9_N31 5 " "Info: 3: + IC(2.544 ns) + CELL(0.855 ns) = 10.758 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { timer:inst1|hour[4]~170 timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.170 ns ( 20.17 % ) " "Info: Total cell delay = 2.170 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.588 ns ( 79.83 % ) " "Info: Total interconnect delay = 8.588 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.758 ns" { stop timer:inst1|hour[4]~170 timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.758 ns" { stop {} stop~combout {} timer:inst1|hour[4]~170 {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 6.044ns 2.544ns } { 0.000ns 0.945ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.365 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk 1 CLK PIN_134 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 208 376 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.970 ns) 3.660 ns singal_generator:inst\|counter\[16\] 2 REG LCFF_X7_Y9_N31 2 " "Info: 2: + IC(1.746 ns) + CELL(0.970 ns) = 3.660 ns; Loc. = LCFF_X7_Y9_N31; Fanout = 2; REG Node = 'singal_generator:inst\|counter\[16\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk singal_generator:inst|counter[16] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.651 ns) 5.002 ns singal_generator:inst\|process1~0 3 COMB LCCOMB_X8_Y9_N12 2 " "Info: 3: + IC(0.691 ns) + CELL(0.651 ns) = 5.002 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 2; COMB Node = 'singal_generator:inst\|process1~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { singal_generator:inst|counter[16] singal_generator:inst|process1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.000 ns) 6.869 ns singal_generator:inst\|process1~0clkctrl 4 COMB CLKCTRL_G2 17 " "Info: 4: + IC(1.867 ns) + CELL(0.000 ns) = 6.869 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'singal_generator:inst\|process1~0clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 8.365 ns timer:inst1\|hour\[4\] 5 REG LCFF_X9_Y9_N31 5 " "Info: 5: + IC(0.830 ns) + CELL(0.666 ns) = 8.365 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 5; REG Node = 'timer:inst1\|hour\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.231 ns ( 38.63 % ) " "Info: Total cell delay = 3.231 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.134 ns ( 61.37 % ) " "Info: Total interconnect delay = 5.134 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { clk singal_generator:inst|counter[16] singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { clk {} clk~combout {} singal_generator:inst|counter[16] {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.691ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.758 ns" { stop timer:inst1|hour[4]~170 timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.758 ns" { stop {} stop~combout {} timer:inst1|hour[4]~170 {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 6.044ns 2.544ns } { 0.000ns 0.945ns 0.370ns 0.855ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.365 ns" { clk singal_generator:inst|counter[16] singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|hour[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.365 ns" { clk {} clk~combout {} singal_generator:inst|counter[16] {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|hour[4] {} } { 0.000ns 0.000ns 1.746ns 0.691ns 1.867ns 0.830ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data2\[2\] timer:inst1\|min\[5\] 27.677 ns register " "Info: tco from clock \"clk\" to destination pin \"data2\[2\]\" through register \"timer:inst1\|min\[5\]\" is 27.677 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.120 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk 1 CLK PIN_134 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 208 376 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.970 ns) 3.660 ns singal_generator:inst\|counter\[7\] 2 REG LCFF_X7_Y9_N13 3 " "Info: 2: + IC(1.746 ns) + CELL(0.970 ns) = 3.660 ns; Loc. = LCFF_X7_Y9_N13; Fanout = 3; REG Node = 'singal_generator:inst\|counter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk singal_generator:inst|counter[7] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.651 ns) 5.081 ns singal_generator:inst\|process1~137 3 COMB LCCOMB_X8_Y9_N28 1 " "Info: 3: + IC(0.770 ns) + CELL(0.651 ns) = 5.081 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 1; COMB Node = 'singal_generator:inst\|process1~137'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { singal_generator:inst|counter[7] singal_generator:inst|process1~137 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 6.072 ns singal_generator:inst\|process1~138 4 COMB LCCOMB_X8_Y9_N14 1 " "Info: 4: + IC(0.367 ns) + CELL(0.624 ns) = 6.072 ns; Loc. = LCCOMB_X8_Y9_N14; Fanout = 1; COMB Node = 'singal_generator:inst\|process1~138'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { singal_generator:inst|process1~137 singal_generator:inst|process1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.319 ns) 6.760 ns singal_generator:inst\|process1~0 5 COMB LCCOMB_X8_Y9_N12 2 " "Info: 5: + IC(0.369 ns) + CELL(0.319 ns) = 6.760 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 2; COMB Node = 'singal_generator:inst\|process1~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { singal_generator:inst|process1~138 singal_generator:inst|process1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.000 ns) 8.627 ns singal_generator:inst\|process1~0clkctrl 6 COMB CLKCTRL_G2 17 " "Info: 6: + IC(1.867 ns) + CELL(0.000 ns) = 8.627 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'singal_generator:inst\|process1~0clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 10.120 ns timer:inst1\|min\[5\] 7 REG LCFF_X24_Y6_N13 5 " "Info: 7: + IC(0.827 ns) + CELL(0.666 ns) = 10.120 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 5; REG Node = 'timer:inst1\|min\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { singal_generator:inst|process1~0clkctrl timer:inst1|min[5] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.174 ns ( 41.25 % ) " "Info: Total cell delay = 4.174 ns ( 41.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.946 ns ( 58.75 % ) " "Info: Total interconnect delay = 5.946 ns ( 58.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.120 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|min[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.120 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|min[5] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.253 ns + Longest register pin " "Info: + Longest register to pin delay is 17.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst1\|min\[5\] 1 REG LCFF_X24_Y6_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 5; REG Node = 'timer:inst1\|min\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst1|min[5] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.596 ns) 1.698 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~15 2 COMB LCCOMB_X24_Y6_N20 1 " "Info: 2: + IC(1.102 ns) + CELL(0.596 ns) = 1.698 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 1; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { timer:inst1|min[5] timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.204 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~16 3 COMB LCCOMB_X24_Y6_N22 12 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.204 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 12; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~15 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.370 ns) 5.636 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[17\]~27 4 COMB LCCOMB_X4_Y2_N30 2 " "Info: 4: + IC(3.062 ns) + CELL(0.370 ns) = 5.636 ns; Loc. = LCCOMB_X4_Y2_N30; Fanout = 2; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[17\]~27'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~16 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.621 ns) 7.293 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~17 5 COMB LCCOMB_X3_Y2_N10 1 " "Info: 5: + IC(1.036 ns) + CELL(0.621 ns) = 7.293 ns; Loc. = LCCOMB_X3_Y2_N10; Fanout = 1; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.379 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~19 6 COMB LCCOMB_X3_Y2_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 7.379 ns; Loc. = LCCOMB_X3_Y2_N12; Fanout = 1; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~17 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.885 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~20 7 COMB LCCOMB_X3_Y2_N14 11 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 7.885 ns; Loc. = LCCOMB_X3_Y2_N14; Fanout = 11; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~19 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.650 ns) 9.177 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[22\]~276 8 COMB LCCOMB_X4_Y2_N18 1 " "Info: 8: + IC(0.642 ns) + CELL(0.650 ns) = 9.177 ns; Loc. = LCCOMB_X4_Y2_N18; Fanout = 1; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[22\]~276'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~20 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[22]~276 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.596 ns) 10.451 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~17 9 COMB LCCOMB_X3_Y2_N26 1 " "Info: 9: + IC(0.678 ns) + CELL(0.596 ns) = 10.451 ns; Loc. = LCCOMB_X3_Y2_N26; Fanout = 1; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[22]~276 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.537 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~19 10 COMB LCCOMB_X3_Y2_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 10.537 ns; Loc. = LCCOMB_X3_Y2_N28; Fanout = 1; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~17 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.043 ns timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~20 11 COMB LCCOMB_X3_Y2_N30 4 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 11.043 ns; Loc. = LCCOMB_X3_Y2_N30; Fanout = 4; COMB Node = 'timer:inst1\|lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~19 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "E:/clock/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.621 ns) 12.285 ns timer:inst1\|Add6~53 12 COMB LCCOMB_X4_Y2_N8 2 " "Info: 12: + IC(0.621 ns) + CELL(0.621 ns) = 12.285 ns; Loc. = LCCOMB_X4_Y2_N8; Fanout = 2; COMB Node = 'timer:inst1\|Add6~53'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~20 timer:inst1|Add6~53 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.791 ns timer:inst1\|Add6~54 13 COMB LCCOMB_X4_Y2_N10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 12.791 ns; Loc. = LCCOMB_X4_Y2_N10; Fanout = 1; COMB Node = 'timer:inst1\|Add6~54'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { timer:inst1|Add6~53 timer:inst1|Add6~54 } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(3.236 ns) 17.253 ns data2\[2\] 14 PIN PIN_40 0 " "Info: 14: + IC(1.226 ns) + CELL(3.236 ns) = 17.253 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'data2\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.462 ns" { timer:inst1|Add6~54 data2[2] } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 336 952 1128 352 "data2\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.886 ns ( 51.50 % ) " "Info: Total cell delay = 8.886 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.367 ns ( 48.50 % ) " "Info: Total interconnect delay = 8.367 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.253 ns" { timer:inst1|min[5] timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~15 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~16 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~17 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~19 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~20 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[22]~276 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~17 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~19 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~20 timer:inst1|Add6~53 timer:inst1|Add6~54 data2[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.253 ns" { timer:inst1|min[5] {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~15 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~16 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~17 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~19 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~20 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[22]~276 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~17 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~19 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~20 {} timer:inst1|Add6~53 {} timer:inst1|Add6~54 {} data2[2] {} } { 0.000ns 1.102ns 0.000ns 3.062ns 1.036ns 0.000ns 0.000ns 0.642ns 0.678ns 0.000ns 0.000ns 0.621ns 0.000ns 1.226ns } { 0.000ns 0.596ns 0.506ns 0.370ns 0.621ns 0.086ns 0.506ns 0.650ns 0.596ns 0.086ns 0.506ns 0.621ns 0.506ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.120 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|min[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.120 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|min[5] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.827ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.253 ns" { timer:inst1|min[5] timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~15 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~16 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~17 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~19 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~20 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[22]~276 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~17 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~19 timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~20 timer:inst1|Add6~53 timer:inst1|Add6~54 data2[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.253 ns" { timer:inst1|min[5] {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~15 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~16 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~27 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~17 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~19 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~20 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[22]~276 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~17 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~19 {} timer:inst1|lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~20 {} timer:inst1|Add6~53 {} timer:inst1|Add6~54 {} data2[2] {} } { 0.000ns 1.102ns 0.000ns 3.062ns 1.036ns 0.000ns 0.000ns 0.642ns 0.678ns 0.000ns 0.000ns 0.621ns 0.000ns 1.226ns } { 0.000ns 0.596ns 0.506ns 0.370ns 0.621ns 0.086ns 0.506ns 0.650ns 0.596ns 0.086ns 0.506ns 0.621ns 0.506ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "timer:inst1\|sec\[5\] stop clk 2.715 ns register " "Info: th for register \"timer:inst1\|sec\[5\]\" (data pin = \"stop\", clock pin = \"clk\") is 2.715 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.121 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk 1 CLK PIN_134 17 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 160 208 376 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.970 ns) 3.660 ns singal_generator:inst\|counter\[7\] 2 REG LCFF_X7_Y9_N13 3 " "Info: 2: + IC(1.746 ns) + CELL(0.970 ns) = 3.660 ns; Loc. = LCFF_X7_Y9_N13; Fanout = 3; REG Node = 'singal_generator:inst\|counter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { clk singal_generator:inst|counter[7] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "E:/clock/singal_generator.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.651 ns) 5.081 ns singal_generator:inst\|process1~137 3 COMB LCCOMB_X8_Y9_N28 1 " "Info: 3: + IC(0.770 ns) + CELL(0.651 ns) = 5.081 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 1; COMB Node = 'singal_generator:inst\|process1~137'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { singal_generator:inst|counter[7] singal_generator:inst|process1~137 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 6.072 ns singal_generator:inst\|process1~138 4 COMB LCCOMB_X8_Y9_N14 1 " "Info: 4: + IC(0.367 ns) + CELL(0.624 ns) = 6.072 ns; Loc. = LCCOMB_X8_Y9_N14; Fanout = 1; COMB Node = 'singal_generator:inst\|process1~138'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { singal_generator:inst|process1~137 singal_generator:inst|process1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.319 ns) 6.760 ns singal_generator:inst\|process1~0 5 COMB LCCOMB_X8_Y9_N12 2 " "Info: 5: + IC(0.369 ns) + CELL(0.319 ns) = 6.760 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 2; COMB Node = 'singal_generator:inst\|process1~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { singal_generator:inst|process1~138 singal_generator:inst|process1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.000 ns) 8.627 ns singal_generator:inst\|process1~0clkctrl 6 COMB CLKCTRL_G2 17 " "Info: 6: + IC(1.867 ns) + CELL(0.000 ns) = 8.627 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'singal_generator:inst\|process1~0clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 10.121 ns timer:inst1\|sec\[5\] 7 REG LCFF_X24_Y7_N21 5 " "Info: 7: + IC(0.828 ns) + CELL(0.666 ns) = 10.121 ns; Loc. = LCFF_X24_Y7_N21; Fanout = 5; REG Node = 'timer:inst1\|sec\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { singal_generator:inst|process1~0clkctrl timer:inst1|sec[5] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.174 ns ( 41.24 % ) " "Info: Total cell delay = 4.174 ns ( 41.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.947 ns ( 58.76 % ) " "Info: Total interconnect delay = 5.947 ns ( 58.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|sec[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|sec[5] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.712 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns stop 1 PIN PIN_79 8 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 8; PIN Node = 'stop'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { stop } "NODE_NAME" } } { "clock.bdf" "" { Schematic "E:/clock/clock.bdf" { { 336 200 368 352 "stop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.912 ns) + CELL(0.855 ns) 7.712 ns timer:inst1\|sec\[5\] 2 REG LCFF_X24_Y7_N21 5 " "Info: 2: + IC(5.912 ns) + CELL(0.855 ns) = 7.712 ns; Loc. = LCFF_X24_Y7_N21; Fanout = 5; REG Node = 'timer:inst1\|sec\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.767 ns" { stop timer:inst1|sec[5] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/clock/timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 23.34 % ) " "Info: Total cell delay = 1.800 ns ( 23.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.912 ns ( 76.66 % ) " "Info: Total interconnect delay = 5.912 ns ( 76.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { stop timer:inst1|sec[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { stop {} stop~combout {} timer:inst1|sec[5] {} } { 0.000ns 0.000ns 5.912ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk singal_generator:inst|counter[7] singal_generator:inst|process1~137 singal_generator:inst|process1~138 singal_generator:inst|process1~0 singal_generator:inst|process1~0clkctrl timer:inst1|sec[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} singal_generator:inst|counter[7] {} singal_generator:inst|process1~137 {} singal_generator:inst|process1~138 {} singal_generator:inst|process1~0 {} singal_generator:inst|process1~0clkctrl {} timer:inst1|sec[5] {} } { 0.000ns 0.000ns 1.746ns 0.770ns 0.367ns 0.369ns 1.867ns 0.828ns } { 0.000ns 0.944ns 0.970ns 0.651ns 0.624ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { stop timer:inst1|sec[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { stop {} stop~combout {} timer:inst1|sec[5] {} } { 0.000ns 0.000ns 5.912ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 15:34:36 2016 " "Info: Processing ended: Fri Apr 08 15:34:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
