// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top_hdr")
  (DATE "05/27/2024 18:14:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1784:1784:1784))
        (PORT clk (2210:2210:2210) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2278:2278:2278))
        (PORT d[1] (2561:2561:2561) (2605:2605:2605))
        (PORT d[2] (2335:2335:2335) (2227:2227:2227))
        (PORT d[3] (2289:2289:2289) (2165:2165:2165))
        (PORT d[4] (2382:2382:2382) (2242:2242:2242))
        (PORT d[5] (2040:2040:2040) (2033:2033:2033))
        (PORT d[6] (2326:2326:2326) (2404:2404:2404))
        (PORT d[7] (2643:2643:2643) (2482:2482:2482))
        (PORT d[8] (2566:2566:2566) (2633:2633:2633))
        (PORT d[9] (2491:2491:2491) (2529:2529:2529))
        (PORT d[10] (2622:2622:2622) (2485:2485:2485))
        (PORT d[11] (2566:2566:2566) (2508:2508:2508))
        (PORT d[12] (2375:2375:2375) (2262:2262:2262))
        (PORT clk (2207:2207:2207) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2159:2159:2159))
        (PORT clk (2207:2207:2207) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2013:2013:2013))
        (PORT clk (2212:2212:2212) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2210:2210:2210))
        (PORT d[1] (2229:2229:2229) (2144:2144:2144))
        (PORT d[2] (2041:2041:2041) (2004:2004:2004))
        (PORT d[3] (2044:2044:2044) (2000:2000:2000))
        (PORT d[4] (2087:2087:2087) (1959:1959:1959))
        (PORT d[5] (1713:1713:1713) (1700:1700:1700))
        (PORT d[6] (2107:2107:2107) (2062:2062:2062))
        (PORT d[7] (2105:2105:2105) (2085:2085:2085))
        (PORT d[8] (2043:2043:2043) (2001:2001:2001))
        (PORT d[9] (1859:1859:1859) (1875:1875:1875))
        (PORT d[10] (1838:1838:1838) (1853:1853:1853))
        (PORT d[11] (1995:1995:1995) (1946:1946:1946))
        (PORT d[12] (1838:1838:1838) (1838:1838:1838))
        (PORT clk (2209:2209:2209) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a24\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2147:2147:2147))
        (PORT clk (2219:2219:2219) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2315:2315:2315))
        (PORT d[1] (2659:2659:2659) (2527:2527:2527))
        (PORT d[2] (2327:2327:2327) (2210:2210:2210))
        (PORT d[3] (2345:2345:2345) (2320:2320:2320))
        (PORT d[4] (2034:2034:2034) (1905:1905:1905))
        (PORT d[5] (2459:2459:2459) (2437:2437:2437))
        (PORT d[6] (2355:2355:2355) (2421:2421:2421))
        (PORT d[7] (2091:2091:2091) (2099:2099:2099))
        (PORT d[8] (2250:2250:2250) (2329:2329:2329))
        (PORT d[9] (2441:2441:2441) (2460:2460:2460))
        (PORT d[10] (2518:2518:2518) (2436:2436:2436))
        (PORT d[11] (2678:2678:2678) (2540:2540:2540))
        (PORT d[12] (1628:1628:1628) (1681:1681:1681))
        (PORT clk (2216:2216:2216) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2063:2063:2063))
        (PORT clk (2216:2216:2216) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3699:3699:3699))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2779:2779:2779))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1539:1539:1539))
        (PORT d[1] (1823:1823:1823) (1807:1807:1807))
        (PORT d[2] (1986:1986:1986) (1935:1935:1935))
        (PORT d[3] (1980:1980:1980) (1966:1966:1966))
        (PORT d[4] (1751:1751:1751) (1735:1735:1735))
        (PORT d[5] (1863:1863:1863) (1867:1867:1867))
        (PORT d[6] (1945:1945:1945) (1889:1889:1889))
        (PORT d[7] (1680:1680:1680) (1643:1643:1643))
        (PORT d[8] (1821:1821:1821) (1806:1806:1806))
        (PORT d[9] (1672:1672:1672) (1622:1622:1622))
        (PORT d[10] (1761:1761:1761) (1744:1744:1744))
        (PORT d[11] (1773:1773:1773) (1747:1747:1747))
        (PORT d[12] (1491:1491:1491) (1485:1485:1485))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a25\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2034:2034:2034))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1687:1687:1687))
        (PORT d[1] (2036:2036:2036) (1985:1985:1985))
        (PORT d[2] (1723:1723:1723) (1691:1691:1691))
        (PORT d[3] (1675:1675:1675) (1643:1643:1643))
        (PORT d[4] (1770:1770:1770) (1752:1752:1752))
        (PORT d[5] (1725:1725:1725) (1692:1692:1692))
        (PORT d[6] (1626:1626:1626) (1575:1575:1575))
        (PORT d[7] (1668:1668:1668) (1635:1635:1635))
        (PORT d[8] (1748:1748:1748) (1728:1728:1728))
        (PORT d[9] (1606:1606:1606) (1568:1568:1568))
        (PORT d[10] (1724:1724:1724) (1692:1692:1692))
        (PORT d[11] (1586:1586:1586) (1546:1546:1546))
        (PORT d[12] (1696:1696:1696) (1672:1672:1672))
        (PORT clk (2224:2224:2224) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2036:2036:2036))
        (PORT clk (2224:2224:2224) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4206:4206:4206))
        (PORT clk (2229:2229:2229) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1698:1698:1698))
        (PORT d[1] (1917:1917:1917) (1806:1806:1806))
        (PORT d[2] (1733:1733:1733) (1665:1665:1665))
        (PORT d[3] (1723:1723:1723) (1645:1645:1645))
        (PORT d[4] (1647:1647:1647) (1573:1573:1573))
        (PORT d[5] (1566:1566:1566) (1482:1482:1482))
        (PORT d[6] (1682:1682:1682) (1604:1604:1604))
        (PORT d[7] (1616:1616:1616) (1562:1562:1562))
        (PORT d[8] (1725:1725:1725) (1663:1663:1663))
        (PORT d[9] (1712:1712:1712) (1674:1674:1674))
        (PORT d[10] (1591:1591:1591) (1514:1514:1514))
        (PORT d[11] (1634:1634:1634) (1544:1544:1544))
        (PORT d[12] (1648:1648:1648) (1577:1577:1577))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a42\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1834:1834:1834))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1913:1913:1913))
        (PORT d[1] (2406:2406:2406) (2277:2277:2277))
        (PORT d[2] (2342:2342:2342) (2231:2231:2231))
        (PORT d[3] (2326:2326:2326) (2202:2202:2202))
        (PORT d[4] (2440:2440:2440) (2349:2349:2349))
        (PORT d[5] (2631:2631:2631) (2471:2471:2471))
        (PORT d[6] (1885:1885:1885) (1949:1949:1949))
        (PORT d[7] (2296:2296:2296) (2297:2297:2297))
        (PORT d[8] (2380:2380:2380) (2274:2274:2274))
        (PORT d[9] (2105:2105:2105) (2122:2122:2122))
        (PORT d[10] (2663:2663:2663) (2601:2601:2601))
        (PORT d[11] (2270:2270:2270) (2230:2230:2230))
        (PORT d[12] (2387:2387:2387) (2286:2286:2286))
        (PORT clk (2217:2217:2217) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (1941:1941:1941))
        (PORT clk (2217:2217:2217) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1055:1055:1055))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1975:1975:1975))
        (PORT d[1] (2043:2043:2043) (1994:1994:1994))
        (PORT d[2] (1777:1777:1777) (1736:1736:1736))
        (PORT d[3] (1974:1974:1974) (1898:1898:1898))
        (PORT d[4] (2106:2106:2106) (1959:1959:1959))
        (PORT d[5] (2002:2002:2002) (1949:1949:1949))
        (PORT d[6] (1770:1770:1770) (1737:1737:1737))
        (PORT d[7] (2076:2076:2076) (2050:2050:2050))
        (PORT d[8] (2026:2026:2026) (1979:1979:1979))
        (PORT d[9] (1796:1796:1796) (1781:1781:1781))
        (PORT d[10] (1764:1764:1764) (1754:1754:1754))
        (PORT d[11] (1719:1719:1719) (1692:1692:1692))
        (PORT d[12] (1523:1523:1523) (1535:1535:1535))
        (PORT clk (2219:2219:2219) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a34\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2007:2007:2007))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1726:1726:1726))
        (PORT d[1] (2338:2338:2338) (2278:2278:2278))
        (PORT d[2] (1757:1757:1757) (1736:1736:1736))
        (PORT d[3] (1756:1756:1756) (1739:1739:1739))
        (PORT d[4] (1736:1736:1736) (1711:1711:1711))
        (PORT d[5] (1722:1722:1722) (1681:1681:1681))
        (PORT d[6] (1690:1690:1690) (1652:1652:1652))
        (PORT d[7] (1602:1602:1602) (1565:1565:1565))
        (PORT d[8] (1622:1622:1622) (1587:1587:1587))
        (PORT d[9] (1926:1926:1926) (1873:1873:1873))
        (PORT d[10] (1636:1636:1636) (1599:1599:1599))
        (PORT d[11] (1592:1592:1592) (1558:1558:1558))
        (PORT d[12] (1648:1648:1648) (1607:1607:1607))
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2040:2040:2040))
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4197:4197:4197))
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1387:1387:1387))
        (PORT d[1] (1401:1401:1401) (1362:1362:1362))
        (PORT d[2] (1410:1410:1410) (1357:1357:1357))
        (PORT d[3] (1444:1444:1444) (1386:1386:1386))
        (PORT d[4] (1655:1655:1655) (1580:1580:1580))
        (PORT d[5] (1318:1318:1318) (1258:1258:1258))
        (PORT d[6] (1352:1352:1352) (1291:1291:1291))
        (PORT d[7] (1342:1342:1342) (1292:1292:1292))
        (PORT d[8] (1296:1296:1296) (1223:1223:1223))
        (PORT d[9] (1541:1541:1541) (1433:1433:1433))
        (PORT d[10] (1288:1288:1288) (1218:1218:1218))
        (PORT d[11] (1506:1506:1506) (1413:1413:1413))
        (PORT d[12] (1382:1382:1382) (1345:1345:1345))
        (PORT clk (2227:2227:2227) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a26\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1003:1003:1003))
        (PORT clk (2249:2249:2249) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1352:1352:1352))
        (PORT d[1] (1009:1009:1009) (1006:1006:1006))
        (PORT d[2] (1329:1329:1329) (1294:1294:1294))
        (PORT d[3] (1402:1402:1402) (1366:1366:1366))
        (PORT d[4] (1627:1627:1627) (1580:1580:1580))
        (PORT d[5] (1303:1303:1303) (1274:1274:1274))
        (PORT d[6] (1351:1351:1351) (1309:1309:1309))
        (PORT d[7] (1305:1305:1305) (1277:1277:1277))
        (PORT d[8] (1386:1386:1386) (1362:1362:1362))
        (PORT d[9] (1390:1390:1390) (1371:1371:1371))
        (PORT d[10] (1371:1371:1371) (1361:1361:1361))
        (PORT d[11] (1346:1346:1346) (1321:1321:1321))
        (PORT d[12] (1376:1376:1376) (1353:1353:1353))
        (PORT clk (2246:2246:2246) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1182:1182:1182))
        (PORT clk (2246:2246:2246) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1911:1911:1911))
        (PORT clk (2251:2251:2251) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (881:881:881))
        (PORT d[1] (1314:1314:1314) (1247:1247:1247))
        (PORT d[2] (1291:1291:1291) (1218:1218:1218))
        (PORT d[3] (1316:1316:1316) (1231:1231:1231))
        (PORT d[4] (1373:1373:1373) (1295:1295:1295))
        (PORT d[5] (1283:1283:1283) (1234:1234:1234))
        (PORT d[6] (1313:1313:1313) (1257:1257:1257))
        (PORT d[7] (1344:1344:1344) (1268:1268:1268))
        (PORT d[8] (1347:1347:1347) (1290:1290:1290))
        (PORT d[9] (1561:1561:1561) (1473:1473:1473))
        (PORT d[10] (1309:1309:1309) (1251:1251:1251))
        (PORT d[11] (1054:1054:1054) (1029:1029:1029))
        (PORT d[12] (1286:1286:1286) (1251:1251:1251))
        (PORT clk (2248:2248:2248) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a43\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2230:2230:2230))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1823:1823:1823))
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2277:2277:2277))
        (PORT d[1] (2606:2606:2606) (2649:2649:2649))
        (PORT d[2] (2065:2065:2065) (1994:1994:1994))
        (PORT d[3] (2337:2337:2337) (2209:2209:2209))
        (PORT d[4] (2326:2326:2326) (2206:2206:2206))
        (PORT d[5] (2595:2595:2595) (2540:2540:2540))
        (PORT d[6] (2536:2536:2536) (2598:2598:2598))
        (PORT d[7] (2657:2657:2657) (2500:2500:2500))
        (PORT d[8] (2556:2556:2556) (2622:2622:2622))
        (PORT d[9] (2484:2484:2484) (2525:2525:2525))
        (PORT d[10] (2352:2352:2352) (2235:2235:2235))
        (PORT d[11] (2051:2051:2051) (2041:2041:2041))
        (PORT d[12] (2668:2668:2668) (2630:2630:2630))
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2161:2161:2161))
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2427:2427:2427))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2180:2180:2180))
        (PORT d[1] (2310:2310:2310) (2229:2229:2229))
        (PORT d[2] (2066:2066:2066) (2013:2013:2013))
        (PORT d[3] (2043:2043:2043) (2000:2000:2000))
        (PORT d[4] (2041:2041:2041) (1991:1991:1991))
        (PORT d[5] (2064:2064:2064) (2030:2030:2030))
        (PORT d[6] (2074:2074:2074) (2031:2031:2031))
        (PORT d[7] (2089:2089:2089) (2090:2090:2090))
        (PORT d[8] (2142:2142:2142) (2117:2117:2117))
        (PORT d[9] (1899:1899:1899) (1913:1913:1913))
        (PORT d[10] (1778:1778:1778) (1765:1765:1765))
        (PORT d[11] (2016:2016:2016) (1973:1973:1973))
        (PORT d[12] (1812:1812:1812) (1813:1813:1813))
        (PORT clk (2213:2213:2213) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a35\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2438:2438:2438))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2296:2296:2296))
        (PORT d[1] (2629:2629:2629) (2668:2668:2668))
        (PORT d[2] (2648:2648:2648) (2506:2506:2506))
        (PORT d[3] (2650:2650:2650) (2613:2613:2613))
        (PORT d[4] (2666:2666:2666) (2540:2540:2540))
        (PORT d[5] (2746:2746:2746) (2584:2584:2584))
        (PORT d[6] (2742:2742:2742) (2604:2604:2604))
        (PORT d[7] (2373:2373:2373) (2365:2365:2365))
        (PORT d[8] (2547:2547:2547) (2611:2611:2611))
        (PORT d[9] (2339:2339:2339) (2360:2360:2360))
        (PORT d[10] (2648:2648:2648) (2508:2508:2508))
        (PORT d[11] (2663:2663:2663) (2525:2525:2525))
        (PORT d[12] (2700:2700:2700) (2562:2562:2562))
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1874:1874:1874))
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2405:2405:2405))
        (PORT clk (2210:2210:2210) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1866:1866:1866))
        (PORT d[1] (1808:1808:1808) (1789:1789:1789))
        (PORT d[2] (2310:2310:2310) (2263:2263:2263))
        (PORT d[3] (1965:1965:1965) (1947:1947:1947))
        (PORT d[4] (1749:1749:1749) (1723:1723:1723))
        (PORT d[5] (1742:1742:1742) (1739:1739:1739))
        (PORT d[6] (1911:1911:1911) (1932:1932:1932))
        (PORT d[7] (2028:2028:2028) (1986:1986:1986))
        (PORT d[8] (2037:2037:2037) (1990:1990:1990))
        (PORT d[9] (1866:1866:1866) (1886:1886:1886))
        (PORT d[10] (1796:1796:1796) (1780:1780:1780))
        (PORT d[11] (1779:1779:1779) (1762:1762:1762))
        (PORT d[12] (1724:1724:1724) (1692:1692:1692))
        (PORT clk (2207:2207:2207) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a19\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1550:1550:1550))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2320:2320:2320))
        (PORT d[1] (2534:2534:2534) (2357:2357:2357))
        (PORT d[2] (2051:2051:2051) (1958:1958:1958))
        (PORT d[3] (2224:2224:2224) (2098:2098:2098))
        (PORT d[4] (2146:2146:2146) (2049:2049:2049))
        (PORT d[5] (2055:2055:2055) (2052:2052:2052))
        (PORT d[6] (2556:2556:2556) (2623:2623:2623))
        (PORT d[7] (2235:2235:2235) (2185:2185:2185))
        (PORT d[8] (1910:1910:1910) (1875:1875:1875))
        (PORT d[9] (2199:2199:2199) (2259:2259:2259))
        (PORT d[10] (2007:2007:2007) (1982:1982:1982))
        (PORT d[11] (1931:1931:1931) (1897:1897:1897))
        (PORT d[12] (2070:2070:2070) (1946:1946:1946))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (1982:1982:1982))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1714:1714:1714))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1861:1861:1861))
        (PORT d[1] (2019:2019:2019) (1939:1939:1939))
        (PORT d[2] (1727:1727:1727) (1684:1684:1684))
        (PORT d[3] (1910:1910:1910) (1834:1834:1834))
        (PORT d[4] (2059:2059:2059) (2021:2021:2021))
        (PORT d[5] (1784:1784:1784) (1776:1776:1776))
        (PORT d[6] (1776:1776:1776) (1747:1747:1747))
        (PORT d[7] (2044:2044:2044) (2010:2010:2010))
        (PORT d[8] (1918:1918:1918) (1845:1845:1845))
        (PORT d[9] (1884:1884:1884) (1822:1822:1822))
        (PORT d[10] (1794:1794:1794) (1779:1779:1779))
        (PORT d[11] (1815:1815:1815) (1803:1803:1803))
        (PORT d[12] (1529:1529:1529) (1543:1543:1543))
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a3\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1751:1751:1751))
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1381:1381:1381))
        (PORT d[1] (2349:2349:2349) (2291:2291:2291))
        (PORT d[2] (1376:1376:1376) (1360:1360:1360))
        (PORT d[3] (1744:1744:1744) (1726:1726:1726))
        (PORT d[4] (1487:1487:1487) (1477:1477:1477))
        (PORT d[5] (1388:1388:1388) (1361:1361:1361))
        (PORT d[6] (1350:1350:1350) (1331:1331:1331))
        (PORT d[7] (1934:1934:1934) (1878:1878:1878))
        (PORT d[8] (1409:1409:1409) (1400:1400:1400))
        (PORT d[9] (1968:1968:1968) (1915:1915:1915))
        (PORT d[10] (1398:1398:1398) (1379:1379:1379))
        (PORT d[11] (1660:1660:1660) (1625:1625:1625))
        (PORT d[12] (1325:1325:1325) (1309:1309:1309))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1638:1638:1638))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3839:3839:3839))
        (PORT clk (2244:2244:2244) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1401:1401:1401))
        (PORT d[1] (1355:1355:1355) (1295:1295:1295))
        (PORT d[2] (1372:1372:1372) (1317:1317:1317))
        (PORT d[3] (1598:1598:1598) (1506:1506:1506))
        (PORT d[4] (1628:1628:1628) (1536:1536:1536))
        (PORT d[5] (1660:1660:1660) (1585:1585:1585))
        (PORT d[6] (1318:1318:1318) (1242:1242:1242))
        (PORT d[7] (1317:1317:1317) (1274:1274:1274))
        (PORT d[8] (1318:1318:1318) (1242:1242:1242))
        (PORT d[9] (1294:1294:1294) (1224:1224:1224))
        (PORT d[10] (1272:1272:1272) (1208:1208:1208))
        (PORT d[11] (1255:1255:1255) (1188:1188:1188))
        (PORT d[12] (1334:1334:1334) (1277:1277:1277))
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a44\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2223:2223:2223))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2292:2292:2292))
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2254:2254:2254))
        (PORT d[1] (2131:2131:2131) (2133:2133:2133))
        (PORT d[2] (2098:2098:2098) (2062:2062:2062))
        (PORT d[3] (2238:2238:2238) (2156:2156:2156))
        (PORT d[4] (2047:2047:2047) (2007:2007:2007))
        (PORT d[5] (2063:2063:2063) (2014:2014:2014))
        (PORT d[6] (2017:2017:2017) (1986:1986:1986))
        (PORT d[7] (1936:1936:1936) (1893:1893:1893))
        (PORT d[8] (1959:1959:1959) (1917:1917:1917))
        (PORT d[9] (1963:1963:1963) (1901:1901:1901))
        (PORT d[10] (1942:1942:1942) (1892:1892:1892))
        (PORT d[11] (2057:2057:2057) (2034:2034:2034))
        (PORT d[12] (1868:1868:1868) (1904:1904:1904))
        (PORT clk (2200:2200:2200) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (1999:1999:1999))
        (PORT clk (2200:2200:2200) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3683:3683:3683))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2441:2441:2441))
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1898:1898:1898))
        (PORT d[1] (1953:1953:1953) (1887:1887:1887))
        (PORT d[2] (1996:1996:1996) (1936:1936:1936))
        (PORT d[3] (2045:2045:2045) (1961:1961:1961))
        (PORT d[4] (1918:1918:1918) (1831:1831:1831))
        (PORT d[5] (1666:1666:1666) (1612:1612:1612))
        (PORT d[6] (1826:1826:1826) (1847:1847:1847))
        (PORT d[7] (1923:1923:1923) (1843:1843:1843))
        (PORT d[8] (1987:1987:1987) (1902:1902:1902))
        (PORT d[9] (1926:1926:1926) (1836:1836:1836))
        (PORT d[10] (1904:1904:1904) (1810:1810:1810))
        (PORT d[11] (1596:1596:1596) (1520:1520:1520))
        (PORT d[12] (1855:1855:1855) (1769:1769:1769))
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a36\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1627:1627:1627))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2261:2261:2261))
        (PORT d[1] (2328:2328:2328) (2184:2184:2184))
        (PORT d[2] (2312:2312:2312) (2168:2168:2168))
        (PORT d[3] (2250:2250:2250) (2125:2125:2125))
        (PORT d[4] (2404:2404:2404) (2287:2287:2287))
        (PORT d[5] (2094:2094:2094) (2089:2089:2089))
        (PORT d[6] (2235:2235:2235) (2286:2286:2286))
        (PORT d[7] (2218:2218:2218) (2166:2166:2166))
        (PORT d[8] (2610:2610:2610) (2685:2685:2685))
        (PORT d[9] (2509:2509:2509) (2548:2548:2548))
        (PORT d[10] (2044:2044:2044) (1939:1939:1939))
        (PORT d[11] (1683:1683:1683) (1689:1689:1689))
        (PORT d[12] (2405:2405:2405) (2279:2279:2279))
        (PORT clk (2223:2223:2223) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2063:2063:2063))
        (PORT clk (2223:2223:2223) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1725:1725:1725))
        (PORT clk (2228:2228:2228) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1977:1977:1977))
        (PORT d[1] (1993:1993:1993) (1925:1925:1925))
        (PORT d[2] (1727:1727:1727) (1683:1683:1683))
        (PORT d[3] (2003:2003:2003) (1956:1956:1956))
        (PORT d[4] (2019:2019:2019) (1956:1956:1956))
        (PORT d[5] (1756:1756:1756) (1737:1737:1737))
        (PORT d[6] (1743:1743:1743) (1715:1715:1715))
        (PORT d[7] (2030:2030:2030) (1996:1996:1996))
        (PORT d[8] (1818:1818:1818) (1816:1816:1816))
        (PORT d[9] (2061:2061:2061) (2011:2011:2011))
        (PORT d[10] (1791:1791:1791) (1785:1785:1785))
        (PORT d[11] (1808:1808:1808) (1796:1796:1796))
        (PORT d[12] (1528:1528:1528) (1542:1542:1542))
        (PORT clk (2225:2225:2225) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a20\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2206:2206:2206))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1657:1657:1657))
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2270:2270:2270))
        (PORT d[1] (2050:2050:2050) (1920:1920:1920))
        (PORT d[2] (2252:2252:2252) (2116:2116:2116))
        (PORT d[3] (2007:2007:2007) (1885:1885:1885))
        (PORT d[4] (2122:2122:2122) (2025:2025:2025))
        (PORT d[5] (2602:2602:2602) (2544:2544:2544))
        (PORT d[6] (2251:2251:2251) (2331:2331:2331))
        (PORT d[7] (2265:2265:2265) (2222:2222:2222))
        (PORT d[8] (2313:2313:2313) (2405:2405:2405))
        (PORT d[9] (2522:2522:2522) (2563:2563:2563))
        (PORT d[10] (2313:2313:2313) (2176:2176:2176))
        (PORT d[11] (2046:2046:2046) (1953:1953:1953))
        (PORT d[12] (2126:2126:2126) (2025:2025:2025))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2062:2062:2062))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1746:1746:1746))
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2135:2135:2135))
        (PORT d[1] (2043:2043:2043) (1977:1977:1977))
        (PORT d[2] (2059:2059:2059) (2005:2005:2005))
        (PORT d[3] (2048:2048:2048) (2002:2002:2002))
        (PORT d[4] (2009:2009:2009) (1948:1948:1948))
        (PORT d[5] (1707:1707:1707) (1677:1677:1677))
        (PORT d[6] (2053:2053:2053) (2009:2009:2009))
        (PORT d[7] (2054:2054:2054) (2019:2019:2019))
        (PORT d[8] (1810:1810:1810) (1809:1809:1809))
        (PORT d[9] (1973:1973:1973) (1908:1908:1908))
        (PORT d[10] (1804:1804:1804) (1789:1789:1789))
        (PORT d[11] (1816:1816:1816) (1804:1804:1804))
        (PORT d[12] (1732:1732:1732) (1709:1709:1709))
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2082:2082:2082))
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2323:2323:2323))
        (PORT d[1] (2703:2703:2703) (2569:2569:2569))
        (PORT d[2] (2030:2030:2030) (1929:1929:1929))
        (PORT d[3] (2137:2137:2137) (2027:2027:2027))
        (PORT d[4] (2476:2476:2476) (2470:2470:2470))
        (PORT d[5] (2049:2049:2049) (1924:1924:1924))
        (PORT d[6] (2379:2379:2379) (2444:2444:2444))
        (PORT d[7] (2071:2071:2071) (2079:2079:2079))
        (PORT d[8] (2609:2609:2609) (2677:2677:2677))
        (PORT d[9] (2463:2463:2463) (2498:2498:2498))
        (PORT d[10] (2132:2132:2132) (2030:2030:2030))
        (PORT d[11] (2053:2053:2053) (1937:1937:1937))
        (PORT d[12] (1891:1891:1891) (1921:1921:1921))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2066:2066:2066))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2780:2780:2780))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1521:1521:1521))
        (PORT d[1] (1830:1830:1830) (1816:1816:1816))
        (PORT d[2] (1958:1958:1958) (1897:1897:1897))
        (PORT d[3] (2013:2013:2013) (2000:2000:2000))
        (PORT d[4] (1990:1990:1990) (1942:1942:1942))
        (PORT d[5] (1940:1940:1940) (1875:1875:1875))
        (PORT d[6] (1941:1941:1941) (1881:1881:1881))
        (PORT d[7] (1490:1490:1490) (1480:1480:1480))
        (PORT d[8] (1788:1788:1788) (1775:1775:1775))
        (PORT d[9] (1660:1660:1660) (1609:1609:1609))
        (PORT d[10] (1637:1637:1637) (1607:1607:1607))
        (PORT d[11] (1772:1772:1772) (1746:1746:1746))
        (PORT d[12] (1476:1476:1476) (1470:1470:1470))
        (PORT clk (2220:2220:2220) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a13\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2196:2196:2196))
        (PORT clk (2224:2224:2224) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2635:2635:2635))
        (PORT d[1] (1734:1734:1734) (1736:1736:1736))
        (PORT d[2] (2372:2372:2372) (2260:2260:2260))
        (PORT d[3] (2404:2404:2404) (2283:2283:2283))
        (PORT d[4] (2151:2151:2151) (2158:2158:2158))
        (PORT d[5] (2514:2514:2514) (2392:2392:2392))
        (PORT d[6] (1993:1993:1993) (2068:2068:2068))
        (PORT d[7] (2689:2689:2689) (2547:2547:2547))
        (PORT d[8] (2258:2258:2258) (2344:2344:2344))
        (PORT d[9] (2162:2162:2162) (2208:2208:2208))
        (PORT d[10] (2399:2399:2399) (2268:2268:2268))
        (PORT d[11] (2391:2391:2391) (2259:2259:2259))
        (PORT d[12] (2696:2696:2696) (2667:2667:2667))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2031:2031:2031))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3105:3105:3105))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1509:1509:1509))
        (PORT d[1] (1838:1838:1838) (1822:1822:1822))
        (PORT d[2] (2024:2024:2024) (1979:1979:1979))
        (PORT d[3] (1746:1746:1746) (1726:1726:1726))
        (PORT d[4] (2097:2097:2097) (2068:2068:2068))
        (PORT d[5] (2021:2021:2021) (1963:1963:1963))
        (PORT d[6] (2065:2065:2065) (2001:2001:2001))
        (PORT d[7] (1449:1449:1449) (1444:1444:1444))
        (PORT d[8] (1799:1799:1799) (1784:1784:1784))
        (PORT d[9] (1638:1638:1638) (1596:1596:1596))
        (PORT d[10] (1750:1750:1750) (1731:1731:1731))
        (PORT d[11] (1775:1775:1775) (1747:1747:1747))
        (PORT d[12] (1458:1458:1458) (1454:1454:1454))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a30\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2206:2206:2206))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1787:1787:1787))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1918:1918:1918))
        (PORT d[1] (1852:1852:1852) (1784:1784:1784))
        (PORT d[2] (1411:1411:1411) (1400:1400:1400))
        (PORT d[3] (1992:1992:1992) (1932:1932:1932))
        (PORT d[4] (1673:1673:1673) (1646:1646:1646))
        (PORT d[5] (1739:1739:1739) (1707:1707:1707))
        (PORT d[6] (1360:1360:1360) (1346:1346:1346))
        (PORT d[7] (1636:1636:1636) (1603:1603:1603))
        (PORT d[8] (1367:1367:1367) (1342:1342:1342))
        (PORT d[9] (1638:1638:1638) (1592:1592:1592))
        (PORT d[10] (1640:1640:1640) (1616:1616:1616))
        (PORT d[11] (1410:1410:1410) (1408:1408:1408))
        (PORT d[12] (1523:1523:1523) (1574:1574:1574))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1629:1629:1629))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3211:3211:3211))
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1613:1613:1613))
        (PORT d[1] (1694:1694:1694) (1642:1642:1642))
        (PORT d[2] (1693:1693:1693) (1633:1633:1633))
        (PORT d[3] (2002:2002:2002) (1899:1899:1899))
        (PORT d[4] (1715:1715:1715) (1657:1657:1657))
        (PORT d[5] (1576:1576:1576) (1499:1499:1499))
        (PORT d[6] (1692:1692:1692) (1628:1628:1628))
        (PORT d[7] (1580:1580:1580) (1513:1513:1513))
        (PORT d[8] (1691:1691:1691) (1620:1620:1620))
        (PORT d[9] (1561:1561:1561) (1486:1486:1486))
        (PORT d[10] (1644:1644:1644) (1575:1575:1575))
        (PORT d[11] (1576:1576:1576) (1498:1498:1498))
        (PORT d[12] (1582:1582:1582) (1506:1506:1506))
        (PORT clk (2228:2228:2228) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a23\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1506:1506:1506))
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2255:2255:2255))
        (PORT d[1] (2409:2409:2409) (2285:2285:2285))
        (PORT d[2] (2043:2043:2043) (1944:1944:1944))
        (PORT d[3] (2424:2424:2424) (2303:2303:2303))
        (PORT d[4] (2061:2061:2061) (1949:1949:1949))
        (PORT d[5] (2403:2403:2403) (2390:2390:2390))
        (PORT d[6] (2223:2223:2223) (2178:2178:2178))
        (PORT d[7] (1970:1970:1970) (1957:1957:1957))
        (PORT d[8] (2574:2574:2574) (2638:2638:2638))
        (PORT d[9] (2214:2214:2214) (2259:2259:2259))
        (PORT d[10] (2277:2277:2277) (2156:2156:2156))
        (PORT d[11] (2004:2004:2004) (1995:1995:1995))
        (PORT d[12] (2394:2394:2394) (2289:2289:2289))
        (PORT clk (2229:2229:2229) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (1995:1995:1995))
        (PORT clk (2229:2229:2229) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1412:1412:1412))
        (PORT clk (2234:2234:2234) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1890:1890:1890))
        (PORT d[1] (1994:1994:1994) (1925:1925:1925))
        (PORT d[2] (1971:1971:1971) (1920:1920:1920))
        (PORT d[3] (2104:2104:2104) (2050:2050:2050))
        (PORT d[4] (2052:2052:2052) (1904:1904:1904))
        (PORT d[5] (1745:1745:1745) (1714:1714:1714))
        (PORT d[6] (1714:1714:1714) (1680:1680:1680))
        (PORT d[7] (2048:2048:2048) (1891:1891:1891))
        (PORT d[8] (1840:1840:1840) (1845:1845:1845))
        (PORT d[9] (1830:1830:1830) (1834:1834:1834))
        (PORT d[10] (1750:1750:1750) (1747:1747:1747))
        (PORT d[11] (1725:1725:1725) (1693:1693:1693))
        (PORT d[12] (1516:1516:1516) (1526:1526:1526))
        (PORT clk (2231:2231:2231) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a7\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1969:1969:1969))
        (PORT d[1] (2019:2019:2019) (1969:1969:1969))
        (PORT d[2] (2019:2019:2019) (1969:1969:1969))
        (PORT d[3] (2019:2019:2019) (1969:1969:1969))
        (PORT clk (2246:2246:2246) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (714:714:714) (680:680:680))
        (PORT d[1] (730:730:730) (704:704:704))
        (PORT d[2] (430:430:430) (424:424:424))
        (PORT d[3] (750:750:750) (727:727:727))
        (PORT d[4] (715:715:715) (688:688:688))
        (PORT d[5] (721:721:721) (692:692:692))
        (PORT d[6] (727:727:727) (705:705:705))
        (PORT d[7] (720:720:720) (697:697:697))
        (PORT d[8] (755:755:755) (723:723:723))
        (PORT d[9] (1301:1301:1301) (1270:1270:1270))
        (PORT d[10] (1068:1068:1068) (1065:1065:1065))
        (PORT clk (2243:2243:2243) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2225:2225:2225))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (1974:1974:1974))
        (PORT d[1] (2023:2023:2023) (1974:1974:1974))
        (PORT d[2] (2023:2023:2023) (1974:1974:1974))
        (PORT d[3] (2023:2023:2023) (1974:1974:1974))
        (PORT clk (2248:2248:2248) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (714:714:714))
        (PORT d[1] (760:760:760) (736:736:736))
        (PORT d[2] (1050:1050:1050) (998:998:998))
        (PORT d[3] (1038:1038:1038) (991:991:991))
        (PORT d[4] (998:998:998) (954:954:954))
        (PORT d[5] (1029:1029:1029) (985:985:985))
        (PORT d[6] (1058:1058:1058) (1012:1012:1012))
        (PORT d[7] (1050:1050:1050) (997:997:997))
        (PORT d[8] (1021:1021:1021) (976:976:976))
        (PORT d[9] (1035:1035:1035) (990:990:990))
        (PORT d[10] (1029:1029:1029) (988:988:988))
        (PORT clk (2245:2245:2245) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2226:2226:2226))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (471:471:471))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (509:509:509))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (328:328:328))
        (PORT datab (664:664:664) (599:599:599))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (508:508:508))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1223:1223:1223) (1257:1257:1257))
        (PORT ena (1088:1088:1088) (1046:1046:1046))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2296:2296:2296))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1254:1254:1254) (1310:1310:1310))
        (PORT ena (1064:1064:1064) (1018:1018:1018))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1223:1223:1223) (1257:1257:1257))
        (PORT ena (1088:1088:1088) (1046:1046:1046))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2296:2296:2296))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1254:1254:1254) (1310:1310:1310))
        (PORT ena (1064:1064:1064) (1018:1018:1018))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1268:1268:1268))
        (PORT datab (1670:1670:1670) (1632:1632:1632))
        (PORT datac (1596:1596:1596) (1575:1575:1575))
        (PORT datad (1167:1167:1167) (1066:1066:1066))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1037:1037:1037))
        (PORT datab (1340:1340:1340) (1253:1253:1253))
        (PORT datac (945:945:945) (931:931:931))
        (PORT datad (2475:2475:2475) (2264:2264:2264))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1540:1540:1540))
        (PORT datab (1362:1362:1362) (1334:1334:1334))
        (PORT datac (2073:2073:2073) (1961:1961:1961))
        (PORT datad (1303:1303:1303) (1291:1291:1291))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1243:1243:1243))
        (PORT datab (955:955:955) (888:888:888))
        (PORT datac (1519:1519:1519) (1469:1469:1469))
        (PORT datad (1550:1550:1550) (1511:1511:1511))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1011:1011:1011))
        (PORT datab (1615:1615:1615) (1562:1562:1562))
        (PORT datac (987:987:987) (980:980:980))
        (PORT datad (1931:1931:1931) (1767:1767:1767))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1013:1013:1013))
        (PORT datab (1020:1020:1020) (1008:1008:1008))
        (PORT datac (1413:1413:1413) (1380:1380:1380))
        (PORT datad (1155:1155:1155) (1061:1061:1061))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode894w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (422:422:422))
        (PORT datab (314:314:314) (404:404:404))
        (PORT datac (276:276:276) (370:370:370))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode884w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (405:405:405))
        (PORT datac (275:275:275) (369:369:369))
        (PORT datad (285:285:285) (376:376:376))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode874w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (428:428:428))
        (PORT datac (281:281:281) (376:376:376))
        (PORT datad (280:280:280) (362:362:362))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode904w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (427:427:427))
        (PORT datab (317:317:317) (409:409:409))
        (PORT datad (281:281:281) (363:363:363))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode844w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (430:430:430))
        (PORT datac (283:283:283) (377:377:377))
        (PORT datad (280:280:280) (362:362:362))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode854w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (403:403:403))
        (PORT datac (279:279:279) (373:373:373))
        (PORT datad (289:289:289) (381:381:381))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode827w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (431:431:431))
        (PORT datab (321:321:321) (413:413:413))
        (PORT datad (279:279:279) (361:361:361))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|decode2\|w_anode864w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (431:431:431))
        (PORT datac (283:283:283) (378:378:378))
        (PORT datad (279:279:279) (361:361:361))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (522:522:522))
        (PORT datab (294:294:294) (369:369:369))
        (PORT datac (301:301:301) (385:385:385))
        (PORT datad (199:199:199) (221:221:221))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4151:4151:4151) (4443:4443:4443))
        (PORT datac (621:621:621) (612:612:612))
        (PORT datad (3574:3574:3574) (3776:3776:3776))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3605:3605:3605) (3814:3814:3814))
        (PORT datac (4117:4117:4117) (4407:4407:4407))
        (PORT datad (702:702:702) (723:723:723))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3604:3604:3604) (3812:3812:3812))
        (PORT datac (4114:4114:4114) (4404:4404:4404))
        (PORT datad (692:692:692) (709:709:709))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT asdata (4460:4460:4460) (4739:4739:4739))
        (PORT ena (1834:1834:1834) (1701:1701:1701))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT asdata (4431:4431:4431) (4709:4709:4709))
        (PORT ena (1834:1834:1834) (1701:1701:1701))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_normal\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT asdata (4426:4426:4426) (4643:4643:4643))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4237:4237:4237) (4056:4056:4056))
        (PORT ena (887:887:887) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (719:719:719))
        (PORT datad (700:700:700) (692:692:692))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (755:755:755))
        (PORT datac (673:673:673) (672:672:672))
        (PORT datad (698:698:698) (698:698:698))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (744:744:744) (736:736:736))
        (PORT datac (3599:3599:3599) (3820:3820:3820))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (737:737:737))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1105:1105:1105) (1111:1111:1111))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (887:887:887) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1075:1075:1075) (1092:1092:1092))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (492:492:492))
        (PORT datab (545:545:545) (570:570:570))
        (PORT datad (492:492:492) (530:530:530))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1096:1096:1096) (1101:1101:1101))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (648:648:648))
        (PORT datab (540:540:540) (570:570:570))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (985:985:985) (965:965:965))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1543:1543:1543) (1487:1487:1487))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1093:1093:1093) (1100:1100:1100))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (732:732:732))
        (PORT datab (547:547:547) (572:572:572))
        (PORT datad (603:603:603) (588:588:588))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (734:734:734))
        (PORT datab (760:760:760) (746:746:746))
        (PORT datac (688:688:688) (686:686:686))
        (PORT datad (733:733:733) (727:727:727))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (774:774:774))
        (PORT datab (713:713:713) (724:724:724))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2244:2244:2244))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (915:915:915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2244:2244:2244))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (915:915:915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2244:2244:2244))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (915:915:915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2244:2244:2244))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (915:915:915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2244:2244:2244))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (915:915:915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2244:2244:2244))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (915:915:915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (764:764:764))
        (PORT datab (769:769:769) (775:775:775))
        (PORT datac (676:676:676) (673:673:673))
        (PORT datad (479:479:479) (510:510:510))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (710:710:710) (721:721:721))
        (PORT datad (374:374:374) (356:356:356))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[12\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3245:3245:3245) (3422:3422:3422))
        (PORT datad (753:753:753) (764:764:764))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (761:761:761))
        (PORT datab (767:767:767) (773:773:773))
        (PORT datac (493:493:493) (535:535:535))
        (PORT datad (478:478:478) (508:508:508))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (707:707:707) (712:712:712))
        (PORT datad (348:348:348) (332:332:332))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (762:762:762))
        (PORT datab (768:768:768) (775:775:775))
        (PORT datac (494:494:494) (536:536:536))
        (PORT datad (479:479:479) (509:509:509))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (575:575:575))
        (PORT datab (768:768:768) (774:774:774))
        (PORT datac (718:718:718) (726:726:726))
        (PORT datad (479:479:479) (509:509:509))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (744:744:744))
        (PORT datac (704:704:704) (714:714:714))
        (PORT datad (372:372:372) (353:353:353))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (747:747:747))
        (PORT datab (714:714:714) (729:729:729))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (706:706:706) (713:713:713))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (764:764:764))
        (PORT datab (770:770:770) (776:776:776))
        (PORT datac (496:496:496) (537:537:537))
        (PORT datad (480:480:480) (510:510:510))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (752:752:752))
        (PORT datab (719:719:719) (734:734:734))
        (PORT datac (713:713:713) (712:712:712))
        (PORT datad (707:707:707) (714:714:714))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (579:579:579))
        (PORT datab (772:772:772) (779:779:779))
        (PORT datac (722:722:722) (732:732:732))
        (PORT datad (481:481:481) (512:512:512))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (707:707:707) (712:712:712))
        (PORT datad (345:345:345) (325:325:325))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (578:578:578))
        (PORT datab (771:771:771) (778:778:778))
        (PORT datac (675:675:675) (672:672:672))
        (PORT datad (481:481:481) (512:512:512))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (697:697:697))
        (PORT datab (723:723:723) (710:710:710))
        (PORT datac (684:684:684) (677:677:677))
        (PORT datad (371:371:371) (350:350:350))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (604:604:604) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (614:614:614) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (708:708:708) (713:713:713))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (740:740:740))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (937:937:937) (917:917:917))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1193:1193:1193) (1133:1133:1133))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (743:743:743) (753:753:753))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_HS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2951:2951:2951) (2854:2854:2854))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_VS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5240:5240:5240) (5085:5085:5085))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\CMOS_SDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1950:1950:1950) (1950:1950:1950))
        (PORT oe (1898:1898:1898) (1993:1993:1993))
        (IOPATH i o (2424:2424:2424) (2521:2521:2521))
        (IOPATH oe o (2569:2569:2569) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1120:1120:1120) (1046:1046:1046))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_BLANK_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (726:726:726) (629:629:629))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3339:3339:3339) (3333:3333:3333))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5179:5179:5179) (4842:4842:4842))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4061:4061:4061) (3880:3880:3880))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4890:4890:4890) (4601:4601:4601))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5191:5191:5191) (4972:4972:4972))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4927:4927:4927) (4745:4745:4745))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5410:5410:5410) (5066:5066:5066))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_R\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5817:5817:5817) (5645:5645:5645))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2785:2785:2785) (2805:2805:2805))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5272:5272:5272) (4982:4982:4982))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4247:4247:4247) (4116:4116:4116))
        (IOPATH i o (2501:2501:2501) (2404:2404:2404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4890:4890:4890) (4604:4604:4604))
        (IOPATH i o (2471:2471:2471) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5161:5161:5161) (4938:4938:4938))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5308:5308:5308) (5139:5139:5139))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5375:5375:5375) (5031:5031:5031))
        (IOPATH i o (2481:2481:2481) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_G\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6246:6246:6246) (5997:5997:5997))
        (IOPATH i o (2521:2521:2521) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3626:3626:3626) (3603:3603:3603))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4607:4607:4607) (4310:4310:4310))
        (IOPATH i o (2541:2541:2541) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4805:4805:4805) (4632:4632:4632))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4257:4257:4257) (3976:3976:3976))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4791:4791:4791) (4552:4552:4552))
        (IOPATH i o (2531:2531:2531) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3643:3643:3643) (3443:3443:3443))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5407:5407:5407) (5057:5057:5057))
        (IOPATH i o (2491:2491:2491) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\VGA_B\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4016:4016:4016) (3763:3763:3763))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\CMOS_MCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6713:6713:6713) (6447:6447:6447))
        (IOPATH i o (2511:2511:2511) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\CMOS_SCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2260:2260:2260) (2194:2194:2194))
        (IOPATH i o (2561:2561:2561) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\clock_25\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1268:1268:1268) (1239:1239:1239))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\clock_25\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1175:1175:1175) (1065:1065:1065))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE clock_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clock_25\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (793:793:793) (797:797:797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (742:742:742))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (735:735:735) (722:722:722))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT asdata (1205:1205:1205) (1127:1127:1127))
        (PORT sclr (935:935:935) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (506:506:506))
        (PORT datab (952:952:952) (927:927:927))
        (PORT datac (1236:1236:1236) (1204:1204:1204))
        (PORT datad (462:462:462) (489:489:489))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (728:728:728))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1192:1192:1192) (1194:1194:1194))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1192:1192:1192) (1194:1194:1194))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1192:1192:1192) (1194:1194:1194))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (733:733:733))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT asdata (948:948:948) (894:894:894))
        (PORT sclr (935:935:935) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (762:762:762) (773:773:773))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT asdata (995:995:995) (935:935:935))
        (PORT sclr (935:935:935) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (934:934:934))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT asdata (951:951:951) (901:901:901))
        (PORT sclr (935:935:935) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|hcount\[9\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (763:763:763) (762:762:762))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT asdata (976:976:976) (917:917:917))
        (PORT sclr (935:935:935) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (508:508:508))
        (PORT datab (951:951:951) (925:925:925))
        (PORT datac (693:693:693) (693:693:693))
        (PORT datad (1763:1763:1763) (1686:1686:1686))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (530:530:530))
        (PORT datad (832:832:832) (752:752:752))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vga_hsync\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (504:504:504))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (487:487:487))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (522:522:522))
        (PORT datab (808:808:808) (799:799:799))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (688:688:688) (683:683:683))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (934:934:934))
        (PORT datab (727:727:727) (732:732:732))
        (PORT datac (703:703:703) (711:711:711))
        (PORT datad (733:733:733) (739:739:739))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (376:376:376))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (390:390:390))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[9\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (524:524:524))
        (PORT datab (466:466:466) (500:500:500))
        (PORT datac (1017:1017:1017) (1010:1010:1010))
        (PORT datad (439:439:439) (466:466:466))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (PORT datac (189:189:189) (218:218:218))
        (PORT datad (200:200:200) (224:224:224))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT asdata (969:969:969) (906:906:906))
        (PORT sclr (952:952:952) (979:979:979))
        (PORT ena (1280:1280:1280) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (520:520:520))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT asdata (764:764:764) (743:743:743))
        (PORT sclr (952:952:952) (979:979:979))
        (PORT ena (1280:1280:1280) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (464:464:464) (498:498:498))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT asdata (731:731:731) (722:722:722))
        (PORT sclr (952:952:952) (979:979:979))
        (PORT ena (1280:1280:1280) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vcount\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (525:525:525))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT asdata (762:762:762) (740:740:740))
        (PORT sclr (952:952:952) (979:979:979))
        (PORT ena (1280:1280:1280) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1313:1313:1313) (1245:1245:1245))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (276:276:276))
        (PORT datab (456:456:456) (489:489:489))
        (PORT datac (281:281:281) (357:357:357))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (524:524:524))
        (PORT datab (504:504:504) (524:524:524))
        (PORT datac (436:436:436) (463:463:463))
        (PORT datad (437:437:437) (466:466:466))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_vsync\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (613:613:613))
        (PORT datab (230:230:230) (260:260:260))
        (PORT datad (193:193:193) (212:212:212))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vga_vsync\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (676:676:676) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (393:393:393))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (416:416:416))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\KEY\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3583:3583:3583) (3739:3739:3739))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (503:503:503))
        (PORT datab (307:307:307) (385:385:385))
        (PORT datac (300:300:300) (384:384:384))
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (366:366:366))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (383:383:383))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (771:771:771) (765:765:765))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (396:396:396))
        (PORT datac (267:267:267) (346:346:346))
        (PORT datad (734:734:734) (746:746:746))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (480:480:480))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (390:390:390))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (493:493:493))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (459:459:459))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (800:800:800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3625:3625:3625) (3762:3762:3762))
        (PORT datad (436:436:436) (463:463:463))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (800:800:800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (800:800:800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (800:800:800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_CLK_DIV\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (735:735:735) (800:800:800))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (355:355:355))
        (PORT datad (231:231:231) (251:251:251))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3628:3628:3628) (3777:3777:3777))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (604:604:604) (562:562:562))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (767:767:767) (761:761:761))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[12\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (501:501:501))
        (PORT datab (298:298:298) (374:374:374))
        (PORT datac (300:300:300) (384:384:384))
        (PORT datad (275:275:275) (348:348:348))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (728:728:728))
        (PORT datab (755:755:755) (746:746:746))
        (PORT datad (611:611:611) (558:558:558))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|FIN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4347:4347:4347) (4162:4162:4162))
        (PORT ena (901:901:901) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (765:765:765) (776:776:776))
        (PORT datad (660:660:660) (647:647:647))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (387:387:387))
        (PORT datab (3250:3250:3250) (3428:3428:3428))
        (PORT datac (711:711:711) (679:679:679))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2290:2290:2290))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4215:4215:4215) (4129:4129:4129))
        (PORT ena (852:852:852) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2290:2290:2290))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4215:4215:4215) (4129:4129:4129))
        (PORT ena (852:852:852) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (490:490:490))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (458:458:458))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4215:4215:4215) (4129:4129:4129))
        (PORT ena (887:887:887) (883:883:883))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4215:4215:4215) (4129:4129:4129))
        (PORT ena (887:887:887) (883:883:883))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (814:814:814))
        (PORT datab (714:714:714) (723:723:723))
        (PORT datac (604:604:604) (554:554:554))
        (PORT datad (690:690:690) (666:666:666))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (756:756:756))
        (PORT datab (744:744:744) (736:736:736))
        (PORT datad (700:700:700) (692:692:692))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3641:3641:3641) (3854:3854:3854))
        (PORT datab (272:272:272) (344:344:344))
        (PORT datac (674:674:674) (674:674:674))
        (PORT datad (686:686:686) (682:682:682))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (736:736:736))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (736:736:736))
        (PORT datad (714:714:714) (709:709:709))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (638:638:638))
        (PORT datab (735:735:735) (720:720:720))
        (PORT datac (606:606:606) (560:560:560))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2291:2291:2291))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4237:4237:4237) (4056:4056:4056))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_SDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (351:351:351))
        (PORT datab (3569:3569:3569) (3789:3789:3789))
        (PORT datac (607:607:607) (560:560:560))
        (PORT datad (644:644:644) (580:580:580))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (737:737:737))
        (PORT datab (1023:1023:1023) (965:965:965))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2291:2291:2291))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4237:4237:4237) (4056:4056:4056))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|ACK\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datac (237:237:237) (311:311:311))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (385:385:385))
        (PORT datac (200:200:200) (236:236:236))
        (PORT datad (862:862:862) (800:800:800))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (294:294:294))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\.st20_next_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3946:3946:3946) (3829:3829:3829))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (699:699:699))
        (PORT datab (496:496:496) (509:509:509))
        (PORT datac (706:706:706) (727:727:727))
        (PORT datad (890:890:890) (824:824:824))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (756:756:756))
        (PORT datab (1047:1047:1047) (1020:1020:1020))
        (PORT datac (685:685:685) (679:679:679))
        (PORT datad (688:688:688) (664:664:664))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3258:3258:3258) (3429:3429:3429))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (636:636:636) (577:577:577))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\.st0_send_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (270:270:270))
        (PORT datab (692:692:692) (687:687:687))
        (PORT datad (228:228:228) (257:257:257))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mSetup_ST\.st10_wait_ack\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3946:3946:3946) (3829:3829:3829))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_GO\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (385:385:385))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (202:202:202) (238:238:238))
        (PORT datad (863:863:863) (801:801:801))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_GO\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (297:297:297))
        (PORT datab (288:288:288) (359:359:359))
        (PORT datac (268:268:268) (350:350:350))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_GO\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (3946:3946:3946) (3829:3829:3829))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3581:3581:3581) (3737:3737:3737))
        (PORT datad (735:735:735) (747:747:747))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (767:767:767) (762:762:762))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (375:375:375))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (769:769:769) (763:763:763))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (385:385:385))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (769:769:769) (764:764:764))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD_COUNTER\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (770:770:770) (765:765:765))
        (PORT sload (837:837:837) (908:908:908))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (534:534:534))
        (PORT datad (687:687:687) (682:682:682))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (668:668:668) (664:664:664))
        (PORT datad (706:706:706) (705:705:705))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (773:773:773))
        (PORT datab (694:694:694) (702:702:702))
        (PORT datac (662:662:662) (659:659:659))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (414:414:414))
        (PORT datab (695:695:695) (703:703:703))
        (PORT datac (392:392:392) (373:373:373))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|LUT_INDEX\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2290:2290:2290))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4215:4215:4215) (4129:4129:4129))
        (PORT ena (852:852:852) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (753:753:753))
        (PORT datab (719:719:719) (735:735:735))
        (PORT datac (713:713:713) (712:712:712))
        (PORT datad (707:707:707) (714:714:714))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[12\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (690:690:690) (685:685:685))
        (PORT datac (604:604:604) (554:554:554))
        (PORT datad (690:690:690) (665:665:665))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2296:2296:2296))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1254:1254:1254) (1310:1310:1310))
        (PORT ena (1064:1064:1064) (1018:1018:1018))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[12\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3544:3544:3544) (3699:3699:3699))
        (PORT datab (547:547:547) (572:572:572))
        (PORT datad (683:683:683) (683:683:683))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (687:687:687))
        (PORT datab (464:464:464) (441:441:441))
        (PORT datac (646:646:646) (598:598:598))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1061:1061:1061) (1077:1077:1077))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (538:538:538) (567:567:567))
        (PORT datad (690:690:690) (686:686:686))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (772:772:772))
        (PORT datab (290:290:290) (364:364:364))
        (PORT datac (662:662:662) (659:659:659))
        (PORT datad (359:359:359) (340:340:340))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (754:754:754))
        (PORT datab (720:720:720) (736:736:736))
        (PORT datac (714:714:714) (713:713:713))
        (PORT datad (707:707:707) (714:714:714))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2296:2296:2296))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1254:1254:1254) (1310:1310:1310))
        (PORT ena (1064:1064:1064) (1018:1018:1018))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1093:1093:1093) (1098:1098:1098))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (466:466:466))
        (PORT datab (546:546:546) (570:570:570))
        (PORT datad (492:492:492) (530:530:530))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (750:750:750))
        (PORT datab (716:716:716) (732:732:732))
        (PORT datac (711:711:711) (710:710:710))
        (PORT datad (706:706:706) (713:713:713))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2296:2296:2296))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1254:1254:1254) (1310:1310:1310))
        (PORT ena (1064:1064:1064) (1018:1018:1018))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1260:1260:1260) (1234:1234:1234))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (770:770:770))
        (PORT datab (773:773:773) (780:780:780))
        (PORT datac (674:674:674) (671:671:671))
        (PORT datad (482:482:482) (513:513:513))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (705:705:705) (715:715:715))
        (PORT datad (369:369:369) (347:347:347))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|mI2C_DATA\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2244:2244:2244))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (915:915:915))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SD\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2297:2297:2297))
        (PORT asdata (1056:1056:1056) (1064:1064:1064))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (538:538:538) (568:568:568))
        (PORT datad (688:688:688) (683:683:683))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (539:539:539) (569:569:569))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (730:730:730))
        (PORT datab (465:465:465) (501:501:501))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (387:387:387))
        (PORT datab (702:702:702) (695:695:695))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (383:383:383) (363:363:363))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (728:728:728))
        (PORT datab (727:727:727) (715:715:715))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SDO\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4347:4347:4347) (4162:4162:4162))
        (PORT ena (901:901:901) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (732:732:732))
        (PORT datab (785:785:785) (764:764:764))
        (PORT datac (697:697:697) (690:690:690))
        (PORT datad (682:682:682) (686:686:686))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (774:774:774))
        (PORT datab (760:760:760) (745:745:745))
        (PORT datac (690:690:690) (697:697:697))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (724:724:724))
        (PORT datac (652:652:652) (604:604:604))
        (PORT datad (696:696:696) (695:695:695))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (344:344:344) (325:325:325))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|DIR\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4150:4150:4150) (3929:3929:3929))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_nblank\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3003:3003:3003) (2931:2931:2931))
        (PORT datad (4925:4925:4925) (4758:4758:4758))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|vcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT asdata (765:765:765) (743:743:743))
        (PORT sclr (952:952:952) (979:979:979))
        (PORT ena (1280:1280:1280) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (367:367:367))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (506:506:506))
        (PORT datab (376:376:376) (366:366:366))
        (PORT datad (400:400:400) (378:378:378))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_rgb\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (417:417:417))
        (PORT datab (707:707:707) (666:666:666))
        (PORT datad (780:780:780) (795:795:795))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_LVAL\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (614:614:614) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_FVAL\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|p1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4115:4115:4115) (4405:4405:4405))
        (PORT datad (3573:3573:3573) (3775:3775:3775))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT asdata (4520:4520:4520) (4798:4798:4798))
        (PORT ena (1834:1834:1834) (1701:1701:1701))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (798:798:798))
        (PORT datab (438:438:438) (461:461:461))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (604:604:604) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT asdata (4533:4533:4533) (4809:4809:4809))
        (PORT ena (1834:1834:1834) (1701:1701:1701))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (332:332:332))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (338:338:338))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (338:338:338))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (614:614:614) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT asdata (4444:4444:4444) (4717:4717:4717))
        (PORT ena (1834:1834:1834) (1701:1701:1701))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT asdata (3921:3921:3921) (4118:4118:4118))
        (PORT ena (1834:1834:1834) (1701:1701:1701))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT asdata (3923:3923:3923) (4120:4120:4120))
        (PORT ena (1834:1834:1834) (1701:1701:1701))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CMOS_DATA\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (614:614:614) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT asdata (3997:3997:3997) (4243:4243:4243))
        (PORT ena (1834:1834:1834) (1701:1701:1701))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutinverse\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_inverse\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1951:1951:1951))
        (PORT asdata (4429:4429:4429) (4630:4630:4630))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_inverse\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1951:1951:1951))
        (PORT asdata (4435:4435:4435) (4644:4644:4644))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (522:522:522))
        (PORT datab (744:744:744) (696:696:696))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (739:739:739) (690:690:690))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (715:715:715))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_inverse\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (676:676:676))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (560:560:560))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (419:419:419))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (563:563:563))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (417:417:417))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G0\|lut_offset_normal\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2335:2335:2335))
        (PORT asdata (4462:4462:4462) (4668:4668:4668))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|address_pixel_ram_lutnormal\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2045:2045:2045))
        (PORT d[1] (2084:2084:2084) (2045:2045:2045))
        (PORT d[2] (2084:2084:2084) (2045:2045:2045))
        (PORT d[3] (2084:2084:2084) (2045:2045:2045))
        (PORT clk (2247:2247:2247) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (751:751:751) (725:725:725))
        (PORT d[1] (1036:1036:1036) (987:987:987))
        (PORT d[2] (1022:1022:1022) (979:979:979))
        (PORT d[3] (1052:1052:1052) (1012:1012:1012))
        (PORT d[4] (1029:1029:1029) (986:986:986))
        (PORT d[5] (1059:1059:1059) (1016:1016:1016))
        (PORT d[6] (1038:1038:1038) (994:994:994))
        (PORT d[7] (1003:1003:1003) (957:957:957))
        (PORT d[8] (1030:1030:1030) (987:987:987))
        (PORT d[9] (780:780:780) (787:787:787))
        (PORT d[10] (1316:1316:1316) (1297:1297:1297))
        (PORT clk (2244:2244:2244) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2227:2227:2227))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2050:2050:2050))
        (PORT d[1] (2088:2088:2088) (2050:2050:2050))
        (PORT d[2] (2088:2088:2088) (2050:2050:2050))
        (PORT d[3] (2088:2088:2088) (2050:2050:2050))
        (PORT clk (2249:2249:2249) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (756:756:756) (723:723:723))
        (PORT d[1] (726:726:726) (693:693:693))
        (PORT d[2] (478:478:478) (465:465:465))
        (PORT d[3] (983:983:983) (903:903:903))
        (PORT d[4] (747:747:747) (718:718:718))
        (PORT d[5] (704:704:704) (681:681:681))
        (PORT d[6] (759:759:759) (728:728:728))
        (PORT d[7] (753:753:753) (725:725:725))
        (PORT d[8] (714:714:714) (688:688:688))
        (PORT d[9] (753:753:753) (724:724:724))
        (PORT d[10] (759:759:759) (726:726:726))
        (PORT clk (2246:2246:2246) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G1\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2228:2228:2228))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2312:2312:2312))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1270:1270:1270))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3675:3675:3675) (3908:3908:3908))
        (PORT datac (448:448:448) (469:469:469))
        (PORT datad (4202:4202:4202) (4515:4515:4515))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (506:506:506))
        (PORT datac (3635:3635:3635) (3863:3863:3863))
        (PORT datad (4201:4201:4201) (4513:4513:4513))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2312:2312:2312))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1270:1270:1270))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2312:2312:2312))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1270:1270:1270))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3676:3676:3676) (3909:3909:3909))
        (PORT datac (410:410:410) (443:443:443))
        (PORT datad (4203:4203:4203) (4516:4516:4516))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2312:2312:2312))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1270:1270:1270))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3676:3676:3676) (3909:3909:3909))
        (PORT datac (420:420:420) (443:443:443))
        (PORT datad (4204:4204:4204) (4517:4517:4517))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (484:484:484))
        (PORT datac (3630:3630:3630) (3858:3858:3858))
        (PORT datad (4196:4196:4196) (4507:4507:4507))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (509:509:509))
        (PORT datac (3632:3632:3632) (3860:3860:3860))
        (PORT datad (4198:4198:4198) (4510:4510:4510))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (510:510:510))
        (PORT datac (3631:3631:3631) (3859:3859:3859))
        (PORT datad (4197:4197:4197) (4508:4508:4508))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (485:485:485))
        (PORT datac (3633:3633:3633) (3861:3861:3861))
        (PORT datad (4199:4199:4199) (4511:4511:4511))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3671:3671:3671) (3903:3903:3903))
        (PORT datac (424:424:424) (446:446:446))
        (PORT datad (4198:4198:4198) (4510:4510:4510))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (475:475:475))
        (PORT datac (3630:3630:3630) (3858:3858:3858))
        (PORT datad (4196:4196:4196) (4508:4508:4508))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (500:500:500))
        (PORT datac (3634:3634:3634) (3863:3863:3863))
        (PORT datad (4200:4200:4200) (4513:4513:4513))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (484:484:484))
        (PORT datac (3636:3636:3636) (3864:3864:3864))
        (PORT datad (4202:4202:4202) (4515:4515:4515))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|cnt\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1304:1304:1304))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|pixel_address\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (505:505:505))
        (PORT datac (3635:3635:3635) (3864:3864:3864))
        (PORT datad (4201:4201:4201) (4514:4514:4514))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|pixel_address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT asdata (945:945:945) (893:893:893))
        (PORT sclr (935:935:935) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (731:731:731))
        (PORT datab (690:690:690) (696:696:696))
        (PORT datac (685:685:685) (680:680:680))
        (PORT datad (685:685:685) (679:679:679))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_rgb\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (698:698:698))
        (PORT datab (709:709:709) (708:708:708))
        (PORT datac (447:447:447) (473:473:473))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (841:841:841))
        (PORT datab (680:680:680) (669:669:669))
        (PORT datac (675:675:675) (648:648:648))
        (PORT datad (302:302:302) (361:361:361))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (843:843:843))
        (PORT datab (934:934:934) (888:888:888))
        (PORT datac (671:671:671) (644:644:644))
        (PORT datad (312:312:312) (372:372:372))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G2\|hcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1192:1192:1192) (1194:1194:1194))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (843:843:843))
        (PORT datab (934:934:934) (888:888:888))
        (PORT datac (671:671:671) (645:645:645))
        (PORT datad (311:311:311) (371:371:371))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (844:844:844))
        (PORT datab (664:664:664) (660:660:660))
        (PORT datac (670:670:670) (643:643:643))
        (PORT datad (315:315:315) (375:375:375))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (843:843:843))
        (PORT datab (432:432:432) (405:405:405))
        (PORT datac (672:672:672) (646:646:646))
        (PORT datad (310:310:310) (369:369:369))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (415:415:415))
        (PORT datab (709:709:709) (668:668:668))
        (PORT datac (353:353:353) (343:343:343))
        (PORT datad (780:780:780) (795:795:795))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (842:842:842))
        (PORT datab (429:429:429) (400:400:400))
        (PORT datac (674:674:674) (648:648:648))
        (PORT datad (305:305:305) (364:364:364))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|pixel_address\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (843:843:843))
        (PORT datab (686:686:686) (629:629:629))
        (PORT datac (675:675:675) (649:649:649))
        (PORT datad (301:301:301) (360:360:360))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (724:724:724) (703:703:703))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (414:414:414))
        (PORT datab (709:709:709) (668:668:668))
        (PORT datac (391:391:391) (373:373:373))
        (PORT datad (780:780:780) (795:795:795))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (607:607:607))
        (PORT datab (220:220:220) (247:247:247))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (411:411:411))
        (PORT datab (761:761:761) (734:734:734))
        (PORT datac (674:674:674) (648:648:648))
        (PORT datad (360:360:360) (345:345:345))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (330:330:330))
        (PORT datab (389:389:389) (382:382:382))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (424:424:424))
        (PORT datab (758:758:758) (730:730:730))
        (PORT datac (670:670:670) (643:643:643))
        (PORT datad (385:385:385) (366:366:366))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (330:330:330))
        (PORT datab (428:428:428) (401:401:401))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (718:718:718))
        (PORT datab (439:439:439) (415:415:415))
        (PORT datac (382:382:382) (367:367:367))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (329:329:329))
        (PORT datab (427:427:427) (401:401:401))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (421:421:421))
        (PORT datab (708:708:708) (667:667:667))
        (PORT datac (391:391:391) (372:372:372))
        (PORT datad (782:782:782) (797:797:797))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (1964:1964:1964))
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2272:2272:2272))
        (PORT d[1] (2056:2056:2056) (2059:2059:2059))
        (PORT d[2] (1708:1708:1708) (1688:1688:1688))
        (PORT d[3] (2192:2192:2192) (2111:2111:2111))
        (PORT d[4] (1752:1752:1752) (1731:1731:1731))
        (PORT d[5] (1753:1753:1753) (1712:1712:1712))
        (PORT d[6] (1787:1787:1787) (1788:1788:1788))
        (PORT d[7] (1678:1678:1678) (1649:1649:1649))
        (PORT d[8] (1691:1691:1691) (1669:1669:1669))
        (PORT d[9] (1925:1925:1925) (1856:1856:1856))
        (PORT d[10] (1711:1711:1711) (1673:1673:1673))
        (PORT d[11] (1692:1692:1692) (1679:1679:1679))
        (PORT d[12] (1566:1566:1566) (1619:1619:1619))
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2026:2026:2026))
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2835:2835:2835))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1880:1880:1880))
        (PORT d[1] (2003:2003:2003) (1931:1931:1931))
        (PORT d[2] (2060:2060:2060) (1982:1982:1982))
        (PORT d[3] (2057:2057:2057) (1977:1977:1977))
        (PORT d[4] (1924:1924:1924) (1839:1839:1839))
        (PORT d[5] (1801:1801:1801) (1797:1797:1797))
        (PORT d[6] (2023:2023:2023) (1974:1974:1974))
        (PORT d[7] (1685:1685:1685) (1665:1665:1665))
        (PORT d[8] (1980:1980:1980) (1909:1909:1909))
        (PORT d[9] (1885:1885:1885) (1794:1794:1794))
        (PORT d[10] (1853:1853:1853) (1748:1748:1748))
        (PORT d[11] (1890:1890:1890) (1796:1796:1796))
        (PORT d[12] (1712:1712:1712) (1701:1701:1701))
        (PORT clk (2213:2213:2213) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a8\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (401:401:401))
        (PORT datab (524:524:524) (541:541:541))
        (PORT datac (594:594:594) (551:551:551))
        (PORT datad (369:369:369) (357:357:357))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (617:617:617) (606:606:606))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1053:1053:1053))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1023:1023:1023))
        (PORT d[1] (1933:1933:1933) (1878:1878:1878))
        (PORT d[2] (1371:1371:1371) (1331:1331:1331))
        (PORT d[3] (1322:1322:1322) (1302:1302:1302))
        (PORT d[4] (1366:1366:1366) (1327:1327:1327))
        (PORT d[5] (1560:1560:1560) (1497:1497:1497))
        (PORT d[6] (1422:1422:1422) (1396:1396:1396))
        (PORT d[7] (1396:1396:1396) (1374:1374:1374))
        (PORT d[8] (1959:1959:1959) (1928:1928:1928))
        (PORT d[9] (1994:1994:1994) (1938:1938:1938))
        (PORT d[10] (1366:1366:1366) (1342:1342:1342))
        (PORT d[11] (1684:1684:1684) (1646:1646:1646))
        (PORT d[12] (1335:1335:1335) (1316:1316:1316))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1399:1399:1399))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1938:1938:1938))
        (PORT clk (2243:2243:2243) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1275:1275:1275))
        (PORT d[1] (1276:1276:1276) (1207:1207:1207))
        (PORT d[2] (1342:1342:1342) (1271:1271:1271))
        (PORT d[3] (1266:1266:1266) (1197:1197:1197))
        (PORT d[4] (1330:1330:1330) (1255:1255:1255))
        (PORT d[5] (1611:1611:1611) (1536:1536:1536))
        (PORT d[6] (1320:1320:1320) (1263:1263:1263))
        (PORT d[7] (1381:1381:1381) (1336:1336:1336))
        (PORT d[8] (1276:1276:1276) (1210:1210:1210))
        (PORT d[9] (1321:1321:1321) (1275:1275:1275))
        (PORT d[10] (1398:1398:1398) (1363:1363:1363))
        (PORT d[11] (1402:1402:1402) (1357:1357:1357))
        (PORT d[12] (1352:1352:1352) (1283:1283:1283))
        (PORT clk (2240:2240:2240) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2222:2222:2222))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1692:1692:1692))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2318:2318:2318))
        (PORT d[1] (2573:2573:2573) (2620:2620:2620))
        (PORT d[2] (2340:2340:2340) (2221:2221:2221))
        (PORT d[3] (2337:2337:2337) (2199:2199:2199))
        (PORT d[4] (2449:2449:2449) (2319:2319:2319))
        (PORT d[5] (2039:2039:2039) (2031:2031:2031))
        (PORT d[6] (2407:2407:2407) (2303:2303:2303))
        (PORT d[7] (2041:2041:2041) (2058:2058:2058))
        (PORT d[8] (2546:2546:2546) (2612:2612:2612))
        (PORT d[9] (2224:2224:2224) (2291:2291:2291))
        (PORT d[10] (2592:2592:2592) (2444:2444:2444))
        (PORT d[11] (2051:2051:2051) (2041:2041:2041))
        (PORT d[12] (2708:2708:2708) (2675:2675:2675))
        (PORT clk (2214:2214:2214) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2297:2297:2297))
        (PORT clk (2214:2214:2214) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2401:2401:2401))
        (PORT clk (2219:2219:2219) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2174:2174:2174))
        (PORT d[1] (2043:2043:2043) (1978:1978:1978))
        (PORT d[2] (2066:2066:2066) (2012:2012:2012))
        (PORT d[3] (2036:2036:2036) (1991:1991:1991))
        (PORT d[4] (2074:2074:2074) (1963:1963:1963))
        (PORT d[5] (2071:2071:2071) (2036:2036:2036))
        (PORT d[6] (2099:2099:2099) (2054:2054:2054))
        (PORT d[7] (2102:2102:2102) (2103:2103:2103))
        (PORT d[8] (2060:2060:2060) (2014:2014:2014))
        (PORT d[9] (1899:1899:1899) (1914:1914:1914))
        (PORT d[10] (1778:1778:1778) (1765:1765:1765))
        (PORT d[11] (1984:1984:1984) (1935:1935:1935))
        (PORT d[12] (1699:1699:1699) (1679:1679:1679))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a16\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1015:1015:1015))
        (PORT datab (1017:1017:1017) (1004:1004:1004))
        (PORT datac (1010:1010:1010) (952:952:952))
        (PORT datad (1640:1640:1640) (1589:1589:1589))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2317:2317:2317) (2138:2138:2138))
        (PORT datab (1548:1548:1548) (1431:1431:1431))
        (PORT datac (981:981:981) (973:973:973))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (656:656:656))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (328:328:328))
        (PORT datab (427:427:427) (398:398:398))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (380:380:380))
        (PORT datad (1012:1012:1012) (975:975:975))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (424:424:424))
        (PORT datab (709:709:709) (667:667:667))
        (PORT datac (390:390:390) (371:371:371))
        (PORT datad (784:784:784) (799:799:799))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1928:1928:1928))
        (PORT asdata (602:602:602) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1337:1337:1337))
        (PORT clk (2227:2227:2227) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1332:1332:1332))
        (PORT d[1] (1664:1664:1664) (1607:1607:1607))
        (PORT d[2] (1662:1662:1662) (1622:1622:1622))
        (PORT d[3] (1634:1634:1634) (1603:1603:1603))
        (PORT d[4] (1677:1677:1677) (1636:1636:1636))
        (PORT d[5] (1989:1989:1989) (1949:1949:1949))
        (PORT d[6] (1704:1704:1704) (1686:1686:1686))
        (PORT d[7] (1652:1652:1652) (1623:1623:1623))
        (PORT d[8] (2007:2007:2007) (1962:1962:1962))
        (PORT d[9] (1980:1980:1980) (1927:1927:1927))
        (PORT d[10] (1634:1634:1634) (1611:1611:1611))
        (PORT d[11] (1669:1669:1669) (1640:1640:1640))
        (PORT d[12] (1728:1728:1728) (1703:1703:1703))
        (PORT clk (2224:2224:2224) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1543:1543:1543))
        (PORT clk (2224:2224:2224) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1950:1950:1950))
        (PORT clk (2229:2229:2229) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1583:1583:1583))
        (PORT d[1] (1636:1636:1636) (1556:1556:1556))
        (PORT d[2] (1636:1636:1636) (1554:1554:1554))
        (PORT d[3] (1578:1578:1578) (1492:1492:1492))
        (PORT d[4] (1665:1665:1665) (1580:1580:1580))
        (PORT d[5] (1610:1610:1610) (1546:1546:1546))
        (PORT d[6] (1639:1639:1639) (1546:1546:1546))
        (PORT d[7] (1817:1817:1817) (1719:1719:1719))
        (PORT d[8] (1656:1656:1656) (1573:1573:1573))
        (PORT d[9] (1651:1651:1651) (1569:1569:1569))
        (PORT d[10] (1617:1617:1617) (1555:1555:1555))
        (PORT d[11] (1649:1649:1649) (1568:1568:1568))
        (PORT d[12] (1637:1637:1637) (1553:1553:1553))
        (PORT clk (2226:2226:2226) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a48\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1394:1394:1394))
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1323:1323:1323))
        (PORT d[1] (1654:1654:1654) (1608:1608:1608))
        (PORT d[2] (1621:1621:1621) (1567:1567:1567))
        (PORT d[3] (1943:1943:1943) (1885:1885:1885))
        (PORT d[4] (1971:1971:1971) (1914:1914:1914))
        (PORT d[5] (1945:1945:1945) (1898:1898:1898))
        (PORT d[6] (2001:2001:2001) (1964:1964:1964))
        (PORT d[7] (1975:1975:1975) (1926:1926:1926))
        (PORT d[8] (1975:1975:1975) (1933:1933:1933))
        (PORT d[9] (1972:1972:1972) (1923:1923:1923))
        (PORT d[10] (1660:1660:1660) (1629:1629:1629))
        (PORT d[11] (1655:1655:1655) (1618:1618:1618))
        (PORT d[12] (1761:1761:1761) (1735:1735:1735))
        (PORT clk (2219:2219:2219) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1555:1555:1555))
        (PORT clk (2219:2219:2219) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1940:1940:1940))
        (PORT clk (2224:2224:2224) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1867:1867:1867))
        (PORT d[1] (1946:1946:1946) (1851:1851:1851))
        (PORT d[2] (1953:1953:1953) (1855:1855:1855))
        (PORT d[3] (1973:1973:1973) (1906:1906:1906))
        (PORT d[4] (1973:1973:1973) (1872:1872:1872))
        (PORT d[5] (2020:2020:2020) (1959:1959:1959))
        (PORT d[6] (2010:2010:2010) (1958:1958:1958))
        (PORT d[7] (1961:1961:1961) (1901:1901:1901))
        (PORT d[8] (1948:1948:1948) (1848:1848:1848))
        (PORT d[9] (1980:1980:1980) (1885:1885:1885))
        (PORT d[10] (1646:1646:1646) (1593:1593:1593))
        (PORT d[11] (1764:1764:1764) (1751:1751:1751))
        (PORT d[12] (1728:1728:1728) (1717:1717:1717))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a32\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1371:1371:1371))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1663:1663:1663))
        (PORT d[1] (1970:1970:1970) (1910:1910:1910))
        (PORT d[2] (1977:1977:1977) (1929:1929:1929))
        (PORT d[3] (1977:1977:1977) (1920:1920:1920))
        (PORT d[4] (1972:1972:1972) (1915:1915:1915))
        (PORT d[5] (2029:2029:2029) (1989:1989:1989))
        (PORT d[6] (1987:1987:1987) (1936:1936:1936))
        (PORT d[7] (2020:2020:2020) (1968:1968:1968))
        (PORT d[8] (2011:2011:2011) (1992:1992:1992))
        (PORT d[9] (1942:1942:1942) (1888:1888:1888))
        (PORT d[10] (1958:1958:1958) (1913:1913:1913))
        (PORT d[11] (1975:1975:1975) (1922:1922:1922))
        (PORT d[12] (2011:2011:2011) (1966:1966:1966))
        (PORT clk (2215:2215:2215) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (1950:1950:1950))
        (PORT clk (2215:2215:2215) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1906:1906:1906))
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1637:1637:1637))
        (PORT d[1] (1970:1970:1970) (1864:1864:1864))
        (PORT d[2] (1943:1943:1943) (1846:1846:1846))
        (PORT d[3] (1913:1913:1913) (1836:1836:1836))
        (PORT d[4] (2011:2011:2011) (1909:1909:1909))
        (PORT d[5] (1730:1730:1730) (1688:1688:1688))
        (PORT d[6] (1711:1711:1711) (1677:1677:1677))
        (PORT d[7] (2032:2032:2032) (1973:1973:1973))
        (PORT d[8] (2056:2056:2056) (1972:1972:1972))
        (PORT d[9] (1692:1692:1692) (1656:1656:1656))
        (PORT d[10] (1868:1868:1868) (1773:1773:1773))
        (PORT d[11] (1755:1755:1755) (1697:1697:1697))
        (PORT d[12] (1711:1711:1711) (1701:1701:1701))
        (PORT clk (2217:2217:2217) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a40\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1014:1014:1014))
        (PORT datab (1019:1019:1019) (1007:1007:1007))
        (PORT datac (1259:1259:1259) (1197:1197:1197))
        (PORT datad (1539:1539:1539) (1440:1440:1440))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1063:1063:1063))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1364:1364:1364))
        (PORT d[1] (1629:1629:1629) (1581:1581:1581))
        (PORT d[2] (1679:1679:1679) (1637:1637:1637))
        (PORT d[3] (1637:1637:1637) (1592:1592:1592))
        (PORT d[4] (1674:1674:1674) (1635:1635:1635))
        (PORT d[5] (1647:1647:1647) (1617:1617:1617))
        (PORT d[6] (1663:1663:1663) (1645:1645:1645))
        (PORT d[7] (1706:1706:1706) (1665:1665:1665))
        (PORT d[8] (1653:1653:1653) (1641:1641:1641))
        (PORT d[9] (1634:1634:1634) (1596:1596:1596))
        (PORT d[10] (1707:1707:1707) (1673:1673:1673))
        (PORT d[11] (1648:1648:1648) (1609:1609:1609))
        (PORT d[12] (1732:1732:1732) (1703:1703:1703))
        (PORT clk (2231:2231:2231) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1499:1499:1499))
        (PORT clk (2231:2231:2231) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1916:1916:1916))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1627:1627:1627))
        (PORT d[1] (1638:1638:1638) (1546:1546:1546))
        (PORT d[2] (1646:1646:1646) (1555:1555:1555))
        (PORT d[3] (1597:1597:1597) (1510:1510:1510))
        (PORT d[4] (1682:1682:1682) (1596:1596:1596))
        (PORT d[5] (1635:1635:1635) (1545:1545:1545))
        (PORT d[6] (1589:1589:1589) (1524:1524:1524))
        (PORT d[7] (1655:1655:1655) (1575:1575:1575))
        (PORT d[8] (1682:1682:1682) (1596:1596:1596))
        (PORT d[9] (1609:1609:1609) (1552:1552:1552))
        (PORT d[10] (1572:1572:1572) (1496:1496:1496))
        (PORT d[11] (1411:1411:1411) (1376:1376:1376))
        (PORT d[12] (1569:1569:1569) (1481:1481:1481))
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a56\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1013:1013:1013))
        (PORT datab (1519:1519:1519) (1418:1418:1418))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1199:1199:1199) (1109:1109:1109))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (703:703:703))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1281:1281:1281) (1251:1251:1251))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2078:2078:2078))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1919:1919:1919))
        (PORT d[1] (2288:2288:2288) (2349:2349:2349))
        (PORT d[2] (1744:1744:1744) (1720:1720:1720))
        (PORT d[3] (1945:1945:1945) (1880:1880:1880))
        (PORT d[4] (1690:1690:1690) (1661:1661:1661))
        (PORT d[5] (1713:1713:1713) (1671:1671:1671))
        (PORT d[6] (1647:1647:1647) (1615:1615:1615))
        (PORT d[7] (1611:1611:1611) (1578:1578:1578))
        (PORT d[8] (1709:1709:1709) (1687:1687:1687))
        (PORT d[9] (1678:1678:1678) (1633:1633:1633))
        (PORT d[10] (1947:1947:1947) (1889:1889:1889))
        (PORT d[11] (1683:1683:1683) (1669:1669:1669))
        (PORT d[12] (1558:1558:1558) (1609:1609:1609))
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (1971:1971:1971))
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3202:3202:3202))
        (PORT clk (2225:2225:2225) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1630:1630:1630))
        (PORT d[1] (1737:1737:1737) (1680:1680:1680))
        (PORT d[2] (2022:2022:2022) (1945:1945:1945))
        (PORT d[3] (1735:1735:1735) (1671:1671:1671))
        (PORT d[4] (1608:1608:1608) (1537:1537:1537))
        (PORT d[5] (1598:1598:1598) (1508:1508:1508))
        (PORT d[6] (1648:1648:1648) (1577:1577:1577))
        (PORT d[7] (1626:1626:1626) (1555:1555:1555))
        (PORT d[8] (1675:1675:1675) (1606:1606:1606))
        (PORT d[9] (1642:1642:1642) (1569:1569:1569))
        (PORT d[10] (1650:1650:1650) (1581:1581:1581))
        (PORT d[11] (1838:1838:1838) (1727:1727:1727))
        (PORT d[12] (1708:1708:1708) (1641:1641:1641))
        (PORT clk (2222:2222:2222) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a1\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2417:2417:2417))
        (PORT clk (2215:2215:2215) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2266:2266:2266))
        (PORT d[1] (2640:2640:2640) (2693:2693:2693))
        (PORT d[2] (2326:2326:2326) (2198:2198:2198))
        (PORT d[3] (2378:2378:2378) (2352:2352:2352))
        (PORT d[4] (2372:2372:2372) (2258:2258:2258))
        (PORT d[5] (2724:2724:2724) (2679:2679:2679))
        (PORT d[6] (2285:2285:2285) (2361:2361:2361))
        (PORT d[7] (2412:2412:2412) (2288:2288:2288))
        (PORT d[8] (2629:2629:2629) (2697:2697:2697))
        (PORT d[9] (2421:2421:2421) (2439:2439:2439))
        (PORT d[10] (2568:2568:2568) (2483:2483:2483))
        (PORT d[11] (2660:2660:2660) (2523:2523:2523))
        (PORT d[12] (1929:1929:1929) (1973:1973:1973))
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1596:1596:1596))
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2441:2441:2441))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1548:1548:1548))
        (PORT d[1] (1762:1762:1762) (1751:1751:1751))
        (PORT d[2] (2045:2045:2045) (2007:2007:2007))
        (PORT d[3] (1985:1985:1985) (1961:1961:1961))
        (PORT d[4] (1756:1756:1756) (1731:1731:1731))
        (PORT d[5] (1822:1822:1822) (1826:1826:1826))
        (PORT d[6] (2076:2076:2076) (2046:2046:2046))
        (PORT d[7] (1485:1485:1485) (1477:1477:1477))
        (PORT d[8] (1951:1951:1951) (1860:1860:1860))
        (PORT d[9] (1707:1707:1707) (1663:1663:1663))
        (PORT d[10] (1749:1749:1749) (1719:1719:1719))
        (PORT d[11] (1824:1824:1824) (1808:1808:1808))
        (PORT d[12] (1499:1499:1499) (1494:1494:1494))
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a17\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2197:2197:2197))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1334:1334:1334))
        (PORT datab (1047:1047:1047) (982:982:982))
        (PORT datac (1644:1644:1644) (1497:1497:1497))
        (PORT datad (1313:1313:1313) (1296:1296:1296))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2366:2366:2366))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2300:2300:2300))
        (PORT d[1] (2641:2641:2641) (2692:2692:2692))
        (PORT d[2] (2339:2339:2339) (2220:2220:2220))
        (PORT d[3] (2356:2356:2356) (2323:2323:2323))
        (PORT d[4] (2709:2709:2709) (2574:2574:2574))
        (PORT d[5] (2452:2452:2452) (2430:2430:2430))
        (PORT d[6] (2323:2323:2323) (2399:2399:2399))
        (PORT d[7] (2083:2083:2083) (2094:2094:2094))
        (PORT d[8] (2288:2288:2288) (2358:2358:2358))
        (PORT d[9] (2167:2167:2167) (2209:2209:2209))
        (PORT d[10] (2356:2356:2356) (2237:2237:2237))
        (PORT d[11] (2629:2629:2629) (2484:2484:2484))
        (PORT d[12] (1918:1918:1918) (1960:1960:1960))
        (PORT clk (2214:2214:2214) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2058:2058:2058))
        (PORT clk (2214:2214:2214) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2743:2743:2743))
        (PORT clk (2219:2219:2219) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1522:1522:1522))
        (PORT d[1] (1784:1784:1784) (1769:1769:1769))
        (PORT d[2] (1966:1966:1966) (1916:1916:1916))
        (PORT d[3] (2009:2009:2009) (1934:1934:1934))
        (PORT d[4] (1739:1739:1739) (1717:1717:1717))
        (PORT d[5] (1830:1830:1830) (1834:1834:1834))
        (PORT d[6] (2050:2050:2050) (1995:1995:1995))
        (PORT d[7] (1451:1451:1451) (1446:1446:1446))
        (PORT d[8] (1675:1675:1675) (1632:1632:1632))
        (PORT d[9] (1677:1677:1677) (1627:1627:1627))
        (PORT d[10] (1710:1710:1710) (1681:1681:1681))
        (PORT d[11] (1802:1802:1802) (1779:1779:1779))
        (PORT d[12] (1523:1523:1523) (1517:1517:1517))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a9\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1212:1212:1212))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1616:1616:1616) (1460:1460:1460))
        (PORT datad (1312:1312:1312) (1294:1294:1294))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1787:1787:1787))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1844:1844:1844))
        (PORT d[1] (1889:1889:1889) (1830:1830:1830))
        (PORT d[2] (2029:2029:2029) (1992:1992:1992))
        (PORT d[3] (1906:1906:1906) (1836:1836:1836))
        (PORT d[4] (1674:1674:1674) (1644:1644:1644))
        (PORT d[5] (1704:1704:1704) (1665:1665:1665))
        (PORT d[6] (1640:1640:1640) (1607:1607:1607))
        (PORT d[7] (1626:1626:1626) (1600:1600:1600))
        (PORT d[8] (1667:1667:1667) (1629:1629:1629))
        (PORT d[9] (1646:1646:1646) (1600:1600:1600))
        (PORT d[10] (2008:2008:2008) (1977:1977:1977))
        (PORT d[11] (1589:1589:1589) (1545:1545:1545))
        (PORT d[12] (1568:1568:1568) (1617:1617:1617))
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1676:1676:1676))
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3187:3187:3187))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1655:1655:1655))
        (PORT d[1] (1756:1756:1756) (1705:1705:1705))
        (PORT d[2] (1751:1751:1751) (1690:1690:1690))
        (PORT d[3] (1698:1698:1698) (1627:1627:1627))
        (PORT d[4] (1647:1647:1647) (1577:1577:1577))
        (PORT d[5] (1590:1590:1590) (1503:1503:1503))
        (PORT d[6] (1692:1692:1692) (1624:1624:1624))
        (PORT d[7] (1620:1620:1620) (1557:1557:1557))
        (PORT d[8] (1706:1706:1706) (1637:1637:1637))
        (PORT d[9] (1602:1602:1602) (1531:1531:1531))
        (PORT d[10] (1595:1595:1595) (1511:1511:1511))
        (PORT d[11] (1554:1554:1554) (1467:1467:1467))
        (PORT d[12] (1694:1694:1694) (1626:1626:1626))
        (PORT clk (2225:2225:2225) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a33\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1671:1671:1671))
        (PORT clk (2240:2240:2240) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (1965:1965:1965))
        (PORT d[1] (1920:1920:1920) (1861:1861:1861))
        (PORT d[2] (1338:1338:1338) (1319:1319:1319))
        (PORT d[3] (1623:1623:1623) (1582:1582:1582))
        (PORT d[4] (1734:1734:1734) (1711:1711:1711))
        (PORT d[5] (1388:1388:1388) (1356:1356:1356))
        (PORT d[6] (1683:1683:1683) (1649:1649:1649))
        (PORT d[7] (1664:1664:1664) (1627:1627:1627))
        (PORT d[8] (1355:1355:1355) (1346:1346:1346))
        (PORT d[9] (1604:1604:1604) (1563:1563:1563))
        (PORT d[10] (1376:1376:1376) (1355:1355:1355))
        (PORT d[11] (1328:1328:1328) (1314:1314:1314))
        (PORT d[12] (1887:1887:1887) (1925:1925:1925))
        (PORT clk (2237:2237:2237) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1668:1668:1668))
        (PORT clk (2237:2237:2237) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3484:3484:3484))
        (PORT clk (2242:2242:2242) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1060:1060:1060))
        (PORT d[1] (1059:1059:1059) (1026:1026:1026))
        (PORT d[2] (1024:1024:1024) (981:981:981))
        (PORT d[3] (1038:1038:1038) (980:980:980))
        (PORT d[4] (1012:1012:1012) (971:971:971))
        (PORT d[5] (958:958:958) (905:905:905))
        (PORT d[6] (1022:1022:1022) (982:982:982))
        (PORT d[7] (1032:1032:1032) (1007:1007:1007))
        (PORT d[8] (940:940:940) (881:881:881))
        (PORT d[9] (936:936:936) (878:878:878))
        (PORT d[10] (1023:1023:1023) (983:983:983))
        (PORT d[11] (1305:1305:1305) (1228:1228:1228))
        (PORT d[12] (1027:1027:1027) (979:979:979))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a41\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2221:2221:2221))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1333:1333:1333))
        (PORT datab (947:947:947) (866:866:866))
        (PORT datac (674:674:674) (633:633:633))
        (PORT datad (1316:1316:1316) (1298:1298:1298))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2411:2411:2411))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2324:2324:2324))
        (PORT d[1] (2635:2635:2635) (2705:2705:2705))
        (PORT d[2] (2346:2346:2346) (2212:2212:2212))
        (PORT d[3] (2453:2453:2453) (2330:2330:2330))
        (PORT d[4] (2450:2450:2450) (2444:2444:2444))
        (PORT d[5] (2784:2784:2784) (2749:2749:2749))
        (PORT d[6] (2282:2282:2282) (2354:2354:2354))
        (PORT d[7] (2096:2096:2096) (2098:2098:2098))
        (PORT d[8] (2265:2265:2265) (2351:2351:2351))
        (PORT d[9] (2123:2123:2123) (2173:2173:2173))
        (PORT d[10] (2318:2318:2318) (2192:2192:2192))
        (PORT d[11] (2349:2349:2349) (2225:2225:2225))
        (PORT d[12] (1944:1944:1944) (1990:1990:1990))
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2181:2181:2181))
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3054:3054:3054))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1489:1489:1489))
        (PORT d[1] (1856:1856:1856) (1840:1840:1840))
        (PORT d[2] (1911:1911:1911) (1840:1840:1840))
        (PORT d[3] (2013:2013:2013) (1999:1999:1999))
        (PORT d[4] (1775:1775:1775) (1762:1762:1762))
        (PORT d[5] (1954:1954:1954) (1788:1788:1788))
        (PORT d[6] (1977:1977:1977) (1913:1913:1913))
        (PORT d[7] (1432:1432:1432) (1437:1437:1437))
        (PORT d[8] (1814:1814:1814) (1799:1799:1799))
        (PORT d[9] (1386:1386:1386) (1364:1364:1364))
        (PORT d[10] (1691:1691:1691) (1655:1655:1655))
        (PORT d[11] (1798:1798:1798) (1770:1770:1770))
        (PORT d[12] (1432:1432:1432) (1422:1422:1422))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a57\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1299:1299:1299))
        (PORT clk (2228:2228:2228) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2260:2260:2260))
        (PORT d[1] (2572:2572:2572) (2397:2397:2397))
        (PORT d[2] (2036:2036:2036) (1933:1933:1933))
        (PORT d[3] (2419:2419:2419) (2299:2299:2299))
        (PORT d[4] (1673:1673:1673) (1563:1563:1563))
        (PORT d[5] (2383:2383:2383) (2369:2369:2369))
        (PORT d[6] (2230:2230:2230) (2280:2280:2280))
        (PORT d[7] (2539:2539:2539) (2489:2489:2489))
        (PORT d[8] (2617:2617:2617) (2692:2692:2692))
        (PORT d[9] (2475:2475:2475) (2511:2511:2511))
        (PORT d[10] (2333:2333:2333) (2296:2296:2296))
        (PORT d[11] (1958:1958:1958) (1944:1944:1944))
        (PORT d[12] (2316:2316:2316) (2183:2183:2183))
        (PORT clk (2225:2225:2225) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1663:1663:1663))
        (PORT clk (2225:2225:2225) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1448:1448:1448))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1917:1917:1917))
        (PORT d[1] (1945:1945:1945) (1874:1874:1874))
        (PORT d[2] (1719:1719:1719) (1675:1675:1675))
        (PORT d[3] (1903:1903:1903) (1826:1826:1826))
        (PORT d[4] (1978:1978:1978) (1911:1911:1911))
        (PORT d[5] (1767:1767:1767) (1759:1759:1759))
        (PORT d[6] (1767:1767:1767) (1738:1738:1738))
        (PORT d[7] (2030:2030:2030) (1996:1996:1996))
        (PORT d[8] (1831:1831:1831) (1823:1823:1823))
        (PORT d[9] (1743:1743:1743) (1725:1725:1725))
        (PORT d[10] (1644:1644:1644) (1601:1601:1601))
        (PORT d[11] (1709:1709:1709) (1681:1681:1681))
        (PORT d[12] (1495:1495:1495) (1509:1509:1509))
        (PORT clk (2227:2227:2227) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a49\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1334:1334:1334))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1698:1698:1698) (1541:1541:1541))
        (PORT datad (1548:1548:1548) (1484:1484:1484))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1277:1277:1277) (1252:1252:1252))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1150:1150:1150) (1070:1070:1070))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1533:1533:1533))
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2263:2263:2263))
        (PORT d[1] (2415:2415:2415) (2294:2294:2294))
        (PORT d[2] (1981:1981:1981) (1865:1865:1865))
        (PORT d[3] (2387:2387:2387) (2268:2268:2268))
        (PORT d[4] (2301:2301:2301) (2157:2157:2157))
        (PORT d[5] (2435:2435:2435) (2420:2420:2420))
        (PORT d[6] (1899:1899:1899) (1962:1962:1962))
        (PORT d[7] (2218:2218:2218) (2163:2163:2163))
        (PORT d[8] (1885:1885:1885) (1846:1846:1846))
        (PORT d[9] (2215:2215:2215) (2259:2259:2259))
        (PORT d[10] (2314:2314:2314) (2279:2279:2279))
        (PORT d[11] (1982:1982:1982) (1968:1968:1968))
        (PORT d[12] (2253:2253:2253) (2125:2125:2125))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2038:2038:2038))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1389:1389:1389))
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1679:1679:1679))
        (PORT d[1] (1719:1719:1719) (1572:1572:1572))
        (PORT d[2] (1715:1715:1715) (1673:1673:1673))
        (PORT d[3] (1721:1721:1721) (1580:1580:1580))
        (PORT d[4] (1786:1786:1786) (1649:1649:1649))
        (PORT d[5] (1723:1723:1723) (1601:1601:1601))
        (PORT d[6] (1381:1381:1381) (1353:1353:1353))
        (PORT d[7] (1711:1711:1711) (1688:1688:1688))
        (PORT d[8] (1744:1744:1744) (1609:1609:1609))
        (PORT d[9] (1719:1719:1719) (1604:1604:1604))
        (PORT d[10] (1426:1426:1426) (1437:1437:1437))
        (PORT d[11] (1729:1729:1729) (1605:1605:1605))
        (PORT d[12] (1486:1486:1486) (1503:1503:1503))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a58\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (737:737:737))
        (PORT datab (402:402:402) (397:397:397))
        (PORT datac (591:591:591) (548:548:548))
        (PORT datad (371:371:371) (350:350:350))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (631:631:631) (625:625:625))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1546:1546:1546))
        (PORT clk (2233:2233:2233) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1944:1944:1944))
        (PORT d[1] (2247:2247:2247) (2121:2121:2121))
        (PORT d[2] (2019:2019:2019) (1900:1900:1900))
        (PORT d[3] (2035:2035:2035) (1920:1920:1920))
        (PORT d[4] (2504:2504:2504) (2402:2402:2402))
        (PORT d[5] (2019:2019:2019) (1914:1914:1914))
        (PORT d[6] (2215:2215:2215) (2257:2257:2257))
        (PORT d[7] (1978:1978:1978) (1965:1965:1965))
        (PORT d[8] (2541:2541:2541) (2602:2602:2602))
        (PORT d[9] (2364:2364:2364) (2362:2362:2362))
        (PORT d[10] (2346:2346:2346) (2195:2195:2195))
        (PORT d[11] (2464:2464:2464) (2381:2381:2381))
        (PORT d[12] (2349:2349:2349) (2248:2248:2248))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2033:2033:2033))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1099:1099:1099))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2014:2014:2014))
        (PORT d[1] (2020:2020:2020) (1946:1946:1946))
        (PORT d[2] (1752:1752:1752) (1719:1719:1719))
        (PORT d[3] (1993:1993:1993) (1844:1844:1844))
        (PORT d[4] (2069:2069:2069) (1922:1922:1922))
        (PORT d[5] (1751:1751:1751) (1720:1720:1720))
        (PORT d[6] (1638:1638:1638) (1590:1590:1590))
        (PORT d[7] (2105:2105:2105) (2071:2071:2071))
        (PORT d[8] (1840:1840:1840) (1845:1845:1845))
        (PORT d[9] (1746:1746:1746) (1719:1719:1719))
        (PORT d[10] (1765:1765:1765) (1762:1762:1762))
        (PORT d[11] (1685:1685:1685) (1642:1642:1642))
        (PORT d[12] (1500:1500:1500) (1511:1511:1511))
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a50\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1651:1651:1651) (1590:1590:1590))
        (PORT datac (1592:1592:1592) (1570:1570:1570))
        (PORT datad (1774:1774:1774) (1677:1677:1677))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1806:1806:1806))
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1652:1652:1652))
        (PORT d[1] (2350:2350:2350) (2292:2292:2292))
        (PORT d[2] (1396:1396:1396) (1387:1387:1387))
        (PORT d[3] (1388:1388:1388) (1370:1370:1370))
        (PORT d[4] (1397:1397:1397) (1380:1380:1380))
        (PORT d[5] (1642:1642:1642) (1580:1580:1580))
        (PORT d[6] (1663:1663:1663) (1624:1624:1624))
        (PORT d[7] (1334:1334:1334) (1307:1307:1307))
        (PORT d[8] (1376:1376:1376) (1368:1368:1368))
        (PORT d[9] (1289:1289:1289) (1264:1264:1264))
        (PORT d[10] (1397:1397:1397) (1378:1378:1378))
        (PORT d[11] (1274:1274:1274) (1251:1251:1251))
        (PORT d[12] (1640:1640:1640) (1605:1605:1605))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1643:1643:1643))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3838:3838:3838))
        (PORT clk (2244:2244:2244) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1402:1402:1402))
        (PORT d[1] (1605:1605:1605) (1508:1508:1508))
        (PORT d[2] (1687:1687:1687) (1611:1611:1611))
        (PORT d[3] (1414:1414:1414) (1357:1357:1357))
        (PORT d[4] (1610:1610:1610) (1539:1539:1539))
        (PORT d[5] (1264:1264:1264) (1200:1200:1200))
        (PORT d[6] (1280:1280:1280) (1205:1205:1205))
        (PORT d[7] (1318:1318:1318) (1271:1271:1271))
        (PORT d[8] (1286:1286:1286) (1211:1211:1211))
        (PORT d[9] (1367:1367:1367) (1309:1309:1309))
        (PORT d[10] (1303:1303:1303) (1232:1232:1232))
        (PORT d[11] (1451:1451:1451) (1351:1351:1351))
        (PORT d[12] (1299:1299:1299) (1250:1250:1250))
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a18\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2223:2223:2223))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (1840:1840:1840))
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2127:2127:2127))
        (PORT d[1] (2427:2427:2427) (2309:2309:2309))
        (PORT d[2] (2343:2343:2343) (2211:2211:2211))
        (PORT d[3] (2353:2353:2353) (2237:2237:2237))
        (PORT d[4] (2294:2294:2294) (2261:2261:2261))
        (PORT d[5] (2331:2331:2331) (2213:2213:2213))
        (PORT d[6] (2474:2474:2474) (2334:2334:2334))
        (PORT d[7] (2345:2345:2345) (2237:2237:2237))
        (PORT d[8] (2437:2437:2437) (2325:2325:2325))
        (PORT d[9] (1867:1867:1867) (1917:1917:1917))
        (PORT d[10] (2600:2600:2600) (2524:2524:2524))
        (PORT d[11] (2263:2263:2263) (2225:2225:2225))
        (PORT d[12] (2691:2691:2691) (2541:2541:2541))
        (PORT clk (2216:2216:2216) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (1969:1969:1969))
        (PORT clk (2216:2216:2216) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (715:715:715))
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2065:2065:2065))
        (PORT d[1] (2051:2051:2051) (2001:2001:2001))
        (PORT d[2] (2080:2080:2080) (2033:2033:2033))
        (PORT d[3] (2087:2087:2087) (1965:1965:1965))
        (PORT d[4] (2063:2063:2063) (2020:2020:2020))
        (PORT d[5] (2023:2023:2023) (1991:1991:1991))
        (PORT d[6] (1997:1997:1997) (1935:1935:1935))
        (PORT d[7] (2095:2095:2095) (2093:2093:2093))
        (PORT d[8] (2033:2033:2033) (1986:1986:1986))
        (PORT d[9] (1803:1803:1803) (1788:1788:1788))
        (PORT d[10] (1832:1832:1832) (1841:1841:1841))
        (PORT d[11] (1725:1725:1725) (1699:1699:1699))
        (PORT d[12] (1563:1563:1563) (1576:1576:1576))
        (PORT clk (2218:2218:2218) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a2\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1265:1265:1265))
        (PORT datab (906:906:906) (817:817:817))
        (PORT datac (1600:1600:1600) (1580:1580:1580))
        (PORT datad (1976:1976:1976) (1817:1817:1817))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2028:2028:2028))
        (PORT clk (2219:2219:2219) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1920:1920:1920))
        (PORT d[1] (2288:2288:2288) (2350:2350:2350))
        (PORT d[2] (1698:1698:1698) (1673:1673:1673))
        (PORT d[3] (1918:1918:1918) (1846:1846:1846))
        (PORT d[4] (1750:1750:1750) (1720:1720:1720))
        (PORT d[5] (1720:1720:1720) (1679:1679:1679))
        (PORT d[6] (1974:1974:1974) (1916:1916:1916))
        (PORT d[7] (1932:1932:1932) (1876:1876:1876))
        (PORT d[8] (1719:1719:1719) (1679:1679:1679))
        (PORT d[9] (1961:1961:1961) (1903:1903:1903))
        (PORT d[10] (1654:1654:1654) (1621:1621:1621))
        (PORT d[11] (1605:1605:1605) (1563:1563:1563))
        (PORT d[12] (1597:1597:1597) (1650:1650:1650))
        (PORT clk (2216:2216:2216) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2007:2007:2007))
        (PORT clk (2216:2216:2216) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2836:2836:2836))
        (PORT clk (2221:2221:2221) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1663:1663:1663))
        (PORT d[1] (1729:1729:1729) (1673:1673:1673))
        (PORT d[2] (2034:2034:2034) (1956:1956:1956))
        (PORT d[3] (2024:2024:2024) (1935:1935:1935))
        (PORT d[4] (1708:1708:1708) (1653:1653:1653))
        (PORT d[5] (1652:1652:1652) (1589:1589:1589))
        (PORT d[6] (1951:1951:1951) (1877:1877:1877))
        (PORT d[7] (1789:1789:1789) (1795:1795:1795))
        (PORT d[8] (1816:1816:1816) (1700:1700:1700))
        (PORT d[9] (1610:1610:1610) (1539:1539:1539))
        (PORT d[10] (1600:1600:1600) (1532:1532:1532))
        (PORT d[11] (1859:1859:1859) (1743:1743:1743))
        (PORT d[12] (1677:1677:1677) (1611:1611:1611))
        (PORT clk (2218:2218:2218) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1095:1095:1095))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1771:1771:1771) (1645:1645:1645))
        (PORT datad (1252:1252:1252) (1229:1229:1229))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1204:1204:1204))
        (PORT datab (1336:1336:1336) (1297:1297:1297))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2188:2188:2188))
        (PORT clk (2237:2237:2237) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1947:1947:1947))
        (PORT d[1] (1940:1940:1940) (1883:1883:1883))
        (PORT d[2] (1729:1729:1729) (1701:1701:1701))
        (PORT d[3] (1603:1603:1603) (1550:1550:1550))
        (PORT d[4] (1360:1360:1360) (1344:1344:1344))
        (PORT d[5] (1359:1359:1359) (1327:1327:1327))
        (PORT d[6] (1694:1694:1694) (1658:1658:1658))
        (PORT d[7] (1276:1276:1276) (1253:1253:1253))
        (PORT d[8] (1347:1347:1347) (1321:1321:1321))
        (PORT d[9] (1284:1284:1284) (1256:1256:1256))
        (PORT d[10] (1629:1629:1629) (1583:1583:1583))
        (PORT d[11] (1343:1343:1343) (1335:1335:1335))
        (PORT d[12] (1580:1580:1580) (1628:1628:1628))
        (PORT clk (2234:2234:2234) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1604:1604:1604))
        (PORT clk (2234:2234:2234) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3511:3511:3511))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1335:1335:1335))
        (PORT d[1] (1382:1382:1382) (1325:1325:1325))
        (PORT d[2] (1362:1362:1362) (1297:1297:1297))
        (PORT d[3] (1411:1411:1411) (1352:1352:1352))
        (PORT d[4] (1306:1306:1306) (1251:1251:1251))
        (PORT d[5] (1331:1331:1331) (1276:1276:1276))
        (PORT d[6] (1675:1675:1675) (1613:1613:1613))
        (PORT d[7] (1600:1600:1600) (1521:1521:1521))
        (PORT d[8] (1310:1310:1310) (1245:1245:1245))
        (PORT d[9] (1342:1342:1342) (1280:1280:1280))
        (PORT d[10] (1303:1303:1303) (1228:1228:1228))
        (PORT d[11] (1565:1565:1565) (1457:1457:1457))
        (PORT d[12] (1337:1337:1337) (1283:1283:1283))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a51\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2500:2500:2500))
        (PORT clk (2190:2190:2190) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2112:2112:2112))
        (PORT d[1] (2451:2451:2451) (2440:2440:2440))
        (PORT d[2] (2069:2069:2069) (2032:2032:2032))
        (PORT d[3] (2552:2552:2552) (2455:2455:2455))
        (PORT d[4] (2078:2078:2078) (2044:2044:2044))
        (PORT d[5] (2383:2383:2383) (2323:2323:2323))
        (PORT d[6] (2046:2046:2046) (2035:2035:2035))
        (PORT d[7] (1964:1964:1964) (1906:1906:1906))
        (PORT d[8] (1989:1989:1989) (1932:1932:1932))
        (PORT d[9] (2003:2003:2003) (1940:1940:1940))
        (PORT d[10] (2252:2252:2252) (2174:2174:2174))
        (PORT d[11] (2005:2005:2005) (1976:1976:1976))
        (PORT d[12] (2334:2334:2334) (2288:2288:2288))
        (PORT clk (2187:2187:2187) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2068:2068:2068))
        (PORT clk (2187:2187:2187) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3669:3669:3669))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2483:2483:2483))
        (PORT clk (2192:2192:2192) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1849:1849:1849))
        (PORT d[1] (1964:1964:1964) (1882:1882:1882))
        (PORT d[2] (1985:1985:1985) (1920:1920:1920))
        (PORT d[3] (2361:2361:2361) (2263:2263:2263))
        (PORT d[4] (2095:2095:2095) (2053:2053:2053))
        (PORT d[5] (1807:1807:1807) (1801:1801:1801))
        (PORT d[6] (1877:1877:1877) (1894:1894:1894))
        (PORT d[7] (2015:2015:2015) (1953:1953:1953))
        (PORT d[8] (1932:1932:1932) (1860:1860:1860))
        (PORT d[9] (1650:1650:1650) (1609:1609:1609))
        (PORT d[10] (1930:1930:1930) (1831:1831:1831))
        (PORT d[11] (1565:1565:1565) (1498:1498:1498))
        (PORT d[12] (1812:1812:1812) (1734:1734:1734))
        (PORT clk (2189:2189:2189) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3670:3670:3670))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a59\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (594:594:594))
        (PORT datab (402:402:402) (387:387:387))
        (PORT datac (1280:1280:1280) (1211:1211:1211))
        (PORT datad (1302:1302:1302) (1291:1291:1291))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1048:1048:1048))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1344:1344:1344))
        (PORT d[1] (1618:1618:1618) (1574:1574:1574))
        (PORT d[2] (1326:1326:1326) (1300:1300:1300))
        (PORT d[3] (1318:1318:1318) (1302:1302:1302))
        (PORT d[4] (1318:1318:1318) (1280:1280:1280))
        (PORT d[5] (1285:1285:1285) (1262:1262:1262))
        (PORT d[6] (1356:1356:1356) (1333:1333:1333))
        (PORT d[7] (1399:1399:1399) (1375:1375:1375))
        (PORT d[8] (1361:1361:1361) (1337:1337:1337))
        (PORT d[9] (1352:1352:1352) (1330:1330:1330))
        (PORT d[10] (1356:1356:1356) (1334:1334:1334))
        (PORT d[11] (1615:1615:1615) (1578:1578:1578))
        (PORT d[12] (1357:1357:1357) (1335:1335:1335))
        (PORT clk (2247:2247:2247) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1403:1403:1403))
        (PORT clk (2247:2247:2247) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1929:1929:1929))
        (PORT clk (2252:2252:2252) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1529:1529:1529))
        (PORT d[1] (1310:1310:1310) (1242:1242:1242))
        (PORT d[2] (1337:1337:1337) (1271:1271:1271))
        (PORT d[3] (990:990:990) (947:947:947))
        (PORT d[4] (1270:1270:1270) (1204:1204:1204))
        (PORT d[5] (1305:1305:1305) (1246:1246:1246))
        (PORT d[6] (1351:1351:1351) (1283:1283:1283))
        (PORT d[7] (1374:1374:1374) (1318:1318:1318))
        (PORT d[8] (1364:1364:1364) (1309:1309:1309))
        (PORT d[9] (1530:1530:1530) (1449:1449:1449))
        (PORT d[10] (1371:1371:1371) (1328:1328:1328))
        (PORT d[11] (1109:1109:1109) (1092:1092:1092))
        (PORT d[12] (1310:1310:1310) (1278:1278:1278))
        (PORT clk (2249:2249:2249) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a11\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2231:2231:2231))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1473:1473:1473))
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1367:1367:1367))
        (PORT d[1] (1645:1645:1645) (1598:1598:1598))
        (PORT d[2] (1687:1687:1687) (1647:1647:1647))
        (PORT d[3] (1678:1678:1678) (1640:1640:1640))
        (PORT d[4] (1665:1665:1665) (1632:1632:1632))
        (PORT d[5] (1975:1975:1975) (1933:1933:1933))
        (PORT d[6] (1703:1703:1703) (1686:1686:1686))
        (PORT d[7] (1634:1634:1634) (1595:1595:1595))
        (PORT d[8] (1988:1988:1988) (1965:1965:1965))
        (PORT d[9] (1709:1709:1709) (1671:1671:1671))
        (PORT d[10] (1628:1628:1628) (1605:1605:1605))
        (PORT d[11] (1666:1666:1666) (1633:1633:1633))
        (PORT d[12] (1682:1682:1682) (1662:1662:1662))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1488:1488:1488))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (1957:1957:1957))
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1530:1530:1530))
        (PORT d[1] (1635:1635:1635) (1555:1555:1555))
        (PORT d[2] (1610:1610:1610) (1528:1528:1528))
        (PORT d[3] (1603:1603:1603) (1527:1527:1527))
        (PORT d[4] (1664:1664:1664) (1579:1579:1579))
        (PORT d[5] (1662:1662:1662) (1577:1577:1577))
        (PORT d[6] (1622:1622:1622) (1557:1557:1557))
        (PORT d[7] (1730:1730:1730) (1692:1692:1692))
        (PORT d[8] (1716:1716:1716) (1640:1640:1640))
        (PORT d[9] (1616:1616:1616) (1561:1561:1561))
        (PORT d[10] (1611:1611:1611) (1528:1528:1528))
        (PORT d[11] (1462:1462:1462) (1426:1426:1426))
        (PORT d[12] (1664:1664:1664) (1577:1577:1577))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a27\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1360:1360:1360) (1332:1332:1332))
        (PORT datac (1507:1507:1507) (1396:1396:1396))
        (PORT datad (1748:1748:1748) (1627:1627:1627))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1277:1277:1277) (1252:1252:1252))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1150:1150:1150) (1071:1071:1071))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1731:1731:1731))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1586:1586:1586))
        (PORT d[1] (1618:1618:1618) (1560:1560:1560))
        (PORT d[2] (1929:1929:1929) (1852:1852:1852))
        (PORT d[3] (1619:1619:1619) (1567:1567:1567))
        (PORT d[4] (1438:1438:1438) (1427:1427:1427))
        (PORT d[5] (1382:1382:1382) (1354:1354:1354))
        (PORT d[6] (1370:1370:1370) (1345:1345:1345))
        (PORT d[7] (1313:1313:1313) (1294:1294:1294))
        (PORT d[8] (1377:1377:1377) (1372:1372:1372))
        (PORT d[9] (1655:1655:1655) (1606:1606:1606))
        (PORT d[10] (1338:1338:1338) (1321:1321:1321))
        (PORT d[11] (1394:1394:1394) (1383:1383:1383))
        (PORT d[12] (1362:1362:1362) (1343:1343:1343))
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1751:1751:1751))
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3166:3166:3166))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1343:1343:1343))
        (PORT d[1] (1396:1396:1396) (1354:1354:1354))
        (PORT d[2] (1703:1703:1703) (1640:1640:1640))
        (PORT d[3] (1411:1411:1411) (1349:1349:1349))
        (PORT d[4] (1391:1391:1391) (1353:1353:1353))
        (PORT d[5] (1339:1339:1339) (1284:1284:1284))
        (PORT d[6] (1377:1377:1377) (1327:1327:1327))
        (PORT d[7] (1620:1620:1620) (1555:1555:1555))
        (PORT d[8] (1320:1320:1320) (1256:1256:1256))
        (PORT d[9] (1274:1274:1274) (1219:1219:1219))
        (PORT d[10] (1297:1297:1297) (1246:1246:1246))
        (PORT d[11] (1608:1608:1608) (1528:1528:1528))
        (PORT d[12] (1402:1402:1402) (1347:1347:1347))
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a52\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1350:1350:1350))
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2251:2251:2251))
        (PORT d[1] (2441:2441:2441) (2318:2318:2318))
        (PORT d[2] (1738:1738:1738) (1653:1653:1653))
        (PORT d[3] (2444:2444:2444) (2323:2323:2323))
        (PORT d[4] (1820:1820:1820) (1727:1727:1727))
        (PORT d[5] (2429:2429:2429) (2413:2413:2413))
        (PORT d[6] (2251:2251:2251) (2297:2297:2297))
        (PORT d[7] (1936:1936:1936) (1909:1909:1909))
        (PORT d[8] (2593:2593:2593) (2669:2669:2669))
        (PORT d[9] (2194:2194:2194) (2263:2263:2263))
        (PORT d[10] (1966:1966:1966) (1940:1940:1940))
        (PORT d[11] (1944:1944:1944) (1932:1932:1932))
        (PORT d[12] (1857:1857:1857) (1768:1768:1768))
        (PORT clk (2227:2227:2227) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1821:1821:1821))
        (PORT clk (2227:2227:2227) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1421:1421:1421))
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1962:1962:1962))
        (PORT d[1] (1999:1999:1999) (1924:1924:1924))
        (PORT d[2] (1730:1730:1730) (1685:1685:1685))
        (PORT d[3] (1995:1995:1995) (1948:1948:1948))
        (PORT d[4] (1903:1903:1903) (1746:1746:1746))
        (PORT d[5] (1715:1715:1715) (1679:1679:1679))
        (PORT d[6] (1688:1688:1688) (1642:1642:1642))
        (PORT d[7] (1995:1995:1995) (1961:1961:1961))
        (PORT d[8] (1853:1853:1853) (1853:1853:1853))
        (PORT d[9] (1822:1822:1822) (1828:1828:1828))
        (PORT d[10] (1702:1702:1702) (1674:1674:1674))
        (PORT d[11] (1712:1712:1712) (1685:1685:1685))
        (PORT d[12] (1480:1480:1480) (1493:1493:1493))
        (PORT clk (2229:2229:2229) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a60\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (772:772:772))
        (PORT datab (1215:1215:1215) (1111:1111:1111))
        (PORT datac (736:736:736) (748:748:748))
        (PORT datad (1312:1312:1312) (1273:1273:1273))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2457:2457:2457))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2285:2285:2285))
        (PORT d[1] (2608:2608:2608) (2660:2660:2660))
        (PORT d[2] (2689:2689:2689) (2541:2541:2541))
        (PORT d[3] (2365:2365:2365) (2342:2342:2342))
        (PORT d[4] (2673:2673:2673) (2537:2537:2537))
        (PORT d[5] (2358:2358:2358) (2315:2315:2315))
        (PORT d[6] (2269:2269:2269) (2345:2345:2345))
        (PORT d[7] (2371:2371:2371) (2247:2247:2247))
        (PORT d[8] (2298:2298:2298) (2374:2374:2374))
        (PORT d[9] (2366:2366:2366) (2391:2391:2391))
        (PORT d[10] (2646:2646:2646) (2506:2506:2506))
        (PORT d[11] (2631:2631:2631) (2476:2476:2476))
        (PORT d[12] (1512:1512:1512) (1556:1556:1556))
        (PORT clk (2209:2209:2209) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2056:2056:2056))
        (PORT clk (2209:2209:2209) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2440:2440:2440))
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1841:1841:1841))
        (PORT d[1] (1824:1824:1824) (1803:1803:1803))
        (PORT d[2] (2042:2042:2042) (2003:2003:2003))
        (PORT d[3] (1980:1980:1980) (1962:1962:1962))
        (PORT d[4] (2052:2052:2052) (2006:2006:2006))
        (PORT d[5] (1808:1808:1808) (1811:1811:1811))
        (PORT d[6] (2103:2103:2103) (2073:2073:2073))
        (PORT d[7] (2066:2066:2066) (2028:2028:2028))
        (PORT d[8] (2064:2064:2064) (2014:2014:2014))
        (PORT d[9] (1871:1871:1871) (1893:1893:1893))
        (PORT d[10] (1757:1757:1757) (1744:1744:1744))
        (PORT d[11] (1803:1803:1803) (1782:1782:1782))
        (PORT d[12] (1724:1724:1724) (1691:1691:1691))
        (PORT clk (2211:2211:2211) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a12\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2194:2194:2194))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1296:1296:1296))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1734:1734:1734))
        (PORT d[1] (1959:1959:1959) (1903:1903:1903))
        (PORT d[2] (1656:1656:1656) (1619:1619:1619))
        (PORT d[3] (1379:1379:1379) (1351:1351:1351))
        (PORT d[4] (1650:1650:1650) (1598:1598:1598))
        (PORT d[5] (1653:1653:1653) (1616:1616:1616))
        (PORT d[6] (1667:1667:1667) (1627:1627:1627))
        (PORT d[7] (1695:1695:1695) (1653:1653:1653))
        (PORT d[8] (1629:1629:1629) (1603:1603:1603))
        (PORT d[9] (1398:1398:1398) (1419:1419:1419))
        (PORT d[10] (1657:1657:1657) (1634:1634:1634))
        (PORT d[11] (2004:2004:2004) (1949:1949:1949))
        (PORT d[12] (1652:1652:1652) (1634:1634:1634))
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2038:2038:2038))
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2226:2226:2226))
        (PORT clk (2239:2239:2239) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1551:1551:1551))
        (PORT d[1] (1630:1630:1630) (1542:1542:1542))
        (PORT d[2] (1673:1673:1673) (1590:1590:1590))
        (PORT d[3] (1608:1608:1608) (1520:1520:1520))
        (PORT d[4] (1612:1612:1612) (1534:1534:1534))
        (PORT d[5] (1620:1620:1620) (1550:1550:1550))
        (PORT d[6] (1647:1647:1647) (1568:1568:1568))
        (PORT d[7] (1395:1395:1395) (1338:1338:1338))
        (PORT d[8] (1631:1631:1631) (1549:1549:1549))
        (PORT d[9] (1598:1598:1598) (1526:1526:1526))
        (PORT d[10] (1715:1715:1715) (1644:1644:1644))
        (PORT d[11] (1435:1435:1435) (1396:1396:1396))
        (PORT d[12] (1604:1604:1604) (1557:1557:1557))
        (PORT clk (2236:2236:2236) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a28\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1022:1022:1022) (1010:1010:1010))
        (PORT datac (1952:1952:1952) (1819:1819:1819))
        (PORT datad (1329:1329:1329) (1259:1259:1259))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (704:704:704))
        (PORT datab (681:681:681) (659:659:659))
        (PORT datac (1280:1280:1280) (1251:1251:1251))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1737:1737:1737))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1676:1676:1676))
        (PORT d[1] (1618:1618:1618) (1571:1571:1571))
        (PORT d[2] (1393:1393:1393) (1378:1378:1378))
        (PORT d[3] (1423:1423:1423) (1415:1415:1415))
        (PORT d[4] (1398:1398:1398) (1380:1380:1380))
        (PORT d[5] (1656:1656:1656) (1612:1612:1612))
        (PORT d[6] (1362:1362:1362) (1345:1345:1345))
        (PORT d[7] (1658:1658:1658) (1618:1618:1618))
        (PORT d[8] (1328:1328:1328) (1309:1309:1309))
        (PORT d[9] (1624:1624:1624) (1581:1581:1581))
        (PORT d[10] (1277:1277:1277) (1250:1250:1250))
        (PORT d[11] (1324:1324:1324) (1306:1306:1306))
        (PORT d[12] (1893:1893:1893) (1932:1932:1932))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1640:1640:1640))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (3853:3853:3853))
        (PORT clk (2243:2243:2243) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1360:1360:1360))
        (PORT d[1] (1398:1398:1398) (1356:1356:1356))
        (PORT d[2] (1362:1362:1362) (1300:1300:1300))
        (PORT d[3] (1695:1695:1695) (1622:1622:1622))
        (PORT d[4] (1270:1270:1270) (1210:1210:1210))
        (PORT d[5] (1678:1678:1678) (1604:1604:1604))
        (PORT d[6] (1290:1290:1290) (1219:1219:1219))
        (PORT d[7] (950:950:950) (868:868:868))
        (PORT d[8] (1269:1269:1269) (1192:1192:1192))
        (PORT d[9] (1319:1319:1319) (1264:1264:1264))
        (PORT d[10] (1287:1287:1287) (1217:1217:1217))
        (PORT d[11] (1278:1278:1278) (1203:1203:1203))
        (PORT d[12] (1289:1289:1289) (1243:1243:1243))
        (PORT clk (2240:2240:2240) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a61\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2222:2222:2222))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2309:2309:2309))
        (PORT clk (2196:2196:2196) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2218:2218:2218))
        (PORT d[1] (2283:2283:2283) (2337:2337:2337))
        (PORT d[2] (2024:2024:2024) (1989:1989:1989))
        (PORT d[3] (2524:2524:2524) (2416:2416:2416))
        (PORT d[4] (2079:2079:2079) (2037:2037:2037))
        (PORT d[5] (2421:2421:2421) (2354:2354:2354))
        (PORT d[6] (1982:1982:1982) (1921:1921:1921))
        (PORT d[7] (2192:2192:2192) (2121:2121:2121))
        (PORT d[8] (2280:2280:2280) (2215:2215:2215))
        (PORT d[9] (1970:1970:1970) (1908:1908:1908))
        (PORT d[10] (1962:1962:1962) (1922:1922:1922))
        (PORT d[11] (2029:2029:2029) (1999:1999:1999))
        (PORT d[12] (1994:1994:1994) (1933:1933:1933))
        (PORT clk (2193:2193:2193) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1947:1947:1947))
        (PORT clk (2193:2193:2193) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3651:3651:3651) (3676:3676:3676))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2523:2523:2523))
        (PORT clk (2198:2198:2198) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1851:1851:1851))
        (PORT d[1] (2095:2095:2095) (2022:2022:2022))
        (PORT d[2] (2015:2015:2015) (1949:1949:1949))
        (PORT d[3] (2388:2388:2388) (2295:2295:2295))
        (PORT d[4] (1950:1950:1950) (1867:1867:1867))
        (PORT d[5] (1786:1786:1786) (1783:1783:1783))
        (PORT d[6] (1701:1701:1701) (1670:1670:1670))
        (PORT d[7] (2061:2061:2061) (2044:2044:2044))
        (PORT d[8] (1973:1973:1973) (1903:1903:1903))
        (PORT d[9] (1855:1855:1855) (1760:1760:1760))
        (PORT d[10] (1888:1888:1888) (1801:1801:1801))
        (PORT d[11] (1991:1991:1991) (1930:1930:1930))
        (PORT d[12] (1721:1721:1721) (1711:1711:1711))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3677:3677:3677))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a53\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1042:1042:1042))
        (PORT clk (2248:2248:2248) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1581:1581:1581))
        (PORT d[1] (1613:1613:1613) (1574:1574:1574))
        (PORT d[2] (1318:1318:1318) (1296:1296:1296))
        (PORT d[3] (1625:1625:1625) (1587:1587:1587))
        (PORT d[4] (1325:1325:1325) (1284:1284:1284))
        (PORT d[5] (1313:1313:1313) (1289:1289:1289))
        (PORT d[6] (1675:1675:1675) (1649:1649:1649))
        (PORT d[7] (1347:1347:1347) (1324:1324:1324))
        (PORT d[8] (1340:1340:1340) (1316:1316:1316))
        (PORT d[9] (1647:1647:1647) (1617:1617:1617))
        (PORT d[10] (1314:1314:1314) (1294:1294:1294))
        (PORT d[11] (1612:1612:1612) (1573:1573:1573))
        (PORT d[12] (1697:1697:1697) (1672:1672:1672))
        (PORT clk (2245:2245:2245) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1407:1407:1407))
        (PORT clk (2245:2245:2245) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (1901:1901:1901))
        (PORT clk (2250:2250:2250) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1523:1523:1523))
        (PORT d[1] (1042:1042:1042) (976:976:976))
        (PORT d[2] (1303:1303:1303) (1220:1220:1220))
        (PORT d[3] (1035:1035:1035) (975:975:975))
        (PORT d[4] (965:965:965) (919:919:919))
        (PORT d[5] (975:975:975) (939:939:939))
        (PORT d[6] (1036:1036:1036) (993:993:993))
        (PORT d[7] (1064:1064:1064) (1027:1027:1027))
        (PORT d[8] (1013:1013:1013) (966:966:966))
        (PORT d[9] (1006:1006:1006) (954:954:954))
        (PORT d[10] (1246:1246:1246) (1172:1172:1172))
        (PORT d[11] (815:815:815) (800:800:800))
        (PORT d[12] (1270:1270:1270) (1206:1206:1206))
        (PORT clk (2247:2247:2247) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a45\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2229:2229:2229))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1372:1372:1372))
        (PORT clk (2235:2235:2235) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1451:1451:1451))
        (PORT d[1] (1679:1679:1679) (1648:1648:1648))
        (PORT d[2] (1896:1896:1896) (1835:1835:1835))
        (PORT d[3] (1621:1621:1621) (1584:1584:1584))
        (PORT d[4] (1376:1376:1376) (1349:1349:1349))
        (PORT d[5] (1660:1660:1660) (1623:1623:1623))
        (PORT d[6] (1990:1990:1990) (1940:1940:1940))
        (PORT d[7] (1971:1971:1971) (1919:1919:1919))
        (PORT d[8] (2027:2027:2027) (1992:1992:1992))
        (PORT d[9] (1378:1378:1378) (1399:1399:1399))
        (PORT d[10] (1636:1636:1636) (1607:1607:1607))
        (PORT d[11] (1664:1664:1664) (1635:1635:1635))
        (PORT d[12] (1686:1686:1686) (1667:1667:1667))
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1495:1495:1495))
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2267:2267:2267))
        (PORT clk (2237:2237:2237) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1542:1542:1542))
        (PORT d[1] (1326:1326:1326) (1268:1268:1268))
        (PORT d[2] (1638:1638:1638) (1560:1560:1560))
        (PORT d[3] (1626:1626:1626) (1553:1553:1553))
        (PORT d[4] (1631:1631:1631) (1551:1551:1551))
        (PORT d[5] (1736:1736:1736) (1668:1668:1668))
        (PORT d[6] (1632:1632:1632) (1552:1552:1552))
        (PORT d[7] (1627:1627:1627) (1554:1554:1554))
        (PORT d[8] (1617:1617:1617) (1538:1538:1538))
        (PORT d[9] (1639:1639:1639) (1560:1560:1560))
        (PORT d[10] (1729:1729:1729) (1654:1654:1654))
        (PORT d[11] (1618:1618:1618) (1542:1542:1542))
        (PORT d[12] (1684:1684:1684) (1635:1635:1635))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a37\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1274:1274:1274))
        (PORT datab (1191:1191:1191) (1113:1113:1113))
        (PORT datac (1591:1591:1591) (1568:1568:1568))
        (PORT datad (1535:1535:1535) (1424:1424:1424))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1336:1336:1336))
        (PORT datab (1021:1021:1021) (976:976:976))
        (PORT datac (1529:1529:1529) (1421:1421:1421))
        (PORT datad (1162:1162:1162) (1069:1069:1069))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1795:1795:1795))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1839:1839:1839))
        (PORT d[1] (1605:1605:1605) (1567:1567:1567))
        (PORT d[2] (1437:1437:1437) (1420:1420:1420))
        (PORT d[3] (1640:1640:1640) (1587:1587:1587))
        (PORT d[4] (1389:1389:1389) (1374:1374:1374))
        (PORT d[5] (1368:1368:1368) (1345:1345:1345))
        (PORT d[6] (1662:1662:1662) (1628:1628:1628))
        (PORT d[7] (1351:1351:1351) (1326:1326:1326))
        (PORT d[8] (1395:1395:1395) (1387:1387:1387))
        (PORT d[9] (1598:1598:1598) (1551:1551:1551))
        (PORT d[10] (1641:1641:1641) (1596:1596:1596))
        (PORT d[11] (1356:1356:1356) (1346:1346:1346))
        (PORT d[12] (1573:1573:1573) (1620:1620:1620))
        (PORT clk (2231:2231:2231) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1621:1621:1621))
        (PORT clk (2231:2231:2231) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3527:3527:3527))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1306:1306:1306))
        (PORT d[1] (1310:1310:1310) (1248:1248:1248))
        (PORT d[2] (1409:1409:1409) (1356:1356:1356))
        (PORT d[3] (1395:1395:1395) (1332:1332:1332))
        (PORT d[4] (1306:1306:1306) (1250:1250:1250))
        (PORT d[5] (1338:1338:1338) (1283:1283:1283))
        (PORT d[6] (1581:1581:1581) (1491:1491:1491))
        (PORT d[7] (1327:1327:1327) (1272:1272:1272))
        (PORT d[8] (1349:1349:1349) (1289:1289:1289))
        (PORT d[9] (1336:1336:1336) (1281:1281:1281))
        (PORT d[10] (1370:1370:1370) (1315:1315:1315))
        (PORT d[11] (1538:1538:1538) (1443:1443:1443))
        (PORT d[12] (1288:1288:1288) (1224:1224:1224))
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a21\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1371:1371:1371))
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1636:1636:1636))
        (PORT d[1] (1688:1688:1688) (1655:1655:1655))
        (PORT d[2] (1649:1649:1649) (1612:1612:1612))
        (PORT d[3] (1631:1631:1631) (1606:1606:1606))
        (PORT d[4] (1656:1656:1656) (1605:1605:1605))
        (PORT d[5] (1637:1637:1637) (1592:1592:1592))
        (PORT d[6] (1701:1701:1701) (1652:1652:1652))
        (PORT d[7] (1700:1700:1700) (1660:1660:1660))
        (PORT d[8] (1988:1988:1988) (1956:1956:1956))
        (PORT d[9] (1690:1690:1690) (1703:1703:1703))
        (PORT d[10] (1716:1716:1716) (1679:1679:1679))
        (PORT d[11] (1631:1631:1631) (1603:1603:1603))
        (PORT d[12] (1692:1692:1692) (1674:1674:1674))
        (PORT clk (2233:2233:2233) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1532:1532:1532))
        (PORT clk (2233:2233:2233) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2237:2237:2237))
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1586:1586:1586))
        (PORT d[1] (1670:1670:1670) (1587:1587:1587))
        (PORT d[2] (1658:1658:1658) (1574:1574:1574))
        (PORT d[3] (1308:1308:1308) (1251:1251:1251))
        (PORT d[4] (1624:1624:1624) (1544:1544:1544))
        (PORT d[5] (1596:1596:1596) (1509:1509:1509))
        (PORT d[6] (1619:1619:1619) (1549:1549:1549))
        (PORT d[7] (1604:1604:1604) (1529:1529:1529))
        (PORT d[8] (1644:1644:1644) (1562:1562:1562))
        (PORT d[9] (1678:1678:1678) (1597:1597:1597))
        (PORT d[10] (1720:1720:1720) (1654:1654:1654))
        (PORT d[11] (1476:1476:1476) (1431:1431:1431))
        (PORT d[12] (1550:1550:1550) (1481:1481:1481))
        (PORT clk (2235:2235:2235) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a5\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1335:1335:1335))
        (PORT datab (1359:1359:1359) (1331:1331:1331))
        (PORT datac (915:915:915) (834:834:834))
        (PORT datad (1772:1772:1772) (1640:1640:1640))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2570:2570:2570))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2526:2526:2526))
        (PORT d[1] (2657:2657:2657) (2523:2523:2523))
        (PORT d[2] (2695:2695:2695) (2567:2567:2567))
        (PORT d[3] (2701:2701:2701) (2555:2555:2555))
        (PORT d[4] (2408:2408:2408) (2391:2391:2391))
        (PORT d[5] (2715:2715:2715) (2670:2670:2670))
        (PORT d[6] (1938:1938:1938) (2008:2008:2008))
        (PORT d[7] (2624:2624:2624) (2571:2571:2571))
        (PORT d[8] (2612:2612:2612) (2677:2677:2677))
        (PORT d[9] (2432:2432:2432) (2462:2462:2462))
        (PORT d[10] (2685:2685:2685) (2546:2546:2546))
        (PORT d[11] (2667:2667:2667) (2521:2521:2521))
        (PORT d[12] (2714:2714:2714) (2675:2675:2675))
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2000:2000:2000))
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3401:3401:3401))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1751:1751:1751))
        (PORT d[1] (1775:1775:1775) (1764:1764:1764))
        (PORT d[2] (2053:2053:2053) (2009:2009:2009))
        (PORT d[3] (2018:2018:2018) (1976:1976:1976))
        (PORT d[4] (2104:2104:2104) (2077:2077:2077))
        (PORT d[5] (1964:1964:1964) (1900:1900:1900))
        (PORT d[6] (1969:1969:1969) (1903:1903:1903))
        (PORT d[7] (1697:1697:1697) (1664:1664:1664))
        (PORT d[8] (1784:1784:1784) (1771:1771:1771))
        (PORT d[9] (1706:1706:1706) (1675:1675:1675))
        (PORT d[10] (1758:1758:1758) (1740:1740:1740))
        (PORT d[11] (1760:1760:1760) (1733:1733:1733))
        (PORT d[12] (1494:1494:1494) (1490:1490:1490))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a29\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2194:2194:2194))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1492:1492:1492))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1978:1978:1978) (1820:1820:1820))
        (PORT datad (1313:1313:1313) (1295:1295:1295))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1278:1278:1278) (1253:1253:1253))
        (PORT datac (351:351:351) (344:344:344))
        (PORT datad (1146:1146:1146) (1066:1066:1066))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1040:1040:1040))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1745:1745:1745))
        (PORT d[1] (1056:1056:1056) (1049:1049:1049))
        (PORT d[2] (1336:1336:1336) (1303:1303:1303))
        (PORT d[3] (1314:1314:1314) (1292:1292:1292))
        (PORT d[4] (1056:1056:1056) (1043:1043:1043))
        (PORT d[5] (1308:1308:1308) (1281:1281:1281))
        (PORT d[6] (1655:1655:1655) (1615:1615:1615))
        (PORT d[7] (1663:1663:1663) (1626:1626:1626))
        (PORT d[8] (1688:1688:1688) (1647:1647:1647))
        (PORT d[9] (2044:2044:2044) (2039:2039:2039))
        (PORT d[10] (1681:1681:1681) (1655:1655:1655))
        (PORT d[11] (1329:1329:1329) (1312:1312:1312))
        (PORT d[12] (1322:1322:1322) (1318:1318:1318))
        (PORT clk (2247:2247:2247) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1250:1250:1250))
        (PORT clk (2247:2247:2247) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1961:1961:1961))
        (PORT clk (2252:2252:2252) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1304:1304:1304))
        (PORT d[1] (1018:1018:1018) (977:977:977))
        (PORT d[2] (1326:1326:1326) (1263:1263:1263))
        (PORT d[3] (1346:1346:1346) (1275:1275:1275))
        (PORT d[4] (1303:1303:1303) (1239:1239:1239))
        (PORT d[5] (1314:1314:1314) (1260:1260:1260))
        (PORT d[6] (1336:1336:1336) (1280:1280:1280))
        (PORT d[7] (1274:1274:1274) (1222:1222:1222))
        (PORT d[8] (1370:1370:1370) (1315:1315:1315))
        (PORT d[9] (1316:1316:1316) (1253:1253:1253))
        (PORT d[10] (1328:1328:1328) (1276:1276:1276))
        (PORT d[11] (1325:1325:1325) (1282:1282:1282))
        (PORT d[12] (1334:1334:1334) (1301:1301:1301))
        (PORT clk (2249:2249:2249) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a22\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2231:2231:2231))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1385:1385:1385))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1767:1767:1767))
        (PORT d[1] (1640:1640:1640) (1614:1614:1614))
        (PORT d[2] (1664:1664:1664) (1624:1624:1624))
        (PORT d[3] (1669:1669:1669) (1622:1622:1622))
        (PORT d[4] (1664:1664:1664) (1612:1612:1612))
        (PORT d[5] (1642:1642:1642) (1605:1605:1605))
        (PORT d[6] (1723:1723:1723) (1689:1689:1689))
        (PORT d[7] (1965:1965:1965) (1926:1926:1926))
        (PORT d[8] (1692:1692:1692) (1672:1672:1672))
        (PORT d[9] (1714:1714:1714) (1720:1720:1720))
        (PORT d[10] (1656:1656:1656) (1622:1622:1622))
        (PORT d[11] (1612:1612:1612) (1583:1583:1583))
        (PORT d[12] (1597:1597:1597) (1560:1560:1560))
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1561:1561:1561))
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (1965:1965:1965))
        (PORT clk (2239:2239:2239) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1301:1301:1301))
        (PORT d[1] (1279:1279:1279) (1209:1209:1209))
        (PORT d[2] (1294:1294:1294) (1223:1223:1223))
        (PORT d[3] (1344:1344:1344) (1268:1268:1268))
        (PORT d[4] (1308:1308:1308) (1244:1244:1244))
        (PORT d[5] (1342:1342:1342) (1294:1294:1294))
        (PORT d[6] (1339:1339:1339) (1284:1284:1284))
        (PORT d[7] (1362:1362:1362) (1306:1306:1306))
        (PORT d[8] (1269:1269:1269) (1197:1197:1197))
        (PORT d[9] (1300:1300:1300) (1248:1248:1248))
        (PORT d[10] (1314:1314:1314) (1250:1250:1250))
        (PORT d[11] (1387:1387:1387) (1353:1353:1353))
        (PORT d[12] (1367:1367:1367) (1337:1337:1337))
        (PORT clk (2236:2236:2236) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a6\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1273:1273:1273))
        (PORT datab (1195:1195:1195) (1114:1114:1114))
        (PORT datac (1591:1591:1591) (1569:1569:1569))
        (PORT datad (1218:1218:1218) (1132:1132:1132))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2188:2188:2188))
        (PORT clk (2224:2224:2224) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2605:2605:2605))
        (PORT d[1] (2616:2616:2616) (2683:2683:2683))
        (PORT d[2] (2354:2354:2354) (2232:2232:2232))
        (PORT d[3] (2438:2438:2438) (2314:2314:2314))
        (PORT d[4] (2480:2480:2480) (2472:2472:2472))
        (PORT d[5] (2618:2618:2618) (2456:2456:2456))
        (PORT d[6] (1970:1970:1970) (2042:2042:2042))
        (PORT d[7] (2332:2332:2332) (2193:2193:2193))
        (PORT d[8] (2568:2568:2568) (2635:2635:2635))
        (PORT d[9] (2140:2140:2140) (2182:2182:2182))
        (PORT d[10] (2377:2377:2377) (2247:2247:2247))
        (PORT d[11] (2322:2322:2322) (2189:2189:2189))
        (PORT d[12] (1985:1985:1985) (2031:2031:2031))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2049:2049:2049))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3086:3086:3086))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1526:1526:1526))
        (PORT d[1] (1823:1823:1823) (1807:1807:1807))
        (PORT d[2] (1992:1992:1992) (1948:1948:1948))
        (PORT d[3] (1768:1768:1768) (1743:1743:1743))
        (PORT d[4] (2047:2047:2047) (2009:2009:2009))
        (PORT d[5] (1940:1940:1940) (1876:1876:1876))
        (PORT d[6] (2033:2033:2033) (1975:1975:1975))
        (PORT d[7] (1444:1444:1444) (1438:1438:1438))
        (PORT d[8] (1743:1743:1743) (1713:1713:1713))
        (PORT d[9] (1655:1655:1655) (1617:1617:1617))
        (PORT d[10] (1768:1768:1768) (1747:1747:1747))
        (PORT d[11] (1730:1730:1730) (1690:1690:1690))
        (PORT d[12] (1451:1451:1451) (1447:1447:1447))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a14\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2206:2206:2206))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (1917:1917:1917))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1907:1907:1907) (1690:1690:1690))
        (PORT datad (1247:1247:1247) (1222:1222:1222))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1787:1787:1787))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1754:1754:1754))
        (PORT d[1] (2382:2382:2382) (2256:2256:2256))
        (PORT d[2] (2299:2299:2299) (2171:2171:2171))
        (PORT d[3] (2357:2357:2357) (2234:2234:2234))
        (PORT d[4] (2117:2117:2117) (2021:2021:2021))
        (PORT d[5] (2642:2642:2642) (2486:2486:2486))
        (PORT d[6] (2200:2200:2200) (2245:2245:2245))
        (PORT d[7] (2388:2388:2388) (2275:2275:2275))
        (PORT d[8] (2452:2452:2452) (2469:2469:2469))
        (PORT d[9] (2149:2149:2149) (2172:2172:2172))
        (PORT d[10] (2267:2267:2267) (2242:2242:2242))
        (PORT d[11] (2257:2257:2257) (2219:2219:2219))
        (PORT d[12] (2397:2397:2397) (2296:2296:2296))
        (PORT clk (2217:2217:2217) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1916:1916:1916))
        (PORT clk (2217:2217:2217) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1059:1059:1059))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2161:2161:2161))
        (PORT d[1] (2075:2075:2075) (2026:2026:2026))
        (PORT d[2] (2106:2106:2106) (2067:2067:2067))
        (PORT d[3] (2018:2018:2018) (1962:1962:1962))
        (PORT d[4] (2105:2105:2105) (2069:2069:2069))
        (PORT d[5] (1723:1723:1723) (1700:1700:1700))
        (PORT d[6] (1963:1963:1963) (1903:1903:1903))
        (PORT d[7] (2012:2012:2012) (1963:1963:1963))
        (PORT d[8] (2012:2012:2012) (1962:1962:1962))
        (PORT d[9] (1910:1910:1910) (1931:1931:1931))
        (PORT d[10] (1789:1789:1789) (1769:1769:1769))
        (PORT d[11] (1810:1810:1810) (1794:1794:1794))
        (PORT d[12] (1562:1562:1562) (1575:1575:1575))
        (PORT clk (2219:2219:2219) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a38\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2051:2051:2051))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1725:1725:1725))
        (PORT d[1] (2346:2346:2346) (2287:2287:2287))
        (PORT d[2] (1765:1765:1765) (1743:1743:1743))
        (PORT d[3] (1782:1782:1782) (1765:1765:1765))
        (PORT d[4] (1747:1747:1747) (1723:1723:1723))
        (PORT d[5] (1708:1708:1708) (1667:1667:1667))
        (PORT d[6] (1903:1903:1903) (1961:1961:1961))
        (PORT d[7] (1667:1667:1667) (1634:1634:1634))
        (PORT d[8] (1655:1655:1655) (1622:1622:1622))
        (PORT d[9] (1648:1648:1648) (1600:1600:1600))
        (PORT d[10] (1686:1686:1686) (1654:1654:1654))
        (PORT d[11] (1636:1636:1636) (1605:1605:1605))
        (PORT d[12] (1941:1941:1941) (1887:1887:1887))
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2017:2017:2017))
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4206:4206:4206))
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1691:1691:1691))
        (PORT d[1] (1727:1727:1727) (1671:1671:1671))
        (PORT d[2] (1701:1701:1701) (1632:1632:1632))
        (PORT d[3] (1703:1703:1703) (1622:1622:1622))
        (PORT d[4] (1640:1640:1640) (1573:1573:1573))
        (PORT d[5] (1616:1616:1616) (1533:1533:1533))
        (PORT d[6] (1670:1670:1670) (1591:1591:1591))
        (PORT d[7] (1672:1672:1672) (1622:1622:1622))
        (PORT d[8] (1627:1627:1627) (1541:1541:1541))
        (PORT d[9] (1624:1624:1624) (1564:1564:1564))
        (PORT d[10] (1618:1618:1618) (1539:1539:1539))
        (PORT d[11] (1595:1595:1595) (1505:1505:1505))
        (PORT d[12] (1585:1585:1585) (1520:1520:1520))
        (PORT clk (2227:2227:2227) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a46\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1267:1267:1267))
        (PORT datab (1955:1955:1955) (1894:1894:1894))
        (PORT datac (1597:1597:1597) (1576:1576:1576))
        (PORT datad (1192:1192:1192) (1099:1099:1099))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2149:2149:2149))
        (PORT clk (2223:2223:2223) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2191:2191:2191))
        (PORT d[1] (2334:2334:2334) (2216:2216:2216))
        (PORT d[2] (2315:2315:2315) (2195:2195:2195))
        (PORT d[3] (2449:2449:2449) (2326:2326:2326))
        (PORT d[4] (2462:2462:2462) (2446:2446:2446))
        (PORT d[5] (2748:2748:2748) (2595:2595:2595))
        (PORT d[6] (1971:1971:1971) (2043:2043:2043))
        (PORT d[7] (1800:1800:1800) (1818:1818:1818))
        (PORT d[8] (2562:2562:2562) (2633:2633:2633))
        (PORT d[9] (2140:2140:2140) (2183:2183:2183))
        (PORT d[10] (2687:2687:2687) (2545:2545:2545))
        (PORT d[11] (2327:2327:2327) (2198:2198:2198))
        (PORT d[12] (1977:1977:1977) (2022:2022:2022))
        (PORT clk (2220:2220:2220) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2020:2020:2020))
        (PORT clk (2220:2220:2220) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3070:3070:3070))
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1717:1717:1717))
        (PORT d[1] (2091:2091:2091) (2057:2057:2057))
        (PORT d[2] (2000:2000:2000) (1953:1953:1953))
        (PORT d[3] (1779:1779:1779) (1752:1752:1752))
        (PORT d[4] (1801:1801:1801) (1786:1786:1786))
        (PORT d[5] (1959:1959:1959) (1902:1902:1902))
        (PORT d[6] (1923:1923:1923) (1840:1840:1840))
        (PORT d[7] (1741:1741:1741) (1711:1711:1711))
        (PORT d[8] (1769:1769:1769) (1755:1755:1755))
        (PORT d[9] (1640:1640:1640) (1603:1603:1603))
        (PORT d[10] (1753:1753:1753) (1736:1736:1736))
        (PORT d[11] (1784:1784:1784) (1756:1756:1756))
        (PORT d[12] (1435:1435:1435) (1431:1431:1431))
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a62\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1606:1606:1606))
        (PORT clk (2233:2233:2233) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1933:1933:1933))
        (PORT d[1] (2090:2090:2090) (1981:1981:1981))
        (PORT d[2] (2019:2019:2019) (1920:1920:1920))
        (PORT d[3] (2318:2318:2318) (2194:2194:2194))
        (PORT d[4] (2486:2486:2486) (2395:2395:2395))
        (PORT d[5] (2336:2336:2336) (2217:2217:2217))
        (PORT d[6] (1888:1888:1888) (1941:1941:1941))
        (PORT d[7] (2011:2011:2011) (1997:1997:1997))
        (PORT d[8] (2631:2631:2631) (2699:2699:2699))
        (PORT d[9] (2195:2195:2195) (2237:2237:2237))
        (PORT d[10] (2673:2673:2673) (2612:2612:2612))
        (PORT d[11] (2176:2176:2176) (2129:2129:2129))
        (PORT d[12] (2149:2149:2149) (2050:2050:2050))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2013:2013:2013))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1095:1095:1095))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1891:1891:1891))
        (PORT d[1] (1957:1957:1957) (1807:1807:1807))
        (PORT d[2] (1772:1772:1772) (1730:1730:1730))
        (PORT d[3] (1928:1928:1928) (1843:1843:1843))
        (PORT d[4] (2076:2076:2076) (1929:1929:1929))
        (PORT d[5] (1692:1692:1692) (1654:1654:1654))
        (PORT d[6] (1925:1925:1925) (1855:1855:1855))
        (PORT d[7] (2078:2078:2078) (2055:2055:2055))
        (PORT d[8] (1970:1970:1970) (1921:1921:1921))
        (PORT d[9] (1745:1745:1745) (1731:1731:1731))
        (PORT d[10] (1780:1780:1780) (1759:1759:1759))
        (PORT d[11] (1700:1700:1700) (1674:1674:1674))
        (PORT d[12] (1506:1506:1506) (1517:1517:1517))
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a54\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1614:1614:1614))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1797:1797:1797) (1704:1704:1704))
        (PORT datad (1616:1616:1616) (1566:1566:1566))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1202:1202:1202))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1270:1270:1270) (1249:1249:1249))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1683:1683:1683))
        (PORT clk (2199:2199:2199) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2130:2130:2130))
        (PORT d[1] (1992:1992:1992) (1934:1934:1934))
        (PORT d[2] (1986:1986:1986) (1944:1944:1944))
        (PORT d[3] (1908:1908:1908) (1847:1847:1847))
        (PORT d[4] (2295:2295:2295) (2220:2220:2220))
        (PORT d[5] (2282:2282:2282) (2210:2210:2210))
        (PORT d[6] (2348:2348:2348) (2279:2279:2279))
        (PORT d[7] (2260:2260:2260) (2190:2190:2190))
        (PORT d[8] (2364:2364:2364) (2334:2334:2334))
        (PORT d[9] (2272:2272:2272) (2205:2205:2205))
        (PORT d[10] (1978:1978:1978) (1934:1934:1934))
        (PORT d[11] (2025:2025:2025) (1972:1972:1972))
        (PORT d[12] (2067:2067:2067) (2018:2018:2018))
        (PORT clk (2196:2196:2196) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2092:2092:2092))
        (PORT clk (2196:2196:2196) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3677:3677:3677))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1963:1963:1963))
        (PORT clk (2201:2201:2201) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1636:1636:1636))
        (PORT d[1] (2017:2017:2017) (1950:1950:1950))
        (PORT d[2] (1999:1999:1999) (1923:1923:1923))
        (PORT d[3] (1965:1965:1965) (1906:1906:1906))
        (PORT d[4] (1954:1954:1954) (1850:1850:1850))
        (PORT d[5] (1904:1904:1904) (1839:1839:1839))
        (PORT d[6] (1999:1999:1999) (1940:1940:1940))
        (PORT d[7] (1692:1692:1692) (1652:1652:1652))
        (PORT d[8] (1912:1912:1912) (1828:1828:1828))
        (PORT d[9] (1654:1654:1654) (1622:1622:1622))
        (PORT d[10] (1649:1649:1649) (1580:1580:1580))
        (PORT d[11] (1945:1945:1945) (1858:1858:1858))
        (PORT d[12] (1715:1715:1715) (1683:1683:1683))
        (PORT clk (2198:2198:2198) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3678:3678:3678))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a63\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1659:1659:1659))
        (PORT clk (2205:2205:2205) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1629:1629:1629))
        (PORT d[1] (2002:2002:2002) (1933:1933:1933))
        (PORT d[2] (2043:2043:2043) (1996:1996:1996))
        (PORT d[3] (1933:1933:1933) (1883:1883:1883))
        (PORT d[4] (2006:2006:2006) (1953:1953:1953))
        (PORT d[5] (2303:2303:2303) (2247:2247:2247))
        (PORT d[6] (2019:2019:2019) (1982:1982:1982))
        (PORT d[7] (1945:1945:1945) (1896:1896:1896))
        (PORT d[8] (2338:2338:2338) (2310:2310:2310))
        (PORT d[9] (2279:2279:2279) (2217:2217:2217))
        (PORT d[10] (1944:1944:1944) (1903:1903:1903))
        (PORT d[11] (2056:2056:2056) (2003:2003:2003))
        (PORT d[12] (2000:2000:2000) (1964:1964:1964))
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1763:1763:1763))
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3685:3685:3685))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1929:1929:1929))
        (PORT clk (2207:2207:2207) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (1937:1937:1937))
        (PORT d[1] (1967:1967:1967) (1872:1872:1872))
        (PORT d[2] (1976:1976:1976) (1880:1880:1880))
        (PORT d[3] (1672:1672:1672) (1635:1635:1635))
        (PORT d[4] (1993:1993:1993) (1892:1892:1892))
        (PORT d[5] (1905:1905:1905) (1840:1840:1840))
        (PORT d[6] (1692:1692:1692) (1652:1652:1652))
        (PORT d[7] (1743:1743:1743) (1709:1709:1709))
        (PORT d[8] (1966:1966:1966) (1865:1865:1865))
        (PORT d[9] (1944:1944:1944) (1872:1872:1872))
        (PORT d[10] (1983:1983:1983) (1915:1915:1915))
        (PORT d[11] (1749:1749:1749) (1712:1712:1712))
        (PORT d[12] (1743:1743:1743) (1738:1738:1738))
        (PORT clk (2204:2204:2204) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3686:3686:3686))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a47\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1331:1331:1331))
        (PORT clk (2243:2243:2243) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1057:1057:1057))
        (PORT d[1] (1933:1933:1933) (1878:1878:1878))
        (PORT d[2] (1026:1026:1026) (1011:1011:1011))
        (PORT d[3] (1619:1619:1619) (1581:1581:1581))
        (PORT d[4] (1354:1354:1354) (1313:1313:1313))
        (PORT d[5] (1309:1309:1309) (1285:1285:1285))
        (PORT d[6] (1327:1327:1327) (1321:1321:1321))
        (PORT d[7] (1318:1318:1318) (1291:1291:1291))
        (PORT d[8] (1965:1965:1965) (1934:1934:1934))
        (PORT d[9] (1335:1335:1335) (1312:1312:1312))
        (PORT d[10] (1343:1343:1343) (1331:1331:1331))
        (PORT d[11] (1663:1663:1663) (1621:1621:1621))
        (PORT d[12] (1742:1742:1742) (1709:1709:1709))
        (PORT clk (2240:2240:2240) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1246:1246:1246))
        (PORT clk (2240:2240:2240) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1926:1926:1926))
        (PORT clk (2245:2245:2245) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1315:1315:1315))
        (PORT d[1] (1300:1300:1300) (1230:1230:1230))
        (PORT d[2] (1273:1273:1273) (1201:1201:1201))
        (PORT d[3] (1334:1334:1334) (1271:1271:1271))
        (PORT d[4] (1329:1329:1329) (1255:1255:1255))
        (PORT d[5] (1316:1316:1316) (1269:1269:1269))
        (PORT d[6] (1320:1320:1320) (1262:1262:1262))
        (PORT d[7] (1633:1633:1633) (1548:1548:1548))
        (PORT d[8] (1340:1340:1340) (1280:1280:1280))
        (PORT d[9] (1414:1414:1414) (1361:1361:1361))
        (PORT d[10] (1279:1279:1279) (1218:1218:1218))
        (PORT d[11] (1144:1144:1144) (1121:1121:1121))
        (PORT d[12] (1298:1298:1298) (1240:1240:1240))
        (PORT clk (2242:2242:2242) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a39\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1014:1014:1014))
        (PORT datab (1018:1018:1018) (1005:1005:1005))
        (PORT datac (1618:1618:1618) (1534:1534:1534))
        (PORT datad (1265:1265:1265) (1198:1198:1198))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1675:1675:1675))
        (PORT clk (2211:2211:2211) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1671:1671:1671))
        (PORT d[1] (1959:1959:1959) (1902:1902:1902))
        (PORT d[2] (2013:2013:2013) (1972:1972:1972))
        (PORT d[3] (2018:2018:2018) (1961:1961:1961))
        (PORT d[4] (1988:1988:1988) (1942:1942:1942))
        (PORT d[5] (2291:2291:2291) (2235:2235:2235))
        (PORT d[6] (1974:1974:1974) (1924:1924:1924))
        (PORT d[7] (1925:1925:1925) (1869:1869:1869))
        (PORT d[8] (2306:2306:2306) (2270:2270:2270))
        (PORT d[9] (1999:1999:1999) (1947:1947:1947))
        (PORT d[10] (1988:1988:1988) (1940:1940:1940))
        (PORT d[11] (2022:2022:2022) (1970:1970:1970))
        (PORT d[12] (1994:1994:1994) (1958:1958:1958))
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1814:1814:1814))
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1915:1915:1915))
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (1932:1932:1932))
        (PORT d[1] (1967:1967:1967) (1872:1872:1872))
        (PORT d[2] (1950:1950:1950) (1854:1854:1854))
        (PORT d[3] (1909:1909:1909) (1817:1817:1817))
        (PORT d[4] (1992:1992:1992) (1891:1891:1891))
        (PORT d[5] (1585:1585:1585) (1532:1532:1532))
        (PORT d[6] (1934:1934:1934) (1850:1850:1850))
        (PORT d[7] (1969:1969:1969) (1910:1910:1910))
        (PORT d[8] (1905:1905:1905) (1809:1809:1809))
        (PORT d[9] (1606:1606:1606) (1543:1543:1543))
        (PORT d[10] (1621:1621:1621) (1554:1554:1554))
        (PORT d[11] (1752:1752:1752) (1695:1695:1695))
        (PORT d[12] (1765:1765:1765) (1730:1730:1730))
        (PORT clk (2210:2210:2210) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a55\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1012:1012:1012))
        (PORT datab (1645:1645:1645) (1551:1551:1551))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1594:1594:1594) (1513:1513:1513))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1487:1487:1487))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1879:1879:1879))
        (PORT d[1] (1959:1959:1959) (1901:1901:1901))
        (PORT d[2] (1058:1058:1058) (1059:1059:1059))
        (PORT d[3] (1314:1314:1314) (1289:1289:1289))
        (PORT d[4] (1099:1099:1099) (1085:1085:1085))
        (PORT d[5] (1335:1335:1335) (1298:1298:1298))
        (PORT d[6] (1662:1662:1662) (1627:1627:1627))
        (PORT d[7] (1670:1670:1670) (1633:1633:1633))
        (PORT d[8] (1030:1030:1030) (1022:1022:1022))
        (PORT d[9] (1643:1643:1643) (1600:1600:1600))
        (PORT d[10] (1074:1074:1074) (1059:1059:1059))
        (PORT d[11] (1091:1091:1091) (1101:1101:1101))
        (PORT d[12] (1633:1633:1633) (1600:1600:1600))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1414:1414:1414))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3536:3536:3536))
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1295:1295:1295))
        (PORT d[1] (1313:1313:1313) (1255:1255:1255))
        (PORT d[2] (1337:1337:1337) (1284:1284:1284))
        (PORT d[3] (1679:1679:1679) (1610:1610:1610))
        (PORT d[4] (1387:1387:1387) (1342:1342:1342))
        (PORT d[5] (1300:1300:1300) (1238:1238:1238))
        (PORT d[6] (1305:1305:1305) (1222:1222:1222))
        (PORT d[7] (1268:1268:1268) (1218:1218:1218))
        (PORT d[8] (1290:1290:1290) (1224:1224:1224))
        (PORT d[9] (1249:1249:1249) (1177:1177:1177))
        (PORT d[10] (939:939:939) (886:886:886))
        (PORT d[11] (1262:1262:1262) (1185:1185:1185))
        (PORT d[12] (1348:1348:1348) (1291:1291:1291))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a31\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1065:1065:1065))
        (PORT clk (2237:2237:2237) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1029:1029:1029))
        (PORT d[1] (1338:1338:1338) (1305:1305:1305))
        (PORT d[2] (1331:1331:1331) (1296:1296:1296))
        (PORT d[3] (1819:1819:1819) (1742:1742:1742))
        (PORT d[4] (1347:1347:1347) (1309:1309:1309))
        (PORT d[5] (1585:1585:1585) (1528:1528:1528))
        (PORT d[6] (1681:1681:1681) (1661:1661:1661))
        (PORT d[7] (1636:1636:1636) (1600:1600:1600))
        (PORT d[8] (1691:1691:1691) (1662:1662:1662))
        (PORT d[9] (1653:1653:1653) (1614:1614:1614))
        (PORT d[10] (1384:1384:1384) (1367:1367:1367))
        (PORT d[11] (1416:1416:1416) (1397:1397:1397))
        (PORT d[12] (1673:1673:1673) (1654:1654:1654))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1497:1497:1497))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1910:1910:1910))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1545:1545:1545))
        (PORT d[1] (1613:1613:1613) (1536:1536:1536))
        (PORT d[2] (1613:1613:1613) (1528:1528:1528))
        (PORT d[3] (1621:1621:1621) (1543:1543:1543))
        (PORT d[4] (1643:1643:1643) (1557:1557:1557))
        (PORT d[5] (1649:1649:1649) (1571:1571:1571))
        (PORT d[6] (1581:1581:1581) (1515:1515:1515))
        (PORT d[7] (1606:1606:1606) (1524:1524:1524))
        (PORT d[8] (1682:1682:1682) (1607:1607:1607))
        (PORT d[9] (1671:1671:1671) (1596:1596:1596))
        (PORT d[10] (1390:1390:1390) (1333:1333:1333))
        (PORT d[11] (1446:1446:1446) (1407:1407:1407))
        (PORT d[12] (1650:1650:1650) (1565:1565:1565))
        (PORT clk (2236:2236:2236) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|ram_block1a15\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G0\|altsyncram_component\|auto_generated\|mux5\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1167:1167:1167) (1080:1080:1080))
        (PORT datac (989:989:989) (982:982:982))
        (PORT datad (961:961:961) (906:906:906))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G2\|vga_blue\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1290:1290:1290))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (682:682:682) (658:658:658))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SCLK_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (497:497:497))
        (PORT datab (466:466:466) (500:500:500))
        (PORT datad (692:692:692) (685:685:685))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SCLK_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (734:734:734))
        (PORT datab (712:712:712) (723:723:723))
        (PORT datac (687:687:687) (685:685:685))
        (PORT datad (731:731:731) (725:725:725))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SCLK_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (723:723:723))
        (PORT datab (710:710:710) (720:720:720))
        (PORT datac (687:687:687) (695:695:695))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (450:450:450) (485:485:485))
        (PORT datad (275:275:275) (348:348:348))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (523:523:523))
        (PORT datab (296:296:296) (370:370:370))
        (PORT datac (301:301:301) (385:385:385))
        (PORT datad (200:200:200) (222:222:222))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (725:725:725))
        (PORT datab (463:463:463) (439:439:439))
        (PORT datad (661:661:661) (646:646:646))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (268:268:268) (348:348:348))
        (PORT datad (372:372:372) (353:353:353))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|SCLK\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4295:4295:4295) (4116:4116:4116))
        (PORT ena (1292:1292:1292) (1224:1224:1224))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\G1\|G3\|G0\|I2C_Controller_inst\|I2C_SCLK\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (405:405:405))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (655:655:655) (637:637:637))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
