--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-10.10" *)
+(* top =  1  *)
 module opt_share_test(a, b, sel, res);
 (* src = "dut.sv:2.17-2.18" *)
 input [15:0] a;
