// Seed: 2680568151
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    input  wire id_2
);
  assign id_0 = id_2;
  assign module_1.type_37 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    output wire id_6,
    input wor id_7,
    input tri0 id_8,
    input wire id_9,
    output tri0 id_10,
    output supply1 id_11,
    input uwire id_12,
    input supply0 id_13,
    output wand id_14,
    output tri id_15,
    output wand id_16,
    input tri0 id_17,
    output wire id_18
    , id_30,
    input tri0 id_19,
    input supply0 id_20,
    input wire id_21,
    output supply1 id_22,
    input supply0 module_1,
    output uwire id_24,
    input supply1 id_25,
    output tri id_26,
    input wire id_27,
    inout uwire id_28
);
  wire id_31;
  xor primCall (
      id_22,
      id_30,
      id_27,
      id_3,
      id_0,
      id_7,
      id_13,
      id_25,
      id_28,
      id_31,
      id_20,
      id_21,
      id_19,
      id_4,
      id_5,
      id_12,
      id_8,
      id_17,
      id_1,
      id_9
  );
  module_0 modCall_1 (
      id_6,
      id_28,
      id_2
  );
endmodule
