$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ data $end
  $var wire  3 ' note [2:0] $end
  $var wire  4 % s [3:0] $end
  $var wire  8 & word [7:0] $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire  1 $ data $end
   $var wire  3 ' note [2:0] $end
   $var wire  4 % s [3:0] $end
   $var wire  8 & word [7:0] $end
   $scope module kbd_infc $end
    $var wire  1 # kbdclk $end
    $var wire  1 $ kbddata $end
    $var wire  4 ) ns [3:0] $end
    $var wire  4 % s [3:0] $end
    $var wire  8 & word [7:0] $end
    $var wire  8 ( word_r [7:0] $end
   $upscope $end
   $scope module mono_out $end
    $var wire  1 + br $end
    $var wire  8 & keycode [7:0] $end
    $var wire  3 ' note [2:0] $end
    $var wire  3 * note_r [2:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#2
1#
1$
b0000 %
b00000000 &
b000 '
b00000000 (
b0001 )
b000 *
0+
#3
#4
#5
#6
#7
#8
#9
#10
#11
#12
#13
#14
#15
#16
#17
#18
0$
#19
0#
b0001 %
b0010 )
#20
1#
1$
#21
0#
b0010 %
b00000001 (
b0011 )
#22
1#
0$
#23
0#
b0011 %
b0100 )
#24
1#
#25
0#
b0100 %
b0101 )
#26
1#
1$
#27
0#
b0101 %
b00001001 (
b0110 )
#28
1#
0$
#29
0#
b0110 %
b0111 )
#30
1#
#31
0#
b0111 %
b1000 )
#32
1#
1$
#33
0#
b1000 %
b01001001 (
b1001 )
#34
1#
#35
0#
b1001 %
b11001001 (
b1010 )
#36
1#
#37
0#
b1010 %
b11001001 &
b1011 )
#38
1#
#39
0#
b1011 %
b0001 )
#40
1#
#41
#42
#43
#44
0$
#45
0#
b0001 %
b0010 )
#46
1#
#47
0#
b0010 %
b11001000 (
b0011 )
#48
1#
#49
0#
b0011 %
b0100 )
#50
1#
#51
0#
b0100 %
b0101 )
#52
1#
1$
#53
0#
b0101 %
b0110 )
#54
1#
#55
0#
b0110 %
b11011000 (
b0111 )
#56
1#
#57
0#
b0111 %
b11111000 (
b1000 )
#58
1#
#59
0#
b1000 %
b1001 )
#60
1#
0$
#61
0#
b1001 %
b01111000 (
b1010 )
#62
1#
1$
#63
0#
b1010 %
b01111000 &
b1011 )
#64
1#
#65
0#
b1011 %
b0001 )
#66
1#
#67
#68
#69
