# I/O Methods (I/O à¦ªà¦¦à§à¦§à¦¤à¦¿)

## ğŸ“Œ à¦¤à¦¿à¦¨à¦Ÿà¦¿ à¦ªà§à¦°à¦§à¦¾à¦¨ à¦ªà¦¦à§à¦§à¦¤à¦¿

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     I/O Methods                             â”‚
â”‚                                                             â”‚
â”‚   1. Programmed I/O (Polling)                               â”‚
â”‚      CPU continuously checks device status                  â”‚
â”‚                                                             â”‚
â”‚   2. Interrupt-Driven I/O                                   â”‚
â”‚      Device signals CPU when ready                          â”‚
â”‚                                                             â”‚
â”‚   3. Direct Memory Access (DMA)                             â”‚
â”‚      Device transfers data directly to memory               â”‚
â”‚                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 1ï¸âƒ£ Programmed I/O (Polling)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Programmed I/O                           â”‚
â”‚                                                             â”‚
â”‚   CPU polls device status in a loop                         â”‚
â”‚                                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     Check status    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚     â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚            â”‚               â”‚
â”‚   â”‚     â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚            â”‚               â”‚
â”‚   â”‚     â”‚     Not ready       â”‚  Device    â”‚               â”‚
â”‚   â”‚ CPU â”‚                     â”‚ Controller â”‚               â”‚
â”‚   â”‚     â”‚     Check status    â”‚            â”‚               â”‚
â”‚   â”‚     â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚            â”‚               â”‚
â”‚   â”‚     â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚            â”‚               â”‚
â”‚   â”‚     â”‚     Ready!          â”‚            â”‚               â”‚
â”‚   â”‚     â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚            â”‚               â”‚
â”‚   â”‚     â”‚     Transfer data   â”‚            â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Code Example

```c
// Polling example - reading from device
void read_device(char *buffer, int count) {
    int i;
    for (i = 0; i < count; i++) {
        // Poll: wait for device to be ready
        while ((inb(STATUS_PORT) & READY_BIT) == 0) {
            // Busy waiting - CPU does nothing useful
        }
        
        // Device ready, read data
        buffer[i] = inb(DATA_PORT);
    }
}

// CPU is 100% busy during polling!
```

### à¦¸à§à¦¬à¦¿à¦§à¦¾ à¦“ à¦…à¦¸à§à¦¬à¦¿à¦§à¦¾

```
âœ“ à¦¸à§à¦¬à¦¿à¦§à¦¾:
â€¢ Simple implementation
â€¢ No interrupt overhead
â€¢ Good for very fast devices

âœ— à¦…à¦¸à§à¦¬à¦¿à¦§à¦¾:
â€¢ CPU wastes time in busy waiting
â€¢ Cannot do other work
â€¢ Inefficient for slow devices
```

---

## 2ï¸âƒ£ Interrupt-Driven I/O

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  Interrupt-Driven I/O                       â”‚
â”‚                                                             â”‚
â”‚   Step 1: CPU initiates I/O                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     Start I/O       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚ CPU â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  Device    â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                             â”‚
â”‚   Step 2: CPU does other work                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”                                                   â”‚
â”‚   â”‚ CPU â”‚  Executing other processes...                    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜                                                   â”‚
â”‚                                                             â”‚
â”‚   Step 3: Device interrupts when ready                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     INTERRUPT!      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚ CPU â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Device    â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                             â”‚
â”‚   Step 4: CPU handles interrupt                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     Transfer data   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚ CPU â”‚â—„â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â–ºâ”‚  Device    â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜     (in ISR)        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Interrupt Handling Process

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                             â”‚
â”‚   1. Device raises interrupt signal                         â”‚
â”‚                    â”‚                                        â”‚
â”‚                    â–¼                                        â”‚
â”‚   2. CPU finishes current instruction                       â”‚
â”‚                    â”‚                                        â”‚
â”‚                    â–¼                                        â”‚
â”‚   3. CPU saves current state (PC, registers)                â”‚
â”‚                    â”‚                                        â”‚
â”‚                    â–¼                                        â”‚
â”‚   4. CPU looks up ISR address in Interrupt Vector Table     â”‚
â”‚                    â”‚                                        â”‚
â”‚                    â–¼                                        â”‚
â”‚   5. CPU jumps to Interrupt Service Routine (ISR)           â”‚
â”‚                    â”‚                                        â”‚
â”‚                    â–¼                                        â”‚
â”‚   6. ISR handles the interrupt (read/write data)            â”‚
â”‚                    â”‚                                        â”‚
â”‚                    â–¼                                        â”‚
â”‚   7. ISR sends EOI (End of Interrupt) to controller         â”‚
â”‚                    â”‚                                        â”‚
â”‚                    â–¼                                        â”‚
â”‚   8. CPU restores saved state                               â”‚
â”‚                    â”‚                                        â”‚
â”‚                    â–¼                                        â”‚
â”‚   9. CPU resumes interrupted program                        â”‚
â”‚                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Code Example

```c
// Interrupt handler for keyboard
void keyboard_isr() {
    // Read the scancode from keyboard
    unsigned char scancode = inb(KEYBOARD_DATA_PORT);
    
    // Convert to ASCII and add to buffer
    char c = scancode_to_ascii(scancode);
    keyboard_buffer[kb_index++] = c;
    
    // Signal end of interrupt
    outb(PIC_EOI, PIC_COMMAND_PORT);
}

// Main program continues while waiting for interrupt
void main() {
    // Register interrupt handler
    register_handler(KEYBOARD_IRQ, keyboard_isr);
    
    // Do other work - NOT busy waiting
    while (1) {
        do_useful_work();
    }
}
```

### à¦¸à§à¦¬à¦¿à¦§à¦¾ à¦“ à¦…à¦¸à§à¦¬à¦¿à¦§à¦¾

```
âœ“ à¦¸à§à¦¬à¦¿à¦§à¦¾:
â€¢ CPU can do other work while waiting
â€¢ Efficient for slow devices
â€¢ Better CPU utilization

âœ— à¦…à¦¸à§à¦¬à¦¿à¦§à¦¾:
â€¢ Interrupt overhead (context save/restore)
â€¢ Still CPU involved in data transfer
â€¢ Can overwhelm CPU with many interrupts
```

---

## 3ï¸âƒ£ Direct Memory Access (DMA)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         DMA                                 â”‚
â”‚                                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ System Bus â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚   â”‚                                              â”‚          â”‚
â”‚   â–¼                                              â–¼          â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”                                      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚ â”‚ CPU â”‚                                      â”‚ Memory â”‚    â”‚
â”‚ â””â”€â”€â”€â”€â”€â”˜                                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚    â”‚                                              â–²         â”‚
â”‚    â”‚ 1. Setup                                     â”‚         â”‚
â”‚    â–¼    DMA                                       â”‚         â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                   â”‚         â”‚
â”‚ â”‚    DMA      â”‚                                   â”‚         â”‚
â”‚ â”‚ Controller  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    3. Transfer data directly               â”‚
â”‚    â”‚    â–²                                                   â”‚
â”‚    â”‚    â”‚ 4. Interrupt                                      â”‚
â”‚    â”‚    â”‚    when done                                      â”‚
â”‚    â–¼    â”‚                                                   â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                             â”‚
â”‚ â”‚   Device   â”‚                                             â”‚
â”‚ â”‚   (Disk)   â”‚                                             â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                             â”‚
â”‚        â”‚                                                    â”‚
â”‚        â”‚ 2. Read data                                       â”‚
â”‚        â–¼                                                    â”‚
â”‚    [Disk sectors]                                           â”‚
â”‚                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### DMA Steps

```
Step 1: CPU programs DMA controller
        - Source address (device)
        - Destination address (memory)
        - Number of bytes
        - Direction (read/write)

Step 2: CPU starts DMA transfer
        CPU is now FREE to do other work!

Step 3: DMA controller transfers data
        - Reads from device
        - Writes to memory
        - One byte/word at a time
        - "Steals" bus cycles from CPU

Step 4: DMA sends interrupt when complete
        CPU only involved at start and end!
```

### Code Example

```c
// Setting up DMA transfer
void dma_read_disk(void *dest, int sector, int count) {
    // 1. Set up DMA controller
    outb(DMA_COMMAND, DMA_READ_COMMAND);
    
    // 2. Set memory address
    outl(DMA_ADDR_REG, (uint32_t)dest);
    
    // 3. Set transfer count
    outl(DMA_COUNT_REG, count * SECTOR_SIZE);
    
    // 4. Set up disk controller
    outb(DISK_SECTOR_REG, sector);
    outb(DISK_COMMAND_REG, DISK_READ);
    
    // 5. Start DMA
    outb(DMA_START_REG, 1);
    
    // CPU is now free! Will get interrupt when done
}

// Interrupt handler
void dma_complete_isr() {
    // Check status
    int status = inb(DMA_STATUS_REG);
    if (status & DMA_ERROR) {
        handle_error();
    }
    
    // Signal process that data is ready
    wake_up_process(waiting_process);
    
    // End of interrupt
    outb(PIC_EOI, PIC_COMMAND);
}
```

---

## ğŸ“Š Method Comparison

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                             â”‚
â”‚   Data Transfer Rate vs CPU Overhead                        â”‚
â”‚                                                             â”‚
â”‚   CPU                                                       â”‚
â”‚   Overhead                                                  â”‚
â”‚      â”‚                                                      â”‚
â”‚   Highâ”œâ”€ â— Programmed I/O                                  â”‚
â”‚      â”‚                                                      â”‚
â”‚      â”‚                                                      â”‚
â”‚   Med â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â— Interrupt I/O                         â”‚
â”‚      â”‚                                                      â”‚
â”‚      â”‚                                                      â”‚
â”‚   Low â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â— DMA                   â”‚
â”‚      â”‚                                                      â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Device Speed â”‚
â”‚        Slow                              Fast               â”‚
â”‚                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| Feature | Programmed I/O | Interrupt I/O | DMA |
|---------|----------------|---------------|-----|
| CPU during transfer | 100% busy | Busy in ISR | Free |
| Best for | Very fast devices | Medium speed | Block transfer |
| Complexity | Simple | Medium | Complex |
| Hardware needed | None | Interrupt controller | DMA controller |

---

## â“ à¦—à§à¦°à§à¦¤à§à¦¬à¦ªà§‚à¦°à§à¦£ à¦ªà§à¦°à¦¶à§à¦¨

**à¦ªà§à¦°à¦¶à§à¦¨ à§§:** DMA à¦•à§‡à¦¨ à¦¦à§à¦°à§à¦¤?
**à¦‰à¦¤à§à¦¤à¦°:** CPU involvement à¦•à¦®à¥¤ CPU à¦¶à§à¦§à§ DMA setup à¦•à¦°à§‡, à¦¬à¦¾à¦•à¦¿ transfer DMA controller à¦•à¦°à§‡à¥¤ CPU à¦…à¦¨à§à¦¯ à¦•à¦¾à¦œ à¦•à¦°à¦¤à§‡ à¦ªà¦¾à¦°à§‡à¥¤

**à¦ªà§à¦°à¦¶à§à¦¨ à§¨:** à¦•à¦–à¦¨ Polling à¦¬à§à¦¯à¦¬à¦¹à¦¾à¦° à¦•à¦°à¦¬à§‡à¦¨?
**à¦‰à¦¤à§à¦¤à¦°:**
- Very fast devices (data immediately available)
- Short polling loops
- Real-time systems where interrupt latency is issue

**à¦ªà§à¦°à¦¶à§à¦¨ à§©:** "Cycle stealing" à¦•à¦¿?
**à¦‰à¦¤à§à¦¤à¦°:** DMA controller à¦¯à¦–à¦¨ bus à¦¬à§à¦¯à¦¬à¦¹à¦¾à¦° à¦•à¦°à§‡ à¦¤à¦–à¦¨ CPU bus access à¦•à¦°à¦¤à§‡ à¦ªà¦¾à¦°à§‡ à¦¨à¦¾à¥¤ DMA à¦à¦‡à¦­à¦¾à¦¬à§‡ CPU à¦à¦° bus cycles "steal" à¦•à¦°à§‡à¥¤

---
**à¦ªà§‚à¦°à§à¦¬à¦¬à¦°à§à¦¤à§€:** [I/O Hardware](01-io-hardware.md)  
**à¦ªà¦°à¦¬à¦°à§à¦¤à§€:** [Disk Scheduling](03-disk-scheduling.md)
