abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 620463427
maxLevel = 1
[175875] is replaced by [176013] with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 6147794 us
--------------- round 2 ---------------
seed = 3889009416
maxLevel = 1
[174797] is replaced by [176053] with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 12119476 us
--------------- round 3 ---------------
seed = 2422378169
maxLevel = 1
[175604] is replaced by [176023] with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit appNtk/wal8_3_0_1073_44.1.blif
time = 18063902 us
--------------- round 4 ---------------
seed = 2623884545
maxLevel = 1
n108 is replaced by [174200] with inverter with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 488
output circuit appNtk/wal8_4_0_1071_44.1.blif
time = 23976990 us
--------------- round 5 ---------------
seed = 270420968
maxLevel = 1
[175759] is replaced by [176137] with estimated error 0
error = 0
area = 1069
delay = 44.1
#gates = 487
output circuit appNtk/wal8_5_0_1069_44.1.blif
time = 29850263 us
--------------- round 6 ---------------
seed = 718809259
maxLevel = 1
[174151] is replaced by n312 with inverter with estimated error 0
error = 0
area = 1067
delay = 44.1
#gates = 487
output circuit appNtk/wal8_6_0_1067_44.1.blif
time = 35705214 us
--------------- round 7 ---------------
seed = 1798961160
maxLevel = 1
[174713] is replaced by [174337] with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 486
output circuit appNtk/wal8_7_0_1065_43.1.blif
time = 41575015 us
--------------- round 8 ---------------
seed = 922879665
maxLevel = 1
[174867] is replaced by [175015] with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 485
output circuit appNtk/wal8_8_0_1063_43.1.blif
time = 47409578 us
--------------- round 9 ---------------
seed = 3145550186
maxLevel = 1
n109 is replaced by [174183] with inverter with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 484
output circuit appNtk/wal8_9_0_1061_43.1.blif
time = 53238196 us
--------------- round 10 ---------------
seed = 3217299014
maxLevel = 1
[174864] is replaced by [175953] with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit appNtk/wal8_10_0_1059_43.1.blif
time = 59039581 us
--------------- round 11 ---------------
seed = 448770450
maxLevel = 1
[174846] is replaced by [175969] with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit appNtk/wal8_11_0_1057_43.1.blif
time = 64860116 us
--------------- round 12 ---------------
seed = 3874063868
maxLevel = 1
[174314] is replaced by n382 with inverter with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 482
output circuit appNtk/wal8_12_0_1055_43.1.blif
time = 70643825 us
--------------- round 13 ---------------
seed = 726962600
maxLevel = 1
[175768] is replaced by [174261] with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 76289437 us
--------------- round 14 ---------------
seed = 78104877
maxLevel = 1
[174657] is replaced by [174226] with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 81910314 us
--------------- round 15 ---------------
seed = 3285832029
maxLevel = 1
[174710] is replaced by [174339] with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 87498316 us
--------------- round 16 ---------------
seed = 1891340235
maxLevel = 1
[174849] is replaced by [174333] with estimated error 9e-05
error = 9e-05
area = 1049
delay = 43.1
#gates = 478
output circuit appNtk/wal8_16_9e-05_1049_43.1.blif
time = 93041642 us
--------------- round 17 ---------------
seed = 3087522543
maxLevel = 1
[174799] is replaced by [174274] with estimated error 0.00098
error = 0.00098
area = 1047
delay = 43.1
#gates = 477
output circuit appNtk/wal8_17_0.00098_1047_43.1.blif
time = 98578165 us
--------------- round 18 ---------------
seed = 1355217625
maxLevel = 1
[174830] is replaced by [174310] with estimated error 0.00321
error = 0.00321
area = 1045
delay = 43.1
#gates = 476
output circuit appNtk/wal8_18_0.00321_1045_43.1.blif
time = 104096074 us
--------------- round 19 ---------------
seed = 1058664651
maxLevel = 1
[174777] is replaced by one with estimated error 0.00537
error = 0.00537
area = 1043
delay = 43.1
#gates = 475
output circuit appNtk/wal8_19_0.00537_1043_43.1.blif
time = 109564515 us
--------------- round 20 ---------------
seed = 2563783264
maxLevel = 1
[175076] is replaced by n413 with estimated error 0.00554
error = 0.00554
area = 1042
delay = 43.1
#gates = 474
output circuit appNtk/wal8_20_0.00554_1042_43.1.blif
time = 115080882 us
--------------- round 21 ---------------
seed = 1008465983
maxLevel = 1
[174702] is replaced by [174333] with estimated error 0.00713
error = 0.00713
area = 1041
delay = 43.1
#gates = 473
output circuit appNtk/wal8_21_0.00713_1041_43.1.blif
time = 120517783 us
--------------- round 22 ---------------
seed = 1188558636
maxLevel = 1
exceed error bound
