#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 11 16:27:42 2023
# Process ID: 7588
# Current directory: D:/three_verilog/Uart_ddr3_Hdmi/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17000 D:\three_verilog\Uart_ddr3_Hdmi\project_1\project_1.xpr
# Log file: D:/three_verilog/Uart_ddr3_Hdmi/project_1/vivado.log
# Journal file: D:/three_verilog/Uart_ddr3_Hdmi/project_1\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/FIFO_Ctrl.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/three_verilog/MIG_Learn/ch13/ch13/project_1/project_1.srcs/sources_1/fifo_ctrl.v] -no_script -reset -force -quiet
remove_files  {D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/FIFO_Ctrl.v D:/three_verilog/MIG_Learn/ch13/ch13/project_1/project_1.srcs/sources_1/fifo_ctrl.v}
export_ip_user_files -of_objects  [get_files D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj] -no_script -reset -force -quiet
remove_files  D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/impl_1/Uart2DDR3_top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/impl_1/Uart2DDR3_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
close_hw_manager
create_peripheral xilinx.com user myip 1.0 -dir D:/three_verilog/Uart_ddr3_Hdmi/project_1/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property  ip_repo_paths  D:/three_verilog/Uart_ddr3_Hdmi/project_1/../ip_repo/myip_1_0 [current_project]
update_ip_catalog -rebuild
