// Seed: 1102512455
module module_0 (
    output tri id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wor id_4
    , id_22,
    input tri0 id_5
    , id_23,
    output wor id_6,
    output wire id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    output tri0 id_13,
    input tri id_14,
    input tri0 id_15,
    output uwire id_16,
    output supply0 id_17,
    output wand id_18,
    input wor id_19,
    input tri0 id_20
);
  wire id_24;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  wor  id_2
);
  wire [-1 : -1] id_4;
  assign id_0 = -1;
  assign id_0 = id_2;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
