These are files from the Altium Designer for the Schematic and the Layout. 

- The "Board Information Report.txt" contains has information on the total number of components (352), connections (753), cooper utilization (87%, 91%, 92%, 92%), number of vias (289), etc.
- The "Project Outputs for SMPS.zip" is a final with all the gerber files that can be used to fabricate the board to manufacture the board. The settings chosen are specifically for JLC PCB.
- The "SMPS.zip" contains the Altium files (schematic, layout, etc.).
- The schematic was exported to the "SMPS_Schematic.pdf" file as a SmartPDF from Altium Designer so the nets are active links. 

# Layout
## Components 
![Layout_Components](/Altium%20Designer%20Files/Altium%20Images/Layout_Components.png)

This image shows all the components and all the traces on the board.

## Top Layer
![Layout_Top_Layer](/Altium%20Designer%20Files/Altium%20Images/Layout_Top_Layer.png)

This image shows all of the top layer polygon pours.

## Layer 1
![Layout_Layer_1](/Altium%20Designer%20Files/Altium%20Images/Layout_Layer_1.png)

This image shows all of the layer 1 polygon pours.

## Layer 2
![Layout_Layer_2](/Altium%20Designer%20Files/Altium%20Images/Layout_Layer_2.png)

This image shows all of the layer 2 polygon pours.

## Bottom Layer
![Layout_Bottom_Layer](/Altium%20Designer%20Files/Altium%20Images/Layout_Bottom_Layer.png)

This image shows all of the bottom layer polygon pours.

## Top 3D View
![Layout_3D](/Altium%20Designer%20Files/Altium%20Images/Layout_3D_Top.png)

This image shows the top 3D view of the board.

## Bottom 3D View
![Layout_3D](/Altium%20Designer%20Files/Altium%20Images/Layout_3D_Bottom.png)

This image shows the bottom 3D view of the board.