{"size":21,"items":{"ariane_tb.png":"docs\\VerifStrat\\images\\ariane_tb.png","CV32E_VE_phase1.png":"docs\\VerifStrat\\images\\CV32E_VE_phase1.png","CV32E_VE_phase2.png":"docs\\VerifStrat\\images\\CV32E_VE_phase2.png","CV32E_VE_phase3.png":"docs\\VerifStrat\\images\\CV32E_VE_phase3.png","ibex-ve.png":"docs\\VerifStrat\\images\\ibex-ve.png","insn_regs_write_queue.png":"docs\\VerifStrat\\images\\insn_regs_write_queue.png","MemoryModelTestbench.png":"docs\\VerifStrat\\images\\MemoryModelTestbench.png","openhw-circle.svg":"docs\\VerifStrat\\images\\openhw-circle.svg","openhw-landscape.svg":"docs\\VerifStrat\\images\\openhw-landscape.svg","ri5cy_tb.png":"docs\\VerifStrat\\images\\ri5cy_tb.png","rvfi_rvvi_csr_check.png":"docs\\VerifStrat\\images\\rvfi_rvvi_csr_check.png","rvfi_rvvi_instruction_check.png":"docs\\VerifStrat\\images\\rvfi_rvvi_instruction_check.png","rvfi_rvvi_interrupt.png":"docs\\VerifStrat\\images\\rvfi_rvvi_interrupt.png","rvfi_rvvi_scoreboard.png":"docs\\VerifStrat\\images\\rvfi_rvvi_scoreboard.png","rvvi_state.png":"docs\\VerifStrat\\images\\rvvi_state.png","step_compare_sequence1.png":"docs\\VerifStrat\\images\\step_compare_sequence1.png","SubsystemWrapper.png":"docs\\VerifStrat\\images\\SubsystemWrapper.png","TestProgramEnvironment.png":"docs\\VerifStrat\\images\\TestProgramEnvironment.png","type1.png":"docs\\VerifStrat\\images\\type1.png","type4.png":"docs\\VerifStrat\\images\\type4.png","VerifStratFigs.odg":"docs\\VerifStrat\\images\\VerifStratFigs.odg"}}