#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7feb27e60050 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7feb27e257d0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7feb27e7f220_0 .var "Clk", 0 0;
v0x7feb27e7f3c0_0 .var "Reset", 0 0;
v0x7feb27e7f450_0 .var "Start", 0 0;
v0x7feb27e7f4e0_0 .var/i "counter", 31 0;
v0x7feb27e7f570_0 .var/i "flush", 31 0;
v0x7feb27e7f640_0 .var/i "i", 31 0;
v0x7feb27e7f6e0_0 .var/i "outfile", 31 0;
v0x7feb27e7f790_0 .var/i "stall", 31 0;
S_0x7feb27e27bb0 .scope module, "CPU" "CPU" 2 14, 3 3 0, S_0x7feb27e60050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7feb27e7edc0_0 .net *"_ivl_12", 6 0, L_0x7feb27e82cc0;  1 drivers
v0x7feb27e7ee50_0 .net *"_ivl_13", 2 0, L_0x7feb27e81440;  1 drivers
v0x7feb27e7eee0_0 .net *"_ivl_4", 30 0, L_0x7feb27e7fc20;  1 drivers
L_0x7feb27d63050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feb27e7ef70_0 .net *"_ivl_6", 0 0, L_0x7feb27d63050;  1 drivers
v0x7feb27e7f000_0 .net "clk_i", 0 0, v0x7feb27e7f220_0;  1 drivers
v0x7feb27e7f0d0_0 .net "rst_i", 0 0, v0x7feb27e7f3c0_0;  1 drivers
v0x7feb27e7f160_0 .net "start_i", 0 0, v0x7feb27e7f450_0;  1 drivers
L_0x7feb27e7fd00 .concat [ 1 31 0 0], L_0x7feb27d63050, L_0x7feb27e7fc20;
L_0x7feb27e82f60 .concat [ 3 7 0 0], L_0x7feb27e81440, L_0x7feb27e82cc0;
S_0x7feb27e27d20 .scope module, "ALU" "ALU" 3 106, 4 3 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7feb27e67ae0_0 .net "ALUCtrl_i", 2 0, v0x7feb27e722d0_0;  1 drivers
v0x7feb27e71de0_0 .net/s "data1_i", 31 0, v0x7feb27e7ba70_0;  1 drivers
v0x7feb27e71e90_0 .net/s "data2_i", 31 0, v0x7feb27e7c110_0;  1 drivers
v0x7feb27e71f50_0 .var/s "data_o", 31 0;
E_0x7feb27e66fd0 .event edge, v0x7feb27e67ae0_0, v0x7feb27e71de0_0, v0x7feb27e71e90_0;
S_0x7feb27e72060 .scope module, "ALU_Control" "ALU_Control" 3 113, 5 3 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7feb27e722d0_0 .var "ALUCtrl_o", 2 0;
v0x7feb27e723a0_0 .net "ALUOp_i", 1 0, v0x7feb27e76cb0_0;  1 drivers
v0x7feb27e72440_0 .net *"_ivl_1", 2 0, L_0x7feb27e820c0;  1 drivers
v0x7feb27e72500_0 .net "funct3", 0 0, L_0x7feb27e826e0;  1 drivers
v0x7feb27e725a0_0 .net "funct_i", 9 0, v0x7feb27e77cc0_0;  1 drivers
E_0x7feb27e72280 .event edge, v0x7feb27e723a0_0, v0x7feb27e72500_0, v0x7feb27e725a0_0;
L_0x7feb27e820c0 .part v0x7feb27e77cc0_0, 0, 3;
L_0x7feb27e826e0 .part L_0x7feb27e820c0, 0, 1;
S_0x7feb27e726c0 .scope module, "Add_PC" "Adder" 3 27, 6 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7feb27e728f0_0 .net/s "data1_i", 31 0, v0x7feb27e7d9c0_0;  1 drivers
L_0x7feb27d63008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7feb27e729a0_0 .net/s "data2_i", 31 0, L_0x7feb27d63008;  1 drivers
v0x7feb27e72a50_0 .net/s "data_o", 31 0, L_0x7feb27e7f920;  1 drivers
L_0x7feb27e7f920 .arith/sum 32, v0x7feb27e7d9c0_0, L_0x7feb27d63008;
S_0x7feb27e72b60 .scope module, "Add_PC_Branch" "Adder" 3 33, 6 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7feb27e72d70_0 .net/s "data1_i", 31 0, L_0x7feb27e7fd00;  1 drivers
v0x7feb27e72e30_0 .net/s "data2_i", 31 0, v0x7feb27e76890_0;  1 drivers
v0x7feb27e72ee0_0 .net/s "data_o", 31 0, L_0x7feb27e7fae0;  1 drivers
L_0x7feb27e7fae0 .arith/sum 32, L_0x7feb27e7fd00, v0x7feb27e76890_0;
S_0x7feb27e72ff0 .scope module, "Control" "Control" 3 15, 7 3 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7feb27e73350_0 .var "ALUOp_o", 1 0;
v0x7feb27e73410_0 .var "ALUSrc_o", 0 0;
v0x7feb27e734b0_0 .var "Branch_o", 0 0;
v0x7feb27e73540_0 .var "MemRead_o", 0 0;
v0x7feb27e735e0_0 .var "MemWrite_o", 0 0;
v0x7feb27e736c0_0 .var "MemtoReg_o", 0 0;
v0x7feb27e73760_0 .net "NoOp_i", 0 0, v0x7feb27e761f0_0;  1 drivers
v0x7feb27e73800_0 .net "Op_i", 6 0, L_0x7feb27e7f840;  1 drivers
v0x7feb27e738b0_0 .var "RegWrite_o", 0 0;
E_0x7feb27e73320 .event edge, v0x7feb27e73760_0, v0x7feb27e73800_0;
S_0x7feb27e73a90 .scope module, "Data_Memory" "Data_Memory" 3 119, 8 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7feb27e73cd0_0 .net "MemRead_i", 0 0, v0x7feb27e74d20_0;  1 drivers
v0x7feb27e73d80_0 .net "MemWrite_i", 0 0, v0x7feb27e74e40_0;  1 drivers
v0x7feb27e73e20_0 .net *"_ivl_0", 31 0, L_0x7feb27e82780;  1 drivers
v0x7feb27e73ee0_0 .net *"_ivl_2", 31 0, L_0x7feb27e828c0;  1 drivers
v0x7feb27e73f90_0 .net *"_ivl_4", 29 0, L_0x7feb27e82820;  1 drivers
L_0x7feb27d63248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb27e74080_0 .net *"_ivl_6", 1 0, L_0x7feb27d63248;  1 drivers
L_0x7feb27d63290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feb27e74130_0 .net/2u *"_ivl_8", 31 0, L_0x7feb27d63290;  1 drivers
v0x7feb27e741e0_0 .net "addr_i", 31 0, v0x7feb27e74a60_0;  1 drivers
v0x7feb27e74290_0 .net "clk_i", 0 0, v0x7feb27e7f220_0;  alias, 1 drivers
v0x7feb27e743a0_0 .net "data_i", 31 0, v0x7feb27e74ba0_0;  1 drivers
v0x7feb27e74440_0 .net "data_o", 31 0, L_0x7feb27e829e0;  1 drivers
v0x7feb27e744f0 .array "memory", 1023 0, 31 0;
E_0x7feb27e73c90 .event posedge, v0x7feb27e74290_0;
L_0x7feb27e82780 .array/port v0x7feb27e744f0, L_0x7feb27e828c0;
L_0x7feb27e82820 .part v0x7feb27e74a60_0, 2, 30;
L_0x7feb27e828c0 .concat [ 30 2 0 0], L_0x7feb27e82820, L_0x7feb27d63248;
L_0x7feb27e829e0 .functor MUXZ 32, L_0x7feb27d63290, L_0x7feb27e82780, v0x7feb27e74d20_0, C4<>;
S_0x7feb27e74620 .scope module, "EXMEM" "EXMEM" 3 193, 9 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 32 "ALUResult_i";
    .port_info 6 /INPUT 32 "MUX_B_i";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 32 "ALUResult_o";
    .port_info 13 /OUTPUT 32 "MUX_B_o";
    .port_info 14 /OUTPUT 5 "RDaddr_o";
v0x7feb27e749d0_0 .net/s "ALUResult_i", 31 0, v0x7feb27e71f50_0;  1 drivers
v0x7feb27e74a60_0 .var/s "ALUResult_o", 31 0;
v0x7feb27e74af0_0 .net/s "MUX_B_i", 31 0, v0x7feb27e7c7c0_0;  1 drivers
v0x7feb27e74ba0_0 .var/s "MUX_B_o", 31 0;
v0x7feb27e74c50_0 .net "MemRead_i", 0 0, v0x7feb27e76f50_0;  1 drivers
v0x7feb27e74d20_0 .var "MemRead_o", 0 0;
v0x7feb27e74db0_0 .net "MemWrite_i", 0 0, v0x7feb27e770b0_0;  1 drivers
v0x7feb27e74e40_0 .var "MemWrite_o", 0 0;
v0x7feb27e74ef0_0 .net "MemtoReg_i", 0 0, v0x7feb27e77290_0;  1 drivers
v0x7feb27e75000_0 .var "MemtoReg_o", 0 0;
v0x7feb27e750a0_0 .net "RDaddr_i", 4 0, v0x7feb27e773b0_0;  1 drivers
v0x7feb27e75150_0 .var "RDaddr_o", 4 0;
v0x7feb27e75200_0 .net "RegWrite_i", 0 0, v0x7feb27e77890_0;  1 drivers
v0x7feb27e752a0_0 .var "RegWrite_o", 0 0;
v0x7feb27e75340_0 .net "clk_i", 0 0, v0x7feb27e7f220_0;  alias, 1 drivers
S_0x7feb27e75510 .scope module, "Forward_Unit" "Forward_Unit" 3 138, 10 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i";
    .port_info 1 /INPUT 5 "MemRd_i";
    .port_info 2 /INPUT 1 "WBRegWrite_i";
    .port_info 3 /INPUT 5 "WBRd_i";
    .port_info 4 /INPUT 5 "EXRs1_i";
    .port_info 5 /INPUT 5 "EXRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7feb27e75840_0 .net "EXRs1_i", 4 0, v0x7feb27e77510_0;  1 drivers
v0x7feb27e75900_0 .net "EXRs2_i", 4 0, v0x7feb27e77630_0;  1 drivers
v0x7feb27e759a0_0 .var "ForwardA_o", 1 0;
v0x7feb27e75a30_0 .var "ForwardB_o", 1 0;
v0x7feb27e75ac0_0 .net "MemRd_i", 4 0, v0x7feb27e75150_0;  1 drivers
v0x7feb27e75b90_0 .net "MemRegWrite_i", 0 0, v0x7feb27e752a0_0;  1 drivers
v0x7feb27e75c40_0 .net "WBRd_i", 4 0, v0x7feb27e7b080_0;  1 drivers
v0x7feb27e75cd0_0 .net "WBRegWrite_i", 0 0, v0x7feb27e7b350_0;  1 drivers
E_0x7feb27e757d0/0 .event edge, v0x7feb27e752a0_0, v0x7feb27e75150_0, v0x7feb27e75840_0, v0x7feb27e75900_0;
E_0x7feb27e757d0/1 .event edge, v0x7feb27e75cd0_0, v0x7feb27e75c40_0;
E_0x7feb27e757d0 .event/or E_0x7feb27e757d0/0, E_0x7feb27e757d0/1;
S_0x7feb27e75e20 .scope module, "Hazard_Detection" "Hazard_Detection" 3 128, 11 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i";
    .port_info 1 /INPUT 5 "data2_i";
    .port_info 2 /INPUT 5 "data3_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x7feb27e76130_0 .net "MemRead_i", 0 0, v0x7feb27e76f50_0;  alias, 1 drivers
v0x7feb27e761f0_0 .var "NoOp_o", 0 0;
v0x7feb27e762a0_0 .var "PCWrite_o", 0 0;
v0x7feb27e76350_0 .var "Stall_o", 0 0;
v0x7feb27e763e0_0 .net "data1_i", 4 0, L_0x7feb27e82b80;  1 drivers
v0x7feb27e764c0_0 .net "data2_i", 4 0, L_0x7feb27e82c20;  1 drivers
v0x7feb27e76570_0 .net "data3_i", 4 0, v0x7feb27e773b0_0;  alias, 1 drivers
E_0x7feb27e756d0 .event edge, v0x7feb27e74c50_0, v0x7feb27e763e0_0, v0x7feb27e750a0_0, v0x7feb27e764c0_0;
S_0x7feb27e766b0 .scope module, "IDEX" "IDEX" 3 159, 12 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /INPUT 1 "ALUSrc_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "data1_i";
    .port_info 8 /INPUT 32 "data2_i";
    .port_info 9 /INPUT 32 "imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "RS1addr_i";
    .port_info 12 /INPUT 5 "RS2addr_i";
    .port_info 13 /INPUT 5 "RDaddr_i";
    .port_info 14 /OUTPUT 2 "ALUOp_o";
    .port_info 15 /OUTPUT 1 "ALUSrc_o";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 32 "data1_o";
    .port_info 21 /OUTPUT 32 "data2_o";
    .port_info 22 /OUTPUT 32 "imm_o";
    .port_info 23 /OUTPUT 10 "funct_o";
    .port_info 24 /OUTPUT 5 "RS1addr_o";
    .port_info 25 /OUTPUT 5 "RS2addr_o";
    .port_info 26 /OUTPUT 5 "RDaddr_o";
v0x7feb27e76be0_0 .net "ALUOp_i", 1 0, v0x7feb27e73350_0;  1 drivers
v0x7feb27e76cb0_0 .var "ALUOp_o", 1 0;
v0x7feb27e76d40_0 .net "ALUSrc_i", 0 0, v0x7feb27e73410_0;  1 drivers
v0x7feb27e76df0_0 .var "ALUSrc_o", 0 0;
v0x7feb27e76e80_0 .net "MemRead_i", 0 0, v0x7feb27e73540_0;  1 drivers
v0x7feb27e76f50_0 .var "MemRead_o", 0 0;
v0x7feb27e77020_0 .net "MemWrite_i", 0 0, v0x7feb27e735e0_0;  1 drivers
v0x7feb27e770b0_0 .var "MemWrite_o", 0 0;
v0x7feb27e77160_0 .net "MemtoReg_i", 0 0, v0x7feb27e736c0_0;  1 drivers
v0x7feb27e77290_0 .var "MemtoReg_o", 0 0;
v0x7feb27e77320_0 .net "RDaddr_i", 4 0, L_0x7feb27e83210;  1 drivers
v0x7feb27e773b0_0 .var "RDaddr_o", 4 0;
v0x7feb27e77480_0 .net "RS1addr_i", 4 0, L_0x7feb27e83080;  1 drivers
v0x7feb27e77510_0 .var "RS1addr_o", 4 0;
v0x7feb27e775a0_0 .net "RS2addr_i", 4 0, L_0x7feb27e83120;  1 drivers
v0x7feb27e77630_0 .var "RS2addr_o", 4 0;
v0x7feb27e776e0_0 .net "RegWrite_i", 0 0, v0x7feb27e738b0_0;  1 drivers
v0x7feb27e77890_0 .var "RegWrite_o", 0 0;
v0x7feb27e77920_0 .net "clk_i", 0 0, v0x7feb27e7f220_0;  alias, 1 drivers
v0x7feb27e779b0_0 .net/s "data1_i", 31 0, L_0x7feb27e80580;  1 drivers
v0x7feb27e77a40_0 .var/s "data1_o", 31 0;
v0x7feb27e77ad0_0 .net/s "data2_i", 31 0, L_0x7feb27e80b70;  1 drivers
v0x7feb27e77b60_0 .var/s "data2_o", 31 0;
v0x7feb27e77c10_0 .net "funct_i", 9 0, L_0x7feb27e82f60;  1 drivers
v0x7feb27e77cc0_0 .var "funct_o", 9 0;
v0x7feb27e77d60_0 .net/s "imm_i", 31 0, L_0x7feb27e82330;  1 drivers
v0x7feb27e77e00_0 .var/s "imm_o", 31 0;
S_0x7feb27e78140 .scope module, "IFID" "IFID" 3 149, 13 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Stall_i";
    .port_info 2 /INPUT 1 "Flush_i";
    .port_info 3 /INPUT 32 "PC_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /OUTPUT 32 "instr_o";
v0x7feb27e783f0_0 .net "Flush_i", 0 0, v0x7feb27e78dc0_0;  1 drivers
v0x7feb27e784a0_0 .net "PC_i", 31 0, v0x7feb27e7d9c0_0;  alias, 1 drivers
v0x7feb27e76890_0 .var "PC_o", 31 0;
v0x7feb27e78560_0 .net "Stall_i", 0 0, v0x7feb27e76350_0;  1 drivers
v0x7feb27e78610_0 .net "clk_i", 0 0, v0x7feb27e7f220_0;  alias, 1 drivers
v0x7feb27e786e0_0 .net "instr_i", 31 0, L_0x7feb27e80120;  1 drivers
v0x7feb27e78770_0 .var "instr_o", 31 0;
L_0x7feb27e7f840 .part v0x7feb27e78770_0, 0, 7;
L_0x7feb27e80c90 .part v0x7feb27e78770_0, 15, 5;
L_0x7feb27e80d30 .part v0x7feb27e78770_0, 20, 5;
L_0x7feb27e82b80 .part v0x7feb27e78770_0, 15, 5;
L_0x7feb27e82c20 .part v0x7feb27e78770_0, 20, 5;
L_0x7feb27e82cc0 .part v0x7feb27e78770_0, 25, 7;
L_0x7feb27e81440 .part v0x7feb27e78770_0, 12, 3;
L_0x7feb27e83080 .part v0x7feb27e78770_0, 15, 5;
L_0x7feb27e83120 .part v0x7feb27e78770_0, 20, 5;
L_0x7feb27e83210 .part v0x7feb27e78770_0, 7, 5;
S_0x7feb27e788b0 .scope module, "If_Branch" "If_Branch" 3 225, 14 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "Branch_i";
    .port_info 3 /OUTPUT 1 "data_o";
v0x7feb27e78b30_0 .net "Branch_i", 0 0, v0x7feb27e734b0_0;  1 drivers
v0x7feb27e78bf0_0 .var "compare", 0 0;
v0x7feb27e78c80_0 .net/s "data1_i", 31 0, L_0x7feb27e80580;  alias, 1 drivers
v0x7feb27e78d10_0 .net/s "data2_i", 31 0, L_0x7feb27e80b70;  alias, 1 drivers
v0x7feb27e78dc0_0 .var "data_o", 0 0;
E_0x7feb27e78ad0 .event edge, v0x7feb27e779b0_0, v0x7feb27e77ad0_0, v0x7feb27e78bf0_0, v0x7feb27e734b0_0;
S_0x7feb27e78ed0 .scope module, "Imm_Gen" "Imm_Gen" 3 101, 15 3 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7feb27e790d0_0 .net *"_ivl_11", 0 0, L_0x7feb27e81070;  1 drivers
v0x7feb27e79180_0 .net *"_ivl_14", 11 0, L_0x7feb27e81180;  1 drivers
L_0x7feb27d63200 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7feb27e79220_0 .net/2u *"_ivl_15", 6 0, L_0x7feb27d63200;  1 drivers
v0x7feb27e792d0_0 .net *"_ivl_17", 0 0, L_0x7feb27e81220;  1 drivers
v0x7feb27e79370_0 .net *"_ivl_20", 6 0, L_0x7feb27e813a0;  1 drivers
v0x7feb27e79460_0 .net *"_ivl_22", 4 0, L_0x7feb27e81540;  1 drivers
v0x7feb27e79510_0 .net *"_ivl_23", 11 0, L_0x7feb27e815e0;  1 drivers
v0x7feb27e795c0_0 .net *"_ivl_26", 0 0, L_0x7feb27e816c0;  1 drivers
v0x7feb27e79670_0 .net *"_ivl_28", 0 0, L_0x7feb27e817c0;  1 drivers
L_0x7feb27d63170 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7feb27e79780_0 .net/2u *"_ivl_3", 6 0, L_0x7feb27d63170;  1 drivers
v0x7feb27e79830_0 .net *"_ivl_30", 5 0, L_0x7feb27e81860;  1 drivers
v0x7feb27e798e0_0 .net *"_ivl_32", 3 0, L_0x7feb27e81970;  1 drivers
v0x7feb27e79990_0 .net *"_ivl_33", 11 0, L_0x7feb27e81a10;  1 drivers
v0x7feb27e79a40_0 .net *"_ivl_35", 11 0, L_0x7feb27e81bf0;  1 drivers
v0x7feb27e79af0_0 .net *"_ivl_37", 11 0, L_0x7feb27e81d10;  1 drivers
v0x7feb27e79ba0_0 .net *"_ivl_42", 0 0, L_0x7feb27e81fe0;  1 drivers
v0x7feb27e79c50_0 .net *"_ivl_43", 19 0, L_0x7feb27e82160;  1 drivers
v0x7feb27e79de0_0 .net *"_ivl_5", 0 0, L_0x7feb27e80ef0;  1 drivers
v0x7feb27e79e70_0 .net *"_ivl_8", 11 0, L_0x7feb27e80fd0;  1 drivers
L_0x7feb27d631b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7feb27e79f10_0 .net/2u *"_ivl_9", 6 0, L_0x7feb27d631b8;  1 drivers
v0x7feb27e79fc0_0 .net/s "data_i", 31 0, v0x7feb27e78770_0;  1 drivers
v0x7feb27e7a080_0 .net/s "data_o", 31 0, L_0x7feb27e82330;  alias, 1 drivers
v0x7feb27e7a110_0 .net "imme", 11 0, L_0x7feb27e81e80;  1 drivers
v0x7feb27e7a1a0_0 .net "opcode", 6 0, L_0x7feb27e80e50;  1 drivers
L_0x7feb27e7fc20 .part L_0x7feb27e82330, 0, 31;
L_0x7feb27e80e50 .part v0x7feb27e78770_0, 0, 7;
L_0x7feb27e80ef0 .cmp/eq 7, L_0x7feb27e80e50, L_0x7feb27d63170;
L_0x7feb27e80fd0 .part v0x7feb27e78770_0, 20, 12;
L_0x7feb27e81070 .cmp/eq 7, L_0x7feb27e80e50, L_0x7feb27d631b8;
L_0x7feb27e81180 .part v0x7feb27e78770_0, 20, 12;
L_0x7feb27e81220 .cmp/eq 7, L_0x7feb27e80e50, L_0x7feb27d63200;
L_0x7feb27e813a0 .part v0x7feb27e78770_0, 25, 7;
L_0x7feb27e81540 .part v0x7feb27e78770_0, 7, 5;
L_0x7feb27e815e0 .concat [ 5 7 0 0], L_0x7feb27e81540, L_0x7feb27e813a0;
L_0x7feb27e816c0 .part v0x7feb27e78770_0, 31, 1;
L_0x7feb27e817c0 .part v0x7feb27e78770_0, 7, 1;
L_0x7feb27e81860 .part v0x7feb27e78770_0, 25, 6;
L_0x7feb27e81970 .part v0x7feb27e78770_0, 8, 4;
L_0x7feb27e81a10 .concat [ 4 6 1 1], L_0x7feb27e81970, L_0x7feb27e81860, L_0x7feb27e817c0, L_0x7feb27e816c0;
L_0x7feb27e81bf0 .functor MUXZ 12, L_0x7feb27e81a10, L_0x7feb27e815e0, L_0x7feb27e81220, C4<>;
L_0x7feb27e81d10 .functor MUXZ 12, L_0x7feb27e81bf0, L_0x7feb27e81180, L_0x7feb27e81070, C4<>;
L_0x7feb27e81e80 .functor MUXZ 12, L_0x7feb27e81d10, L_0x7feb27e80fd0, L_0x7feb27e80ef0, C4<>;
L_0x7feb27e81fe0 .part L_0x7feb27e81e80, 11, 1;
LS_0x7feb27e82160_0_0 .concat [ 1 1 1 1], L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0;
LS_0x7feb27e82160_0_4 .concat [ 1 1 1 1], L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0;
LS_0x7feb27e82160_0_8 .concat [ 1 1 1 1], L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0;
LS_0x7feb27e82160_0_12 .concat [ 1 1 1 1], L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0;
LS_0x7feb27e82160_0_16 .concat [ 1 1 1 1], L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0, L_0x7feb27e81fe0;
LS_0x7feb27e82160_1_0 .concat [ 4 4 4 4], LS_0x7feb27e82160_0_0, LS_0x7feb27e82160_0_4, LS_0x7feb27e82160_0_8, LS_0x7feb27e82160_0_12;
LS_0x7feb27e82160_1_4 .concat [ 4 0 0 0], LS_0x7feb27e82160_0_16;
L_0x7feb27e82160 .concat [ 16 4 0 0], LS_0x7feb27e82160_1_0, LS_0x7feb27e82160_1_4;
L_0x7feb27e82330 .concat [ 12 20 0 0], L_0x7feb27e81e80, L_0x7feb27e82160;
S_0x7feb27e7a230 .scope module, "Instruction_Memory" "Instruction_Memory" 3 48, 16 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7feb27e80120 .functor BUFZ 32, L_0x7feb27e7fe60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7feb27e7a420_0 .net *"_ivl_0", 31 0, L_0x7feb27e7fe60;  1 drivers
v0x7feb27e7a4e0_0 .net *"_ivl_2", 31 0, L_0x7feb27e7ffa0;  1 drivers
v0x7feb27e7a590_0 .net *"_ivl_4", 29 0, L_0x7feb27e7ff00;  1 drivers
L_0x7feb27d63098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb27e7a650_0 .net *"_ivl_6", 1 0, L_0x7feb27d63098;  1 drivers
v0x7feb27e7a700_0 .net "addr_i", 31 0, v0x7feb27e7d9c0_0;  alias, 1 drivers
v0x7feb27e7a820_0 .net "instr_o", 31 0, L_0x7feb27e80120;  alias, 1 drivers
v0x7feb27e7a8b0 .array "memory", 255 0, 31 0;
L_0x7feb27e7fe60 .array/port v0x7feb27e7a8b0, L_0x7feb27e7ffa0;
L_0x7feb27e7ff00 .part v0x7feb27e7d9c0_0, 2, 30;
L_0x7feb27e7ffa0 .concat [ 30 2 0 0], L_0x7feb27e7ff00, L_0x7feb27d63098;
S_0x7feb27e7a960 .scope module, "MEMWB" "MEMWB" 3 211, 17 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALUResult_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "RDaddr_o";
v0x7feb27e7ac90_0 .net/s "ALUResult_i", 31 0, v0x7feb27e74a60_0;  alias, 1 drivers
v0x7feb27e7ad70_0 .var/s "ALUResult_o", 31 0;
v0x7feb27e7ae10_0 .net "MemtoReg_i", 0 0, v0x7feb27e75000_0;  1 drivers
v0x7feb27e7aee0_0 .var "MemtoReg_o", 0 0;
v0x7feb27e7af70_0 .net "RDaddr_i", 4 0, v0x7feb27e75150_0;  alias, 1 drivers
v0x7feb27e7b080_0 .var "RDaddr_o", 4 0;
v0x7feb27e7b110_0 .net/s "ReadData_i", 31 0, L_0x7feb27e829e0;  alias, 1 drivers
v0x7feb27e7b1a0_0 .var/s "ReadData_o", 31 0;
v0x7feb27e7b240_0 .net "RegWrite_i", 0 0, v0x7feb27e752a0_0;  alias, 1 drivers
v0x7feb27e7b350_0 .var "RegWrite_o", 0 0;
v0x7feb27e7b3e0_0 .net "clk_i", 0 0, v0x7feb27e7f220_0;  alias, 1 drivers
S_0x7feb27e7b5f0 .scope module, "MUX_A" "MUX2" 3 85, 18 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7feb27e7b880_0 .net/s "data0_i", 31 0, v0x7feb27e77a40_0;  1 drivers
v0x7feb27e7b950_0 .net/s "data1_i", 31 0, v0x7feb27e7cd70_0;  1 drivers
v0x7feb27e7b9e0_0 .net/s "data2_i", 31 0, v0x7feb27e74a60_0;  alias, 1 drivers
v0x7feb27e7ba70_0 .var/s "data_o", 31 0;
v0x7feb27e7bb00_0 .net "forward_i", 1 0, v0x7feb27e759a0_0;  1 drivers
E_0x7feb27e7b830 .event edge, v0x7feb27e759a0_0, v0x7feb27e77a40_0, v0x7feb27e7b950_0, v0x7feb27e741e0_0;
S_0x7feb27e7bc40 .scope module, "MUX_ALUSrc" "MUX32" 3 64, 19 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7feb27e7bfb0_0 .net/s "data1_i", 31 0, v0x7feb27e7c7c0_0;  alias, 1 drivers
v0x7feb27e7c080_0 .net/s "data2_i", 31 0, v0x7feb27e77e00_0;  1 drivers
v0x7feb27e7c110_0 .var "data_o", 31 0;
v0x7feb27e7c1a0_0 .net "select_i", 0 0, v0x7feb27e76df0_0;  1 drivers
E_0x7feb27e7bf60 .event edge, v0x7feb27e76df0_0, v0x7feb27e77e00_0, v0x7feb27e74af0_0;
S_0x7feb27e7c260 .scope module, "MUX_B" "MUX2" 3 93, 18 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7feb27e7c510_0 .net/s "data0_i", 31 0, v0x7feb27e77b60_0;  1 drivers
v0x7feb27e7c5e0_0 .net/s "data1_i", 31 0, v0x7feb27e7cd70_0;  alias, 1 drivers
v0x7feb27e7c690_0 .net/s "data2_i", 31 0, v0x7feb27e74a60_0;  alias, 1 drivers
v0x7feb27e7c7c0_0 .var/s "data_o", 31 0;
v0x7feb27e7c850_0 .net "forward_i", 1 0, v0x7feb27e75a30_0;  1 drivers
E_0x7feb27e7c4d0 .event edge, v0x7feb27e75a30_0, v0x7feb27e77b60_0, v0x7feb27e7b950_0, v0x7feb27e741e0_0;
S_0x7feb27e7c980 .scope module, "MUX_Mem2Reg" "MUX32" 3 71, 19 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7feb27e7cbf0_0 .net/s "data1_i", 31 0, v0x7feb27e7ad70_0;  1 drivers
v0x7feb27e7ccc0_0 .net/s "data2_i", 31 0, v0x7feb27e7b1a0_0;  1 drivers
v0x7feb27e7cd70_0 .var "data_o", 31 0;
v0x7feb27e7ce60_0 .net "select_i", 0 0, v0x7feb27e7aee0_0;  1 drivers
E_0x7feb27e7c420 .event edge, v0x7feb27e7aee0_0, v0x7feb27e7b1a0_0, v0x7feb27e7ad70_0;
S_0x7feb27e7cf30 .scope module, "MUX_PCSource" "MUX32" 3 78, 19 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7feb27e7d1b0_0 .net/s "data1_i", 31 0, L_0x7feb27e7f920;  alias, 1 drivers
v0x7feb27e7d280_0 .net/s "data2_i", 31 0, L_0x7feb27e7fae0;  alias, 1 drivers
v0x7feb27e7d330_0 .var "data_o", 31 0;
v0x7feb27e7d3e0_0 .net "select_i", 0 0, v0x7feb27e78dc0_0;  alias, 1 drivers
E_0x7feb27e7d150 .event edge, v0x7feb27e783f0_0, v0x7feb27e72ee0_0, v0x7feb27e72a50_0;
S_0x7feb27e7d4f0 .scope module, "PC" "PC" 3 39, 20 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7feb27e7d7c0_0 .net "PCWrite_i", 0 0, v0x7feb27e762a0_0;  1 drivers
v0x7feb27e7d860_0 .net "clk_i", 0 0, v0x7feb27e7f220_0;  alias, 1 drivers
v0x7feb27e7d8f0_0 .net "pc_i", 31 0, v0x7feb27e7d330_0;  1 drivers
v0x7feb27e7d9c0_0 .var "pc_o", 31 0;
v0x7feb27e7da50_0 .net "rst_i", 0 0, v0x7feb27e7f3c0_0;  alias, 1 drivers
v0x7feb27e7db20_0 .net "start_i", 0 0, v0x7feb27e7f450_0;  alias, 1 drivers
E_0x7feb27e7d770 .event posedge, v0x7feb27e7da50_0, v0x7feb27e74290_0;
S_0x7feb27e7dc50 .scope module, "Registers" "Registers" 3 53, 21 1 0, S_0x7feb27e27bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7feb27e802b0 .functor AND 1, L_0x7feb27e80210, v0x7feb27e7b350_0, C4<1>, C4<1>;
L_0x7feb27e80840 .functor AND 1, L_0x7feb27e80720, v0x7feb27e7b350_0, C4<1>, C4<1>;
v0x7feb27e7df10_0 .net "RDaddr_i", 4 0, v0x7feb27e7b080_0;  alias, 1 drivers
v0x7feb27e7dfe0_0 .net "RDdata_i", 31 0, v0x7feb27e7cd70_0;  alias, 1 drivers
v0x7feb27e7e070_0 .net "RS1addr_i", 4 0, L_0x7feb27e80c90;  1 drivers
v0x7feb27e7e100_0 .net "RS1data_o", 31 0, L_0x7feb27e80580;  alias, 1 drivers
v0x7feb27e7e1d0_0 .net "RS2addr_i", 4 0, L_0x7feb27e80d30;  1 drivers
v0x7feb27e7e2a0_0 .net "RS2data_o", 31 0, L_0x7feb27e80b70;  alias, 1 drivers
v0x7feb27e7e380_0 .net "RegWrite_i", 0 0, v0x7feb27e7b350_0;  alias, 1 drivers
v0x7feb27e7e450_0 .net *"_ivl_0", 0 0, L_0x7feb27e80210;  1 drivers
v0x7feb27e7e4e0_0 .net *"_ivl_12", 0 0, L_0x7feb27e80720;  1 drivers
v0x7feb27e7e5f0_0 .net *"_ivl_15", 0 0, L_0x7feb27e80840;  1 drivers
v0x7feb27e7e680_0 .net *"_ivl_16", 31 0, L_0x7feb27e80930;  1 drivers
v0x7feb27e7e710_0 .net *"_ivl_18", 6 0, L_0x7feb27e809d0;  1 drivers
L_0x7feb27d63128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb27e7e7b0_0 .net *"_ivl_21", 1 0, L_0x7feb27d63128;  1 drivers
v0x7feb27e7e860_0 .net *"_ivl_3", 0 0, L_0x7feb27e802b0;  1 drivers
v0x7feb27e7e900_0 .net *"_ivl_4", 31 0, L_0x7feb27e80360;  1 drivers
v0x7feb27e7e9b0_0 .net *"_ivl_6", 6 0, L_0x7feb27e80400;  1 drivers
L_0x7feb27d630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb27e7ea60_0 .net *"_ivl_9", 1 0, L_0x7feb27d630e0;  1 drivers
v0x7feb27e7ebf0_0 .net "clk_i", 0 0, v0x7feb27e7f220_0;  alias, 1 drivers
v0x7feb27e7ec80 .array/s "register", 31 0, 31 0;
L_0x7feb27e80210 .cmp/eq 5, L_0x7feb27e80c90, v0x7feb27e7b080_0;
L_0x7feb27e80360 .array/port v0x7feb27e7ec80, L_0x7feb27e80400;
L_0x7feb27e80400 .concat [ 5 2 0 0], L_0x7feb27e80c90, L_0x7feb27d630e0;
L_0x7feb27e80580 .functor MUXZ 32, L_0x7feb27e80360, v0x7feb27e7cd70_0, L_0x7feb27e802b0, C4<>;
L_0x7feb27e80720 .cmp/eq 5, L_0x7feb27e80d30, v0x7feb27e7b080_0;
L_0x7feb27e80930 .array/port v0x7feb27e7ec80, L_0x7feb27e809d0;
L_0x7feb27e809d0 .concat [ 5 2 0 0], L_0x7feb27e80d30, L_0x7feb27d63128;
L_0x7feb27e80b70 .functor MUXZ 32, L_0x7feb27e80930, v0x7feb27e7cd70_0, L_0x7feb27e80840, C4<>;
    .scope S_0x7feb27e72ff0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e738b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e736c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e735e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e734b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7feb27e72ff0;
T_1 ;
    %wait E_0x7feb27e73320;
    %load/vec4 v0x7feb27e73760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feb27e73350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e738b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e736c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e735e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e734b0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7feb27e73800_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e738b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e736c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e735e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e734b0_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7feb27e73350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e738b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e736c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e735e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e734b0_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feb27e73350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e73410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e738b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e736c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e735e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e734b0_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feb27e73350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e73410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e738b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e736c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e73540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e735e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e734b0_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feb27e73350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e73410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e738b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e736c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e735e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e734b0_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feb27e73350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e73410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e738b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e736c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e73540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e735e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e734b0_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7feb27e7d4f0;
T_2 ;
    %wait E_0x7feb27e7d770;
    %load/vec4 v0x7feb27e7da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb27e7d9c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7feb27e7d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7feb27e7db20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7feb27e7d8f0_0;
    %assign/vec4 v0x7feb27e7d9c0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7feb27e7d9c0_0;
    %assign/vec4 v0x7feb27e7d9c0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7feb27e7dc50;
T_3 ;
    %wait E_0x7feb27e73c90;
    %load/vec4 v0x7feb27e7e380_0;
    %load/vec4 v0x7feb27e7df10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7feb27e7dfe0_0;
    %load/vec4 v0x7feb27e7df10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb27e7ec80, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7feb27e7bc40;
T_4 ;
    %wait E_0x7feb27e7bf60;
    %load/vec4 v0x7feb27e7c1a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7feb27e7bfb0_0;
    %store/vec4 v0x7feb27e7c110_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7feb27e7c080_0;
    %store/vec4 v0x7feb27e7c110_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7feb27e7c980;
T_5 ;
    %wait E_0x7feb27e7c420;
    %load/vec4 v0x7feb27e7ce60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7feb27e7cbf0_0;
    %store/vec4 v0x7feb27e7cd70_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7feb27e7ccc0_0;
    %store/vec4 v0x7feb27e7cd70_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7feb27e7cf30;
T_6 ;
    %wait E_0x7feb27e7d150;
    %load/vec4 v0x7feb27e7d3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7feb27e7d1b0_0;
    %store/vec4 v0x7feb27e7d330_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7feb27e7d280_0;
    %store/vec4 v0x7feb27e7d330_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7feb27e7b5f0;
T_7 ;
    %wait E_0x7feb27e7b830;
    %load/vec4 v0x7feb27e7bb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x7feb27e7b880_0;
    %store/vec4 v0x7feb27e7ba70_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x7feb27e7b950_0;
    %store/vec4 v0x7feb27e7ba70_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7feb27e7b9e0_0;
    %store/vec4 v0x7feb27e7ba70_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7feb27e7c260;
T_8 ;
    %wait E_0x7feb27e7c4d0;
    %load/vec4 v0x7feb27e7c850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x7feb27e7c510_0;
    %store/vec4 v0x7feb27e7c7c0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x7feb27e7c5e0_0;
    %store/vec4 v0x7feb27e7c7c0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7feb27e7c690_0;
    %store/vec4 v0x7feb27e7c7c0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7feb27e27d20;
T_9 ;
    %wait E_0x7feb27e66fd0;
    %load/vec4 v0x7feb27e67ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x7feb27e71de0_0;
    %load/vec4 v0x7feb27e71e90_0;
    %and;
    %store/vec4 v0x7feb27e71f50_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x7feb27e71de0_0;
    %load/vec4 v0x7feb27e71e90_0;
    %xor;
    %store/vec4 v0x7feb27e71f50_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x7feb27e71de0_0;
    %load/vec4 v0x7feb27e71e90_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7feb27e71f50_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x7feb27e71de0_0;
    %load/vec4 v0x7feb27e71e90_0;
    %add;
    %store/vec4 v0x7feb27e71f50_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x7feb27e71de0_0;
    %load/vec4 v0x7feb27e71e90_0;
    %sub;
    %store/vec4 v0x7feb27e71f50_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x7feb27e71de0_0;
    %load/vec4 v0x7feb27e71e90_0;
    %mul;
    %store/vec4 v0x7feb27e71f50_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x7feb27e71de0_0;
    %load/vec4 v0x7feb27e71e90_0;
    %add;
    %store/vec4 v0x7feb27e71f50_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x7feb27e71de0_0;
    %load/vec4 v0x7feb27e71e90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7feb27e71f50_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7feb27e72060;
T_10 ;
    %wait E_0x7feb27e72280;
    %load/vec4 v0x7feb27e723a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7feb27e72500_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7feb27e72500_0;
    %pad/u 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7feb27e725a0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7feb27e722d0_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7feb27e73a90;
T_11 ;
    %wait E_0x7feb27e73c90;
    %load/vec4 v0x7feb27e73d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7feb27e743a0_0;
    %load/vec4 v0x7feb27e741e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb27e744f0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7feb27e75e20;
T_12 ;
    %wait E_0x7feb27e756d0;
    %load/vec4 v0x7feb27e76130_0;
    %load/vec4 v0x7feb27e763e0_0;
    %load/vec4 v0x7feb27e76570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feb27e764c0_0;
    %load/vec4 v0x7feb27e76570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb27e762a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb27e76350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb27e761f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb27e762a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb27e76350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb27e761f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7feb27e75510;
T_13 ;
    %wait E_0x7feb27e757d0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feb27e759a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feb27e75a30_0, 0, 2;
    %load/vec4 v0x7feb27e75b90_0;
    %load/vec4 v0x7feb27e75ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feb27e75ac0_0;
    %load/vec4 v0x7feb27e75840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7feb27e759a0_0, 0, 2;
T_13.0 ;
    %load/vec4 v0x7feb27e75b90_0;
    %load/vec4 v0x7feb27e75ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feb27e75ac0_0;
    %load/vec4 v0x7feb27e75900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7feb27e75a30_0, 0, 2;
T_13.2 ;
    %load/vec4 v0x7feb27e75cd0_0;
    %load/vec4 v0x7feb27e75cd0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feb27e75b90_0;
    %load/vec4 v0x7feb27e75ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feb27e75ac0_0;
    %load/vec4 v0x7feb27e75840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7feb27e75c40_0;
    %load/vec4 v0x7feb27e75840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feb27e759a0_0, 0, 2;
T_13.4 ;
    %load/vec4 v0x7feb27e75cd0_0;
    %load/vec4 v0x7feb27e75cd0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feb27e75b90_0;
    %load/vec4 v0x7feb27e75ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feb27e75ac0_0;
    %load/vec4 v0x7feb27e75900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7feb27e75c40_0;
    %load/vec4 v0x7feb27e75900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7feb27e75a30_0, 0, 2;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7feb27e78140;
T_14 ;
    %wait E_0x7feb27e73c90;
    %load/vec4 v0x7feb27e78560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb27e76890_0, 0;
    %load/vec4 v0x7feb27e78770_0;
    %assign/vec4 v0x7feb27e78770_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7feb27e784a0_0;
    %assign/vec4 v0x7feb27e76890_0, 0;
    %load/vec4 v0x7feb27e783f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb27e78770_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7feb27e786e0_0;
    %assign/vec4 v0x7feb27e78770_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7feb27e766b0;
T_15 ;
    %wait E_0x7feb27e73c90;
    %load/vec4 v0x7feb27e76be0_0;
    %assign/vec4 v0x7feb27e76cb0_0, 0;
    %load/vec4 v0x7feb27e76d40_0;
    %assign/vec4 v0x7feb27e76df0_0, 0;
    %load/vec4 v0x7feb27e776e0_0;
    %assign/vec4 v0x7feb27e77890_0, 0;
    %load/vec4 v0x7feb27e77160_0;
    %assign/vec4 v0x7feb27e77290_0, 0;
    %load/vec4 v0x7feb27e76e80_0;
    %assign/vec4 v0x7feb27e76f50_0, 0;
    %load/vec4 v0x7feb27e77020_0;
    %assign/vec4 v0x7feb27e770b0_0, 0;
    %load/vec4 v0x7feb27e779b0_0;
    %assign/vec4 v0x7feb27e77a40_0, 0;
    %load/vec4 v0x7feb27e77ad0_0;
    %assign/vec4 v0x7feb27e77b60_0, 0;
    %load/vec4 v0x7feb27e77d60_0;
    %assign/vec4 v0x7feb27e77e00_0, 0;
    %load/vec4 v0x7feb27e77c10_0;
    %assign/vec4 v0x7feb27e77cc0_0, 0;
    %load/vec4 v0x7feb27e77480_0;
    %assign/vec4 v0x7feb27e77510_0, 0;
    %load/vec4 v0x7feb27e775a0_0;
    %assign/vec4 v0x7feb27e77630_0, 0;
    %load/vec4 v0x7feb27e77320_0;
    %assign/vec4 v0x7feb27e773b0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7feb27e74620;
T_16 ;
    %wait E_0x7feb27e73c90;
    %load/vec4 v0x7feb27e75200_0;
    %assign/vec4 v0x7feb27e752a0_0, 0;
    %load/vec4 v0x7feb27e74ef0_0;
    %assign/vec4 v0x7feb27e75000_0, 0;
    %load/vec4 v0x7feb27e74c50_0;
    %assign/vec4 v0x7feb27e74d20_0, 0;
    %load/vec4 v0x7feb27e74db0_0;
    %assign/vec4 v0x7feb27e74e40_0, 0;
    %load/vec4 v0x7feb27e749d0_0;
    %assign/vec4 v0x7feb27e74a60_0, 0;
    %load/vec4 v0x7feb27e74af0_0;
    %assign/vec4 v0x7feb27e74ba0_0, 0;
    %load/vec4 v0x7feb27e750a0_0;
    %assign/vec4 v0x7feb27e75150_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7feb27e7a960;
T_17 ;
    %wait E_0x7feb27e73c90;
    %load/vec4 v0x7feb27e7b240_0;
    %assign/vec4 v0x7feb27e7b350_0, 0;
    %load/vec4 v0x7feb27e7ae10_0;
    %assign/vec4 v0x7feb27e7aee0_0, 0;
    %load/vec4 v0x7feb27e7ac90_0;
    %assign/vec4 v0x7feb27e7ad70_0, 0;
    %load/vec4 v0x7feb27e7b110_0;
    %assign/vec4 v0x7feb27e7b1a0_0, 0;
    %load/vec4 v0x7feb27e7af70_0;
    %assign/vec4 v0x7feb27e7b080_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7feb27e788b0;
T_18 ;
    %wait E_0x7feb27e78ad0;
    %load/vec4 v0x7feb27e78c80_0;
    %load/vec4 v0x7feb27e78d10_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb27e78bf0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb27e78bf0_0, 0;
T_18.1 ;
    %load/vec4 v0x7feb27e78bf0_0;
    %load/vec4 v0x7feb27e78b30_0;
    %and;
    %assign/vec4 v0x7feb27e78dc0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7feb27e60050;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x7feb27e7f220_0;
    %inv;
    %store/vec4 v0x7feb27e7f220_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7feb27e60050;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e7f4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e7f790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e7f570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e7f640_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7feb27e7f640_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7feb27e7f640_0;
    %store/vec4a v0x7feb27e7a8b0, 4, 0;
    %load/vec4 v0x7feb27e7f640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb27e7f640_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e7f640_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7feb27e7f640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7feb27e7f640_0;
    %store/vec4a v0x7feb27e744f0, 4, 0;
    %load/vec4 v0x7feb27e7f640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb27e7f640_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7feb27e744f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e7f640_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x7feb27e7f640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7feb27e7f640_0;
    %store/vec4a v0x7feb27e7ec80, 4, 0;
    %load/vec4 v0x7feb27e7f640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb27e7f640_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e76890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e78770_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7feb27e76cb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e76df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e77890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e77290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e76f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e770b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e77a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e77b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e77e00_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7feb27e77cc0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb27e77510_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb27e77630_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb27e773b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e752a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e75000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e74d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e74e40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e74a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e74ba0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb27e75150_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e7b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e7aee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e7ad70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb27e7b1a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb27e7b080_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "testdata_2020/instruction_4.txt", v0x7feb27e7a8b0 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7feb27e7f6e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e7f220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e7f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e7f450_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb27e7f3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb27e7f450_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7feb27e60050;
T_21 ;
    %wait E_0x7feb27e73c90;
    %load/vec4 v0x7feb27e7f4e0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x7feb27e76350_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feb27e734b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7feb27e7f790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb27e7f790_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x7feb27e78dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x7feb27e7f570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb27e7f570_0, 0, 32;
T_21.4 ;
    %vpi_call 2 106 "$fdisplay", v0x7feb27e7f6e0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7feb27e7f4e0_0, v0x7feb27e7f450_0, v0x7feb27e7f790_0, v0x7feb27e7f570_0, v0x7feb27e7d9c0_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7feb27e7f6e0_0, "Registers" {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7feb27e7f6e0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7feb27e7ec80, 0>, &A<v0x7feb27e7ec80, 8>, &A<v0x7feb27e7ec80, 16>, &A<v0x7feb27e7ec80, 24> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7feb27e7f6e0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7feb27e7ec80, 1>, &A<v0x7feb27e7ec80, 9>, &A<v0x7feb27e7ec80, 17>, &A<v0x7feb27e7ec80, 25> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7feb27e7f6e0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7feb27e7ec80, 2>, &A<v0x7feb27e7ec80, 10>, &A<v0x7feb27e7ec80, 18>, &A<v0x7feb27e7ec80, 26> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7feb27e7f6e0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7feb27e7ec80, 3>, &A<v0x7feb27e7ec80, 11>, &A<v0x7feb27e7ec80, 19>, &A<v0x7feb27e7ec80, 27> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7feb27e7f6e0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7feb27e7ec80, 4>, &A<v0x7feb27e7ec80, 12>, &A<v0x7feb27e7ec80, 20>, &A<v0x7feb27e7ec80, 28> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7feb27e7f6e0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7feb27e7ec80, 5>, &A<v0x7feb27e7ec80, 13>, &A<v0x7feb27e7ec80, 21>, &A<v0x7feb27e7ec80, 29> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7feb27e7f6e0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7feb27e7ec80, 6>, &A<v0x7feb27e7ec80, 14>, &A<v0x7feb27e7ec80, 22>, &A<v0x7feb27e7ec80, 30> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7feb27e7f6e0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7feb27e7ec80, 7>, &A<v0x7feb27e7ec80, 15>, &A<v0x7feb27e7ec80, 23>, &A<v0x7feb27e7ec80, 31> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x7feb27e7f6e0_0, "Data Memory: 0x00 = %10d", &A<v0x7feb27e744f0, 0> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7feb27e7f6e0_0, "Data Memory: 0x04 = %10d", &A<v0x7feb27e744f0, 1> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7feb27e7f6e0_0, "Data Memory: 0x08 = %10d", &A<v0x7feb27e744f0, 2> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7feb27e7f6e0_0, "Data Memory: 0x0C = %10d", &A<v0x7feb27e744f0, 3> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7feb27e7f6e0_0, "Data Memory: 0x10 = %10d", &A<v0x7feb27e744f0, 4> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7feb27e7f6e0_0, "Data Memory: 0x14 = %10d", &A<v0x7feb27e744f0, 5> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7feb27e7f6e0_0, "Data Memory: 0x18 = %10d", &A<v0x7feb27e744f0, 6> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7feb27e7f6e0_0, "Data Memory: 0x1C = %10d", &A<v0x7feb27e744f0, 7> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7feb27e7f6e0_0, "\012" {0 0 0};
    %load/vec4 v0x7feb27e7f4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb27e7f4e0_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
