// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _merge_HH_
#define _merge_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "merge_Block_crit_e.h"
#include "merge_Loop_Read_Mat_s.h"
#include "xfChannelCombine.h"
#include "merge_Loop_Write_Mat.h"
#include "fifo_w10_d2_A_x3.h"
#include "fifo_w8_d2_A_x2.h"
#include "fifo_w24_d2_A_x3.h"
#include "start_for_xfChann8jQ.h"
#include "start_for_merge_L9j0.h"

namespace ap_rtl {

struct merge : public sc_module {
    // Port declarations 19
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > p_src1_data_V_dout;
    sc_in< sc_logic > p_src1_data_V_empty_n;
    sc_out< sc_logic > p_src1_data_V_read;
    sc_in< sc_lv<8> > p_src2_data_V_dout;
    sc_in< sc_logic > p_src2_data_V_empty_n;
    sc_out< sc_logic > p_src2_data_V_read;
    sc_out< sc_lv<24> > p_dst_data_V_din;
    sc_in< sc_logic > p_dst_data_V_full_n;
    sc_out< sc_logic > p_dst_data_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    merge(sc_module_name name);
    SC_HAS_PROCESS(merge);

    ~merge();

    sc_trace_file* mVcdFile;

    merge_Block_crit_e* merge_Block_crit_e_U0;
    merge_Loop_Read_Mat_s* merge_Loop_Read_Mat_U0;
    xfChannelCombine* xfChannelCombine_U0;
    merge_Loop_Write_Mat* merge_Loop_Write_Mat_U0;
    fifo_w10_d2_A_x3* p_src1_cols_load7_loc_1_U;
    fifo_w8_d2_A_x2* p_in1_V_V_U;
    fifo_w8_d2_A_x2* p_in2_V_V_U;
    fifo_w8_d2_A_x2* p_in3_V_V_U;
    fifo_w10_d2_A_x3* p_src1_cols_load7_loc_U;
    fifo_w24_d2_A_x3* p_out_V_V_U;
    start_for_xfChann8jQ* start_for_xfChann8jQ_U;
    start_for_merge_L9j0* start_for_merge_L9j0_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > merge_Block_crit_e_U0_ap_start;
    sc_signal< sc_logic > merge_Block_crit_e_U0_ap_done;
    sc_signal< sc_logic > merge_Block_crit_e_U0_ap_continue;
    sc_signal< sc_logic > merge_Block_crit_e_U0_ap_idle;
    sc_signal< sc_logic > merge_Block_crit_e_U0_ap_ready;
    sc_signal< sc_lv<10> > merge_Block_crit_e_U0_p_src1_cols_load7_out_out_din;
    sc_signal< sc_logic > merge_Block_crit_e_U0_p_src1_cols_load7_out_out_write;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_ap_start;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_ap_done;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_ap_continue;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_ap_idle;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_ap_ready;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_start_out;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_start_write;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_read;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_p_src1_data_V_read;
    sc_signal< sc_lv<8> > merge_Loop_Read_Mat_U0_p_in1_V_V_din;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_p_in1_V_V_write;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_p_src2_data_V_read;
    sc_signal< sc_lv<8> > merge_Loop_Read_Mat_U0_p_in2_V_V_din;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_p_in2_V_V_write;
    sc_signal< sc_lv<8> > merge_Loop_Read_Mat_U0_p_in3_V_V_din;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_p_in3_V_V_write;
    sc_signal< sc_lv<10> > merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_out_din;
    sc_signal< sc_logic > merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_out_write;
    sc_signal< sc_logic > xfChannelCombine_U0_ap_start;
    sc_signal< sc_logic > xfChannelCombine_U0_ap_done;
    sc_signal< sc_logic > xfChannelCombine_U0_ap_continue;
    sc_signal< sc_logic > xfChannelCombine_U0_ap_idle;
    sc_signal< sc_logic > xfChannelCombine_U0_ap_ready;
    sc_signal< sc_logic > xfChannelCombine_U0_start_out;
    sc_signal< sc_logic > xfChannelCombine_U0_start_write;
    sc_signal< sc_logic > xfChannelCombine_U0_p_in1_V_V_read;
    sc_signal< sc_logic > xfChannelCombine_U0_p_in2_V_V_read;
    sc_signal< sc_logic > xfChannelCombine_U0_p_in3_V_V_read;
    sc_signal< sc_lv<24> > xfChannelCombine_U0_p_out_V_V_din;
    sc_signal< sc_logic > xfChannelCombine_U0_p_out_V_V_write;
    sc_signal< sc_logic > xfChannelCombine_U0_p_src1_cols_load7_loc_read;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_ap_start;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_ap_done;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_ap_continue;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_ap_idle;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_ap_ready;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_p_out_V_V_read;
    sc_signal< sc_lv<24> > merge_Loop_Write_Mat_U0_p_dst_data_V_din;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_p_dst_data_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > p_src1_cols_load7_loc_1_full_n;
    sc_signal< sc_lv<10> > p_src1_cols_load7_loc_1_dout;
    sc_signal< sc_logic > p_src1_cols_load7_loc_1_empty_n;
    sc_signal< sc_logic > p_in1_V_V_full_n;
    sc_signal< sc_lv<8> > p_in1_V_V_dout;
    sc_signal< sc_logic > p_in1_V_V_empty_n;
    sc_signal< sc_logic > p_in2_V_V_full_n;
    sc_signal< sc_lv<8> > p_in2_V_V_dout;
    sc_signal< sc_logic > p_in2_V_V_empty_n;
    sc_signal< sc_logic > p_in3_V_V_full_n;
    sc_signal< sc_lv<8> > p_in3_V_V_dout;
    sc_signal< sc_logic > p_in3_V_V_empty_n;
    sc_signal< sc_logic > p_src1_cols_load7_loc_full_n;
    sc_signal< sc_lv<10> > p_src1_cols_load7_loc_dout;
    sc_signal< sc_logic > p_src1_cols_load7_loc_empty_n;
    sc_signal< sc_logic > p_out_V_V_full_n;
    sc_signal< sc_lv<24> > p_out_V_V_dout;
    sc_signal< sc_logic > p_out_V_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_merge_Block_crit_e_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_merge_Block_crit_e_U0_ap_ready;
    sc_signal< sc_lv<2> > merge_Block_crit_e_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_merge_Loop_Read_Mat_U0_ap_ready;
    sc_signal< sc_lv<2> > merge_Loop_Read_Mat_U0_ap_ready_count;
    sc_signal< sc_logic > merge_Block_crit_e_U0_start_full_n;
    sc_signal< sc_logic > merge_Block_crit_e_U0_start_write;
    sc_signal< sc_lv<1> > start_for_xfChannelCombine_U0_din;
    sc_signal< sc_logic > start_for_xfChannelCombine_U0_full_n;
    sc_signal< sc_lv<1> > start_for_xfChannelCombine_U0_dout;
    sc_signal< sc_logic > start_for_xfChannelCombine_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_merge_Loop_Write_Mat_U0_din;
    sc_signal< sc_logic > start_for_merge_Loop_Write_Mat_U0_full_n;
    sc_signal< sc_lv<1> > start_for_merge_Loop_Write_Mat_U0_dout;
    sc_signal< sc_logic > start_for_merge_Loop_Write_Mat_U0_empty_n;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_start_full_n;
    sc_signal< sc_logic > merge_Loop_Write_Mat_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_merge_Block_crit_e_U0_ap_ready();
    void thread_ap_sync_merge_Loop_Read_Mat_U0_ap_ready();
    void thread_ap_sync_ready();
    void thread_internal_ap_ready();
    void thread_merge_Block_crit_e_U0_ap_continue();
    void thread_merge_Block_crit_e_U0_ap_start();
    void thread_merge_Block_crit_e_U0_start_full_n();
    void thread_merge_Block_crit_e_U0_start_write();
    void thread_merge_Loop_Read_Mat_U0_ap_continue();
    void thread_merge_Loop_Read_Mat_U0_ap_start();
    void thread_merge_Loop_Write_Mat_U0_ap_continue();
    void thread_merge_Loop_Write_Mat_U0_ap_start();
    void thread_merge_Loop_Write_Mat_U0_start_full_n();
    void thread_merge_Loop_Write_Mat_U0_start_write();
    void thread_p_dst_data_V_din();
    void thread_p_dst_data_V_write();
    void thread_p_src1_data_V_read();
    void thread_p_src2_data_V_read();
    void thread_real_start();
    void thread_start_for_merge_Loop_Write_Mat_U0_din();
    void thread_start_for_xfChannelCombine_U0_din();
    void thread_start_out();
    void thread_start_write();
    void thread_xfChannelCombine_U0_ap_continue();
    void thread_xfChannelCombine_U0_ap_start();
};

}

using namespace ap_rtl;

#endif
