#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ed714deeb0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001ed7151d6e0_0 .net "PC", 31 0, v000001ed71517720_0;  1 drivers
v000001ed7151d140_0 .var "clk", 0 0;
v000001ed7151d0a0_0 .net "clkout", 0 0, L_000001ed7151e9d0;  1 drivers
v000001ed7151d640_0 .net "cycles_consumed", 31 0, v000001ed71519a50_0;  1 drivers
v000001ed7151d780_0 .var "rst", 0 0;
S_000001ed714df1d0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001ed714deeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ed714f5d80 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed714f5db8 .param/l "add" 0 4 5, C4<100000>;
P_000001ed714f5df0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed714f5e28 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed714f5e60 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed714f5e98 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed714f5ed0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed714f5f08 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed714f5f40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001ed714f5f78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed714f5fb0 .param/l "j" 0 4 12, C4<000010>;
P_000001ed714f5fe8 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed714f6020 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed714f6058 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed714f6090 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed714f60c8 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed714f6100 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed714f6138 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed714f6170 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed714f61a8 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed714f61e0 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed714f6218 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed714f6250 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed714f6288 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed714f62c0 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed714f62f8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed714f6330 .param/l "xori" 0 4 8, C4<001110>;
L_000001ed714c46d0 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151e810 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151e500 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151dcb0 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151de00 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151e8f0 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151dfc0 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151e030 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151e9d0 .functor OR 1, v000001ed7151d140_0, v000001ed714e21f0_0, C4<0>, C4<0>;
L_000001ed7151e650 .functor OR 1, L_000001ed7151d460, L_000001ed7151c600, C4<0>, C4<0>;
L_000001ed7151e0a0 .functor AND 1, L_000001ed7151ca60, L_000001ed7151be80, C4<1>, C4<1>;
L_000001ed7151de70 .functor NOT 1, v000001ed7151d780_0, C4<0>, C4<0>, C4<0>;
L_000001ed7151e5e0 .functor OR 1, L_000001ed715e77f0, L_000001ed715e7c50, C4<0>, C4<0>;
L_000001ed7151e1f0 .functor OR 1, L_000001ed7151e5e0, L_000001ed715e8290, C4<0>, C4<0>;
L_000001ed7151e960 .functor OR 1, L_000001ed715e8a10, L_000001ed715e7570, C4<0>, C4<0>;
L_000001ed7151dee0 .functor AND 1, L_000001ed715e83d0, L_000001ed7151e960, C4<1>, C4<1>;
L_000001ed7151df50 .functor OR 1, L_000001ed715e8ab0, L_000001ed715e8470, C4<0>, C4<0>;
L_000001ed7151eb90 .functor AND 1, L_000001ed715e6f30, L_000001ed7151df50, C4<1>, C4<1>;
L_000001ed7151e490 .functor NOT 1, L_000001ed7151e9d0, C4<0>, C4<0>, C4<0>;
v000001ed71516e60_0 .net "ALUOp", 3 0, v000001ed714e3870_0;  1 drivers
v000001ed71517c20_0 .net "ALUResult", 31 0, v000001ed71515030_0;  1 drivers
v000001ed71517ae0_0 .net "ALUSrc", 0 0, v000001ed714e3230_0;  1 drivers
v000001ed71517ea0_0 .net "ALUin2", 31 0, L_000001ed715e7b10;  1 drivers
v000001ed71517d60_0 .net "MemReadEn", 0 0, v000001ed714e3a50_0;  1 drivers
v000001ed71517b80_0 .net "MemWriteEn", 0 0, v000001ed714e1cf0_0;  1 drivers
v000001ed715179a0_0 .net "MemtoReg", 0 0, v000001ed714e2790_0;  1 drivers
v000001ed715177c0_0 .net "PC", 31 0, v000001ed71517720_0;  alias, 1 drivers
v000001ed715181c0_0 .net "PCPlus1", 31 0, L_000001ed7151bd40;  1 drivers
v000001ed71517a40_0 .net "PCsrc", 1 0, v000001ed715150d0_0;  1 drivers
v000001ed71517040_0 .net "RegDst", 0 0, v000001ed714e3370_0;  1 drivers
v000001ed71517cc0_0 .net "RegWriteEn", 0 0, v000001ed714e35f0_0;  1 drivers
v000001ed71517360_0 .net "WriteRegister", 4 0, L_000001ed715e7cf0;  1 drivers
v000001ed71517e00_0 .net *"_ivl_0", 0 0, L_000001ed714c46d0;  1 drivers
L_000001ed7158ac80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed71516f00_0 .net/2u *"_ivl_10", 4 0, L_000001ed7158ac80;  1 drivers
L_000001ed7158b070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71517f40_0 .net *"_ivl_101", 15 0, L_000001ed7158b070;  1 drivers
v000001ed71517fe0_0 .net *"_ivl_102", 31 0, L_000001ed7151c380;  1 drivers
L_000001ed7158b0b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71518300_0 .net *"_ivl_105", 25 0, L_000001ed7158b0b8;  1 drivers
L_000001ed7158b100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed715168c0_0 .net/2u *"_ivl_106", 31 0, L_000001ed7158b100;  1 drivers
v000001ed71518080_0 .net *"_ivl_108", 0 0, L_000001ed7151ca60;  1 drivers
L_000001ed7158b148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ed71518260_0 .net/2u *"_ivl_110", 5 0, L_000001ed7158b148;  1 drivers
v000001ed71517860_0 .net *"_ivl_112", 0 0, L_000001ed7151be80;  1 drivers
v000001ed715170e0_0 .net *"_ivl_115", 0 0, L_000001ed7151e0a0;  1 drivers
v000001ed71516460_0 .net *"_ivl_116", 47 0, L_000001ed7151d820;  1 drivers
L_000001ed7158b190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71517180_0 .net *"_ivl_119", 15 0, L_000001ed7158b190;  1 drivers
L_000001ed7158acc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed715172c0_0 .net/2u *"_ivl_12", 5 0, L_000001ed7158acc8;  1 drivers
v000001ed71516d20_0 .net *"_ivl_120", 47 0, L_000001ed7151c100;  1 drivers
L_000001ed7158b1d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71517900_0 .net *"_ivl_123", 15 0, L_000001ed7158b1d8;  1 drivers
v000001ed715165a0_0 .net *"_ivl_125", 0 0, L_000001ed7151c6a0;  1 drivers
v000001ed715175e0_0 .net *"_ivl_126", 31 0, L_000001ed7151cf60;  1 drivers
v000001ed71517400_0 .net *"_ivl_128", 47 0, L_000001ed7151d500;  1 drivers
v000001ed71516a00_0 .net *"_ivl_130", 47 0, L_000001ed7151d5a0;  1 drivers
v000001ed71518120_0 .net *"_ivl_132", 47 0, L_000001ed7151cce0;  1 drivers
v000001ed71516500_0 .net *"_ivl_134", 47 0, L_000001ed7151c2e0;  1 drivers
L_000001ed7158b220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed71516640_0 .net/2u *"_ivl_138", 1 0, L_000001ed7158b220;  1 drivers
v000001ed715174a0_0 .net *"_ivl_14", 0 0, L_000001ed7151cc40;  1 drivers
v000001ed715166e0_0 .net *"_ivl_140", 0 0, L_000001ed7151cb00;  1 drivers
L_000001ed7158b268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ed71517680_0 .net/2u *"_ivl_142", 1 0, L_000001ed7158b268;  1 drivers
v000001ed71516780_0 .net *"_ivl_144", 0 0, L_000001ed7151d000;  1 drivers
L_000001ed7158b2b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ed71516c80_0 .net/2u *"_ivl_146", 1 0, L_000001ed7158b2b0;  1 drivers
v000001ed71516960_0 .net *"_ivl_148", 0 0, L_000001ed715e6e90;  1 drivers
L_000001ed7158b2f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ed71516aa0_0 .net/2u *"_ivl_150", 31 0, L_000001ed7158b2f8;  1 drivers
L_000001ed7158b340 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ed71516b40_0 .net/2u *"_ivl_152", 31 0, L_000001ed7158b340;  1 drivers
v000001ed71516be0_0 .net *"_ivl_154", 31 0, L_000001ed715e88d0;  1 drivers
v000001ed71516fa0_0 .net *"_ivl_156", 31 0, L_000001ed715e8010;  1 drivers
L_000001ed7158ad10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ed715892b0_0 .net/2u *"_ivl_16", 4 0, L_000001ed7158ad10;  1 drivers
v000001ed7158a930_0 .net *"_ivl_160", 0 0, L_000001ed7151de70;  1 drivers
L_000001ed7158b3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71589350_0 .net/2u *"_ivl_162", 31 0, L_000001ed7158b3d0;  1 drivers
L_000001ed7158b4a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ed71589530_0 .net/2u *"_ivl_166", 5 0, L_000001ed7158b4a8;  1 drivers
v000001ed71589d50_0 .net *"_ivl_168", 0 0, L_000001ed715e77f0;  1 drivers
L_000001ed7158b4f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ed71589ad0_0 .net/2u *"_ivl_170", 5 0, L_000001ed7158b4f0;  1 drivers
v000001ed71589cb0_0 .net *"_ivl_172", 0 0, L_000001ed715e7c50;  1 drivers
v000001ed71589170_0 .net *"_ivl_175", 0 0, L_000001ed7151e5e0;  1 drivers
L_000001ed7158b538 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ed71589a30_0 .net/2u *"_ivl_176", 5 0, L_000001ed7158b538;  1 drivers
v000001ed71589b70_0 .net *"_ivl_178", 0 0, L_000001ed715e8290;  1 drivers
v000001ed7158a610_0 .net *"_ivl_181", 0 0, L_000001ed7151e1f0;  1 drivers
L_000001ed7158b580 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed715897b0_0 .net/2u *"_ivl_182", 15 0, L_000001ed7158b580;  1 drivers
v000001ed71588e50_0 .net *"_ivl_184", 31 0, L_000001ed715e7d90;  1 drivers
v000001ed71589c10_0 .net *"_ivl_187", 0 0, L_000001ed715e8330;  1 drivers
v000001ed71589030_0 .net *"_ivl_188", 15 0, L_000001ed715e8970;  1 drivers
v000001ed715893f0_0 .net *"_ivl_19", 4 0, L_000001ed7151c4c0;  1 drivers
v000001ed7158aa70_0 .net *"_ivl_190", 31 0, L_000001ed715e7a70;  1 drivers
v000001ed7158a250_0 .net *"_ivl_194", 31 0, L_000001ed715e8790;  1 drivers
L_000001ed7158b5c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7158a1b0_0 .net *"_ivl_197", 25 0, L_000001ed7158b5c8;  1 drivers
L_000001ed7158b610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71588f90_0 .net/2u *"_ivl_198", 31 0, L_000001ed7158b610;  1 drivers
L_000001ed7158ac38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed7158ab10_0 .net/2u *"_ivl_2", 5 0, L_000001ed7158ac38;  1 drivers
v000001ed7158a110_0 .net *"_ivl_20", 4 0, L_000001ed7151bf20;  1 drivers
v000001ed71588c70_0 .net *"_ivl_200", 0 0, L_000001ed715e83d0;  1 drivers
L_000001ed7158b658 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed71589850_0 .net/2u *"_ivl_202", 5 0, L_000001ed7158b658;  1 drivers
v000001ed715898f0_0 .net *"_ivl_204", 0 0, L_000001ed715e8a10;  1 drivers
L_000001ed7158b6a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed71589990_0 .net/2u *"_ivl_206", 5 0, L_000001ed7158b6a0;  1 drivers
v000001ed715890d0_0 .net *"_ivl_208", 0 0, L_000001ed715e7570;  1 drivers
v000001ed715895d0_0 .net *"_ivl_211", 0 0, L_000001ed7151e960;  1 drivers
v000001ed71589df0_0 .net *"_ivl_213", 0 0, L_000001ed7151dee0;  1 drivers
L_000001ed7158b6e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed7158a9d0_0 .net/2u *"_ivl_214", 5 0, L_000001ed7158b6e8;  1 drivers
v000001ed7158a7f0_0 .net *"_ivl_216", 0 0, L_000001ed715e7930;  1 drivers
L_000001ed7158b730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed71589e90_0 .net/2u *"_ivl_218", 31 0, L_000001ed7158b730;  1 drivers
v000001ed71589210_0 .net *"_ivl_220", 31 0, L_000001ed715e7890;  1 drivers
v000001ed71588d10_0 .net *"_ivl_224", 31 0, L_000001ed715e76b0;  1 drivers
L_000001ed7158b778 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71589490_0 .net *"_ivl_227", 25 0, L_000001ed7158b778;  1 drivers
L_000001ed7158b7c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71589670_0 .net/2u *"_ivl_228", 31 0, L_000001ed7158b7c0;  1 drivers
v000001ed71589f30_0 .net *"_ivl_230", 0 0, L_000001ed715e6f30;  1 drivers
L_000001ed7158b808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed71589fd0_0 .net/2u *"_ivl_232", 5 0, L_000001ed7158b808;  1 drivers
v000001ed7158a4d0_0 .net *"_ivl_234", 0 0, L_000001ed715e8ab0;  1 drivers
L_000001ed7158b850 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed7158a2f0_0 .net/2u *"_ivl_236", 5 0, L_000001ed7158b850;  1 drivers
v000001ed7158a6b0_0 .net *"_ivl_238", 0 0, L_000001ed715e8470;  1 drivers
v000001ed7158a390_0 .net *"_ivl_24", 0 0, L_000001ed7151e500;  1 drivers
v000001ed7158a430_0 .net *"_ivl_241", 0 0, L_000001ed7151df50;  1 drivers
v000001ed7158a570_0 .net *"_ivl_243", 0 0, L_000001ed7151eb90;  1 drivers
L_000001ed7158b898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed7158a070_0 .net/2u *"_ivl_244", 5 0, L_000001ed7158b898;  1 drivers
v000001ed71588db0_0 .net *"_ivl_246", 0 0, L_000001ed715e79d0;  1 drivers
v000001ed71589710_0 .net *"_ivl_248", 31 0, L_000001ed715e7610;  1 drivers
L_000001ed7158ad58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed7158a750_0 .net/2u *"_ivl_26", 4 0, L_000001ed7158ad58;  1 drivers
v000001ed7158a890_0 .net *"_ivl_29", 4 0, L_000001ed7151c7e0;  1 drivers
v000001ed71588ef0_0 .net *"_ivl_32", 0 0, L_000001ed7151dcb0;  1 drivers
L_000001ed7158ada0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed715188d0_0 .net/2u *"_ivl_34", 4 0, L_000001ed7158ada0;  1 drivers
v000001ed71518bf0_0 .net *"_ivl_37", 4 0, L_000001ed7151c880;  1 drivers
v000001ed71518970_0 .net *"_ivl_40", 0 0, L_000001ed7151de00;  1 drivers
L_000001ed7158ade8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71518a10_0 .net/2u *"_ivl_42", 15 0, L_000001ed7158ade8;  1 drivers
v000001ed71519f50_0 .net *"_ivl_45", 15 0, L_000001ed7151c740;  1 drivers
v000001ed7151a130_0 .net *"_ivl_48", 0 0, L_000001ed7151e8f0;  1 drivers
v000001ed71518c90_0 .net *"_ivl_5", 5 0, L_000001ed7151d960;  1 drivers
L_000001ed7158ae30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed715192d0_0 .net/2u *"_ivl_50", 36 0, L_000001ed7158ae30;  1 drivers
L_000001ed7158ae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71519410_0 .net/2u *"_ivl_52", 31 0, L_000001ed7158ae78;  1 drivers
v000001ed71518e70_0 .net *"_ivl_55", 4 0, L_000001ed7151db40;  1 drivers
v000001ed715190f0_0 .net *"_ivl_56", 36 0, L_000001ed7151da00;  1 drivers
v000001ed71519910_0 .net *"_ivl_58", 36 0, L_000001ed7151bca0;  1 drivers
v000001ed71518ab0_0 .net *"_ivl_62", 0 0, L_000001ed7151dfc0;  1 drivers
L_000001ed7158aec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed71519370_0 .net/2u *"_ivl_64", 5 0, L_000001ed7158aec0;  1 drivers
v000001ed715194b0_0 .net *"_ivl_67", 5 0, L_000001ed7151cec0;  1 drivers
v000001ed71518b50_0 .net *"_ivl_70", 0 0, L_000001ed7151e030;  1 drivers
L_000001ed7158af08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71518d30_0 .net/2u *"_ivl_72", 57 0, L_000001ed7158af08;  1 drivers
L_000001ed7158af50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71518dd0_0 .net/2u *"_ivl_74", 31 0, L_000001ed7158af50;  1 drivers
v000001ed71518f10_0 .net *"_ivl_77", 25 0, L_000001ed7151c9c0;  1 drivers
v000001ed71519ff0_0 .net *"_ivl_78", 57 0, L_000001ed7151c560;  1 drivers
v000001ed7151a1d0_0 .net *"_ivl_8", 0 0, L_000001ed7151e810;  1 drivers
v000001ed71518fb0_0 .net *"_ivl_80", 57 0, L_000001ed7151daa0;  1 drivers
L_000001ed7158af98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed71519550_0 .net/2u *"_ivl_84", 31 0, L_000001ed7158af98;  1 drivers
L_000001ed7158afe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed715195f0_0 .net/2u *"_ivl_88", 5 0, L_000001ed7158afe0;  1 drivers
v000001ed71519050_0 .net *"_ivl_90", 0 0, L_000001ed7151d460;  1 drivers
L_000001ed7158b028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed71519190_0 .net/2u *"_ivl_92", 5 0, L_000001ed7158b028;  1 drivers
v000001ed71519230_0 .net *"_ivl_94", 0 0, L_000001ed7151c600;  1 drivers
v000001ed71519690_0 .net *"_ivl_97", 0 0, L_000001ed7151e650;  1 drivers
v000001ed71519730_0 .net *"_ivl_98", 47 0, L_000001ed7151bde0;  1 drivers
v000001ed715197d0_0 .net "adderResult", 31 0, L_000001ed7151c920;  1 drivers
v000001ed71519870_0 .net "address", 31 0, L_000001ed7151d3c0;  1 drivers
v000001ed715199b0_0 .net "clk", 0 0, L_000001ed7151e9d0;  alias, 1 drivers
v000001ed71519a50_0 .var "cycles_consumed", 31 0;
o000001ed71551048 .functor BUFZ 1, C4<z>; HiZ drive
v000001ed71519e10_0 .net "excep_flag", 0 0, o000001ed71551048;  0 drivers
v000001ed71519d70_0 .net "extImm", 31 0, L_000001ed715e72f0;  1 drivers
v000001ed715186f0_0 .net "funct", 5 0, L_000001ed7151ce20;  1 drivers
v000001ed7151a270_0 .net "hlt", 0 0, v000001ed714e21f0_0;  1 drivers
v000001ed71518830_0 .net "imm", 15 0, L_000001ed7151d8c0;  1 drivers
v000001ed71519af0_0 .net "immediate", 31 0, L_000001ed715e8830;  1 drivers
v000001ed71519eb0_0 .net "input_clk", 0 0, v000001ed7151d140_0;  1 drivers
v000001ed71519b90_0 .net "instruction", 31 0, L_000001ed715e7110;  1 drivers
v000001ed71519c30_0 .net "memoryReadData", 31 0, v000001ed71516250_0;  1 drivers
v000001ed71519cd0_0 .net "nextPC", 31 0, L_000001ed715e86f0;  1 drivers
v000001ed7151a310_0 .net "opcode", 5 0, L_000001ed7151c1a0;  1 drivers
v000001ed7151a090_0 .net "rd", 4 0, L_000001ed7151bfc0;  1 drivers
v000001ed71518470_0 .net "readData1", 31 0, L_000001ed7151eab0;  1 drivers
v000001ed71518510_0 .net "readData1_w", 31 0, L_000001ed715e7bb0;  1 drivers
v000001ed715185b0_0 .net "readData2", 31 0, L_000001ed7151e260;  1 drivers
v000001ed71518650_0 .net "rs", 4 0, L_000001ed7151c240;  1 drivers
v000001ed71518790_0 .net "rst", 0 0, v000001ed7151d780_0;  1 drivers
v000001ed7151c420_0 .net "rt", 4 0, L_000001ed7151c060;  1 drivers
v000001ed7151cba0_0 .net "shamt", 31 0, L_000001ed7151d280;  1 drivers
v000001ed7151d320_0 .net "wire_instruction", 31 0, L_000001ed7151dd20;  1 drivers
v000001ed7151cd80_0 .net "writeData", 31 0, L_000001ed715e8b50;  1 drivers
v000001ed7151d1e0_0 .net "zero", 0 0, L_000001ed715e7070;  1 drivers
L_000001ed7151d960 .part L_000001ed715e7110, 26, 6;
L_000001ed7151c1a0 .functor MUXZ 6, L_000001ed7151d960, L_000001ed7158ac38, L_000001ed714c46d0, C4<>;
L_000001ed7151cc40 .cmp/eq 6, L_000001ed7151c1a0, L_000001ed7158acc8;
L_000001ed7151c4c0 .part L_000001ed715e7110, 11, 5;
L_000001ed7151bf20 .functor MUXZ 5, L_000001ed7151c4c0, L_000001ed7158ad10, L_000001ed7151cc40, C4<>;
L_000001ed7151bfc0 .functor MUXZ 5, L_000001ed7151bf20, L_000001ed7158ac80, L_000001ed7151e810, C4<>;
L_000001ed7151c7e0 .part L_000001ed715e7110, 21, 5;
L_000001ed7151c240 .functor MUXZ 5, L_000001ed7151c7e0, L_000001ed7158ad58, L_000001ed7151e500, C4<>;
L_000001ed7151c880 .part L_000001ed715e7110, 16, 5;
L_000001ed7151c060 .functor MUXZ 5, L_000001ed7151c880, L_000001ed7158ada0, L_000001ed7151dcb0, C4<>;
L_000001ed7151c740 .part L_000001ed715e7110, 0, 16;
L_000001ed7151d8c0 .functor MUXZ 16, L_000001ed7151c740, L_000001ed7158ade8, L_000001ed7151de00, C4<>;
L_000001ed7151db40 .part L_000001ed715e7110, 6, 5;
L_000001ed7151da00 .concat [ 5 32 0 0], L_000001ed7151db40, L_000001ed7158ae78;
L_000001ed7151bca0 .functor MUXZ 37, L_000001ed7151da00, L_000001ed7158ae30, L_000001ed7151e8f0, C4<>;
L_000001ed7151d280 .part L_000001ed7151bca0, 0, 32;
L_000001ed7151cec0 .part L_000001ed715e7110, 0, 6;
L_000001ed7151ce20 .functor MUXZ 6, L_000001ed7151cec0, L_000001ed7158aec0, L_000001ed7151dfc0, C4<>;
L_000001ed7151c9c0 .part L_000001ed715e7110, 0, 26;
L_000001ed7151c560 .concat [ 26 32 0 0], L_000001ed7151c9c0, L_000001ed7158af50;
L_000001ed7151daa0 .functor MUXZ 58, L_000001ed7151c560, L_000001ed7158af08, L_000001ed7151e030, C4<>;
L_000001ed7151d3c0 .part L_000001ed7151daa0, 0, 32;
L_000001ed7151bd40 .arith/sum 32, v000001ed71517720_0, L_000001ed7158af98;
L_000001ed7151d460 .cmp/eq 6, L_000001ed7151c1a0, L_000001ed7158afe0;
L_000001ed7151c600 .cmp/eq 6, L_000001ed7151c1a0, L_000001ed7158b028;
L_000001ed7151bde0 .concat [ 32 16 0 0], L_000001ed7151d3c0, L_000001ed7158b070;
L_000001ed7151c380 .concat [ 6 26 0 0], L_000001ed7151c1a0, L_000001ed7158b0b8;
L_000001ed7151ca60 .cmp/eq 32, L_000001ed7151c380, L_000001ed7158b100;
L_000001ed7151be80 .cmp/eq 6, L_000001ed7151ce20, L_000001ed7158b148;
L_000001ed7151d820 .concat [ 32 16 0 0], L_000001ed7151eab0, L_000001ed7158b190;
L_000001ed7151c100 .concat [ 32 16 0 0], v000001ed71517720_0, L_000001ed7158b1d8;
L_000001ed7151c6a0 .part L_000001ed7151d8c0, 15, 1;
LS_000001ed7151cf60_0_0 .concat [ 1 1 1 1], L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0;
LS_000001ed7151cf60_0_4 .concat [ 1 1 1 1], L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0;
LS_000001ed7151cf60_0_8 .concat [ 1 1 1 1], L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0;
LS_000001ed7151cf60_0_12 .concat [ 1 1 1 1], L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0;
LS_000001ed7151cf60_0_16 .concat [ 1 1 1 1], L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0;
LS_000001ed7151cf60_0_20 .concat [ 1 1 1 1], L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0;
LS_000001ed7151cf60_0_24 .concat [ 1 1 1 1], L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0;
LS_000001ed7151cf60_0_28 .concat [ 1 1 1 1], L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0, L_000001ed7151c6a0;
LS_000001ed7151cf60_1_0 .concat [ 4 4 4 4], LS_000001ed7151cf60_0_0, LS_000001ed7151cf60_0_4, LS_000001ed7151cf60_0_8, LS_000001ed7151cf60_0_12;
LS_000001ed7151cf60_1_4 .concat [ 4 4 4 4], LS_000001ed7151cf60_0_16, LS_000001ed7151cf60_0_20, LS_000001ed7151cf60_0_24, LS_000001ed7151cf60_0_28;
L_000001ed7151cf60 .concat [ 16 16 0 0], LS_000001ed7151cf60_1_0, LS_000001ed7151cf60_1_4;
L_000001ed7151d500 .concat [ 16 32 0 0], L_000001ed7151d8c0, L_000001ed7151cf60;
L_000001ed7151d5a0 .arith/sum 48, L_000001ed7151c100, L_000001ed7151d500;
L_000001ed7151cce0 .functor MUXZ 48, L_000001ed7151d5a0, L_000001ed7151d820, L_000001ed7151e0a0, C4<>;
L_000001ed7151c2e0 .functor MUXZ 48, L_000001ed7151cce0, L_000001ed7151bde0, L_000001ed7151e650, C4<>;
L_000001ed7151c920 .part L_000001ed7151c2e0, 0, 32;
L_000001ed7151cb00 .cmp/eq 2, v000001ed715150d0_0, L_000001ed7158b220;
L_000001ed7151d000 .cmp/eq 2, v000001ed715150d0_0, L_000001ed7158b268;
L_000001ed715e6e90 .cmp/eq 2, v000001ed715150d0_0, L_000001ed7158b2b0;
L_000001ed715e88d0 .functor MUXZ 32, L_000001ed7158b340, L_000001ed7158b2f8, L_000001ed715e6e90, C4<>;
L_000001ed715e8010 .functor MUXZ 32, L_000001ed715e88d0, L_000001ed7151c920, L_000001ed7151d000, C4<>;
L_000001ed715e86f0 .functor MUXZ 32, L_000001ed715e8010, L_000001ed7151bd40, L_000001ed7151cb00, C4<>;
L_000001ed715e7110 .functor MUXZ 32, L_000001ed7151dd20, L_000001ed7158b3d0, L_000001ed7151de70, C4<>;
L_000001ed715e77f0 .cmp/eq 6, L_000001ed7151c1a0, L_000001ed7158b4a8;
L_000001ed715e7c50 .cmp/eq 6, L_000001ed7151c1a0, L_000001ed7158b4f0;
L_000001ed715e8290 .cmp/eq 6, L_000001ed7151c1a0, L_000001ed7158b538;
L_000001ed715e7d90 .concat [ 16 16 0 0], L_000001ed7151d8c0, L_000001ed7158b580;
L_000001ed715e8330 .part L_000001ed7151d8c0, 15, 1;
LS_000001ed715e8970_0_0 .concat [ 1 1 1 1], L_000001ed715e8330, L_000001ed715e8330, L_000001ed715e8330, L_000001ed715e8330;
LS_000001ed715e8970_0_4 .concat [ 1 1 1 1], L_000001ed715e8330, L_000001ed715e8330, L_000001ed715e8330, L_000001ed715e8330;
LS_000001ed715e8970_0_8 .concat [ 1 1 1 1], L_000001ed715e8330, L_000001ed715e8330, L_000001ed715e8330, L_000001ed715e8330;
LS_000001ed715e8970_0_12 .concat [ 1 1 1 1], L_000001ed715e8330, L_000001ed715e8330, L_000001ed715e8330, L_000001ed715e8330;
L_000001ed715e8970 .concat [ 4 4 4 4], LS_000001ed715e8970_0_0, LS_000001ed715e8970_0_4, LS_000001ed715e8970_0_8, LS_000001ed715e8970_0_12;
L_000001ed715e7a70 .concat [ 16 16 0 0], L_000001ed7151d8c0, L_000001ed715e8970;
L_000001ed715e72f0 .functor MUXZ 32, L_000001ed715e7a70, L_000001ed715e7d90, L_000001ed7151e1f0, C4<>;
L_000001ed715e8790 .concat [ 6 26 0 0], L_000001ed7151c1a0, L_000001ed7158b5c8;
L_000001ed715e83d0 .cmp/eq 32, L_000001ed715e8790, L_000001ed7158b610;
L_000001ed715e8a10 .cmp/eq 6, L_000001ed7151ce20, L_000001ed7158b658;
L_000001ed715e7570 .cmp/eq 6, L_000001ed7151ce20, L_000001ed7158b6a0;
L_000001ed715e7930 .cmp/eq 6, L_000001ed7151c1a0, L_000001ed7158b6e8;
L_000001ed715e7890 .functor MUXZ 32, L_000001ed715e72f0, L_000001ed7158b730, L_000001ed715e7930, C4<>;
L_000001ed715e8830 .functor MUXZ 32, L_000001ed715e7890, L_000001ed7151d280, L_000001ed7151dee0, C4<>;
L_000001ed715e76b0 .concat [ 6 26 0 0], L_000001ed7151c1a0, L_000001ed7158b778;
L_000001ed715e6f30 .cmp/eq 32, L_000001ed715e76b0, L_000001ed7158b7c0;
L_000001ed715e8ab0 .cmp/eq 6, L_000001ed7151ce20, L_000001ed7158b808;
L_000001ed715e8470 .cmp/eq 6, L_000001ed7151ce20, L_000001ed7158b850;
L_000001ed715e79d0 .cmp/eq 6, L_000001ed7151c1a0, L_000001ed7158b898;
L_000001ed715e7610 .functor MUXZ 32, L_000001ed7151eab0, v000001ed71517720_0, L_000001ed715e79d0, C4<>;
L_000001ed715e7bb0 .functor MUXZ 32, L_000001ed715e7610, L_000001ed7151e260, L_000001ed7151eb90, C4<>;
S_000001ed714df360 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ed714dd870 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ed7151ea40 .functor NOT 1, v000001ed714e3230_0, C4<0>, C4<0>, C4<0>;
v000001ed714e2dd0_0 .net *"_ivl_0", 0 0, L_000001ed7151ea40;  1 drivers
v000001ed714e2e70_0 .net "in1", 31 0, L_000001ed7151e260;  alias, 1 drivers
v000001ed714e2470_0 .net "in2", 31 0, L_000001ed715e8830;  alias, 1 drivers
v000001ed714e2650_0 .net "out", 31 0, L_000001ed715e7b10;  alias, 1 drivers
v000001ed714e1f70_0 .net "s", 0 0, v000001ed714e3230_0;  alias, 1 drivers
L_000001ed715e7b10 .functor MUXZ 32, L_000001ed715e8830, L_000001ed7151e260, L_000001ed7151ea40, C4<>;
S_000001ed714820e0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ed71580090 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed715800c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ed71580100 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed71580138 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed71580170 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed715801a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed715801e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed71580218 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed71580250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed71580288 .param/l "j" 0 4 12, C4<000010>;
P_000001ed715802c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed715802f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed71580330 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed71580368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed715803a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed715803d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed71580410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed71580448 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed71580480 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed715804b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed715804f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed71580528 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed71580560 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed71580598 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed715805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed71580608 .param/l "xori" 0 4 8, C4<001110>;
v000001ed714e3870_0 .var "ALUOp", 3 0;
v000001ed714e3230_0 .var "ALUSrc", 0 0;
v000001ed714e3a50_0 .var "MemReadEn", 0 0;
v000001ed714e1cf0_0 .var "MemWriteEn", 0 0;
v000001ed714e2790_0 .var "MemtoReg", 0 0;
v000001ed714e3370_0 .var "RegDst", 0 0;
v000001ed714e35f0_0 .var "RegWriteEn", 0 0;
v000001ed714e1d90_0 .net "funct", 5 0, L_000001ed7151ce20;  alias, 1 drivers
v000001ed714e21f0_0 .var "hlt", 0 0;
v000001ed714e2290_0 .net "opcode", 5 0, L_000001ed7151c1a0;  alias, 1 drivers
v000001ed714e26f0_0 .net "rst", 0 0, v000001ed7151d780_0;  alias, 1 drivers
E_000001ed714dccf0 .event anyedge, v000001ed714e26f0_0, v000001ed714e2290_0, v000001ed714e1d90_0;
S_000001ed71482330 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ed714dd170 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ed7151dd20 .functor BUFZ 32, L_000001ed715e7430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed714e2970_0 .net "Data_Out", 31 0, L_000001ed7151dd20;  alias, 1 drivers
v000001ed714e2c90 .array "InstMem", 0 1023, 31 0;
v000001ed714e2d30_0 .net *"_ivl_0", 31 0, L_000001ed715e7430;  1 drivers
v000001ed714e2f10_0 .net *"_ivl_3", 9 0, L_000001ed715e8150;  1 drivers
v000001ed714e3050_0 .net *"_ivl_4", 11 0, L_000001ed715e74d0;  1 drivers
L_000001ed7158b388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed714c29b0_0 .net *"_ivl_7", 1 0, L_000001ed7158b388;  1 drivers
v000001ed714c1d30_0 .net "addr", 31 0, v000001ed71517720_0;  alias, 1 drivers
v000001ed71515350_0 .var/i "i", 31 0;
L_000001ed715e7430 .array/port v000001ed714e2c90, L_000001ed715e74d0;
L_000001ed715e8150 .part v000001ed71517720_0, 0, 10;
L_000001ed715e74d0 .concat [ 10 2 0 0], L_000001ed715e8150, L_000001ed7158b388;
S_000001ed714329c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ed7151eab0 .functor BUFZ 32, L_000001ed715e7750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ed7151e260 .functor BUFZ 32, L_000001ed715e81f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed71514810_0 .net *"_ivl_0", 31 0, L_000001ed715e7750;  1 drivers
v000001ed71515ad0_0 .net *"_ivl_10", 6 0, L_000001ed715e7e30;  1 drivers
L_000001ed7158b460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed71514c70_0 .net *"_ivl_13", 1 0, L_000001ed7158b460;  1 drivers
v000001ed71515990_0 .net *"_ivl_2", 6 0, L_000001ed715e7390;  1 drivers
L_000001ed7158b418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed71514d10_0 .net *"_ivl_5", 1 0, L_000001ed7158b418;  1 drivers
v000001ed715148b0_0 .net *"_ivl_8", 31 0, L_000001ed715e81f0;  1 drivers
v000001ed715144f0_0 .net "clk", 0 0, L_000001ed7151e9d0;  alias, 1 drivers
v000001ed71514630_0 .var/i "i", 31 0;
v000001ed71514770_0 .net "readData1", 31 0, L_000001ed7151eab0;  alias, 1 drivers
v000001ed715155d0_0 .net "readData2", 31 0, L_000001ed7151e260;  alias, 1 drivers
v000001ed715158f0_0 .net "readRegister1", 4 0, L_000001ed7151c240;  alias, 1 drivers
v000001ed71515530_0 .net "readRegister2", 4 0, L_000001ed7151c060;  alias, 1 drivers
v000001ed71515670 .array "registers", 31 0, 31 0;
v000001ed71514950_0 .net "rst", 0 0, v000001ed7151d780_0;  alias, 1 drivers
v000001ed715149f0_0 .net "we", 0 0, v000001ed714e35f0_0;  alias, 1 drivers
v000001ed71516110_0 .net "writeData", 31 0, L_000001ed715e8b50;  alias, 1 drivers
v000001ed71514db0_0 .net "writeRegister", 4 0, L_000001ed715e7cf0;  alias, 1 drivers
E_000001ed714dcff0/0 .event negedge, v000001ed714e26f0_0;
E_000001ed714dcff0/1 .event posedge, v000001ed715144f0_0;
E_000001ed714dcff0 .event/or E_000001ed714dcff0/0, E_000001ed714dcff0/1;
L_000001ed715e7750 .array/port v000001ed71515670, L_000001ed715e7390;
L_000001ed715e7390 .concat [ 5 2 0 0], L_000001ed7151c240, L_000001ed7158b418;
L_000001ed715e81f0 .array/port v000001ed71515670, L_000001ed715e7e30;
L_000001ed715e7e30 .concat [ 5 2 0 0], L_000001ed7151c060, L_000001ed7158b460;
S_000001ed71432b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ed714329c0;
 .timescale 0 0;
v000001ed71515850_0 .var/i "i", 31 0;
S_000001ed714817a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ed714dd030 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ed7151dd90 .functor NOT 1, v000001ed714e3370_0, C4<0>, C4<0>, C4<0>;
v000001ed71514e50_0 .net *"_ivl_0", 0 0, L_000001ed7151dd90;  1 drivers
v000001ed71515170_0 .net "in1", 4 0, L_000001ed7151c060;  alias, 1 drivers
v000001ed715146d0_0 .net "in2", 4 0, L_000001ed7151bfc0;  alias, 1 drivers
v000001ed71515d50_0 .net "out", 4 0, L_000001ed715e7cf0;  alias, 1 drivers
v000001ed715161b0_0 .net "s", 0 0, v000001ed714e3370_0;  alias, 1 drivers
L_000001ed715e7cf0 .functor MUXZ 5, L_000001ed7151bfc0, L_000001ed7151c060, L_000001ed7151dd90, C4<>;
S_000001ed71481930 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ed714dd330 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ed7151e110 .functor NOT 1, v000001ed714e2790_0, C4<0>, C4<0>, C4<0>;
v000001ed71515c10_0 .net *"_ivl_0", 0 0, L_000001ed7151e110;  1 drivers
v000001ed71514b30_0 .net "in1", 31 0, v000001ed71515030_0;  alias, 1 drivers
v000001ed71514f90_0 .net "in2", 31 0, v000001ed71516250_0;  alias, 1 drivers
v000001ed71514a90_0 .net "out", 31 0, L_000001ed715e8b50;  alias, 1 drivers
v000001ed71514ef0_0 .net "s", 0 0, v000001ed714e2790_0;  alias, 1 drivers
L_000001ed715e8b50 .functor MUXZ 32, v000001ed71516250_0, v000001ed71515030_0, L_000001ed7151e110, C4<>;
S_000001ed7146b7e0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ed7146b970 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ed7146b9a8 .param/l "AND" 0 9 12, C4<0010>;
P_000001ed7146b9e0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ed7146ba18 .param/l "OR" 0 9 12, C4<0011>;
P_000001ed7146ba50 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ed7146ba88 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ed7146bac0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ed7146baf8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ed7146bb30 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ed7146bb68 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ed7146bba0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ed7146bbd8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ed7158b8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed71515490_0 .net/2u *"_ivl_0", 31 0, L_000001ed7158b8e0;  1 drivers
v000001ed71515f30_0 .net "opSel", 3 0, v000001ed714e3870_0;  alias, 1 drivers
v000001ed71514bd0_0 .net "operand1", 31 0, L_000001ed715e7bb0;  alias, 1 drivers
v000001ed71515710_0 .net "operand2", 31 0, L_000001ed715e7b10;  alias, 1 drivers
v000001ed71515030_0 .var "result", 31 0;
v000001ed71515a30_0 .net "zero", 0 0, L_000001ed715e7070;  alias, 1 drivers
E_000001ed714dd430 .event anyedge, v000001ed714e3870_0, v000001ed71514bd0_0, v000001ed714e2650_0;
L_000001ed715e7070 .cmp/eq 32, v000001ed71515030_0, L_000001ed7158b8e0;
S_000001ed714adde0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001ed71580650 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed71580688 .param/l "add" 0 4 5, C4<100000>;
P_000001ed715806c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed715806f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed71580730 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed71580768 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed715807a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed715807d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed71580810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed71580848 .param/l "j" 0 4 12, C4<000010>;
P_000001ed71580880 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed715808b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed715808f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed71580928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed71580960 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed71580998 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed715809d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed71580a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed71580a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed71580a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed71580ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed71580ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed71580b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed71580b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed71580b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed71580bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001ed715150d0_0 .var "PCsrc", 1 0;
v000001ed71515210_0 .net "excep_flag", 0 0, o000001ed71551048;  alias, 0 drivers
v000001ed715152b0_0 .net "funct", 5 0, L_000001ed7151ce20;  alias, 1 drivers
v000001ed715153f0_0 .net "opcode", 5 0, L_000001ed7151c1a0;  alias, 1 drivers
v000001ed71514590_0 .net "operand1", 31 0, L_000001ed7151eab0;  alias, 1 drivers
v000001ed715157b0_0 .net "operand2", 31 0, L_000001ed715e7b10;  alias, 1 drivers
v000001ed71515b70_0 .net "rst", 0 0, v000001ed7151d780_0;  alias, 1 drivers
E_000001ed714de6b0/0 .event anyedge, v000001ed714e26f0_0, v000001ed71515210_0, v000001ed714e2290_0, v000001ed71514770_0;
E_000001ed714de6b0/1 .event anyedge, v000001ed714e2650_0, v000001ed714e1d90_0;
E_000001ed714de6b0 .event/or E_000001ed714de6b0/0, E_000001ed714de6b0/1;
S_000001ed714adf70 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ed71515df0 .array "DataMem", 0 1023, 31 0;
v000001ed71515cb0_0 .net "address", 31 0, v000001ed71515030_0;  alias, 1 drivers
v000001ed71515e90_0 .net "clock", 0 0, L_000001ed7151e490;  1 drivers
v000001ed71515fd0_0 .net "data", 31 0, L_000001ed7151e260;  alias, 1 drivers
v000001ed71516070_0 .var/i "i", 31 0;
v000001ed71516250_0 .var "q", 31 0;
v000001ed715162f0_0 .net "rden", 0 0, v000001ed714e3a50_0;  alias, 1 drivers
v000001ed71516820_0 .net "wren", 0 0, v000001ed714e1cf0_0;  alias, 1 drivers
E_000001ed714ddcb0 .event posedge, v000001ed71515e90_0;
S_000001ed71499bf0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001ed714df1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ed714de270 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ed71517540_0 .net "PCin", 31 0, L_000001ed715e86f0;  alias, 1 drivers
v000001ed71517720_0 .var "PCout", 31 0;
v000001ed71516dc0_0 .net "clk", 0 0, L_000001ed7151e9d0;  alias, 1 drivers
v000001ed71517220_0 .net "rst", 0 0, v000001ed7151d780_0;  alias, 1 drivers
    .scope S_000001ed714adde0;
T_0 ;
    %wait E_000001ed714de6b0;
    %load/vec4 v000001ed71515b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ed715150d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ed71515210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ed715150d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ed715153f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001ed71514590_0;
    %load/vec4 v000001ed715157b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001ed715153f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001ed71514590_0;
    %load/vec4 v000001ed715157b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001ed715153f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001ed715153f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001ed715153f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001ed715152b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ed715150d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ed715150d0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ed71499bf0;
T_1 ;
    %wait E_000001ed714dcff0;
    %load/vec4 v000001ed71517220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed71517720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ed71517540_0;
    %assign/vec4 v000001ed71517720_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ed71482330;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed71515350_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ed71515350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed71515350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %load/vec4 v000001ed71515350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed71515350_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed714e2c90, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ed714820e0;
T_3 ;
    %wait E_000001ed714dccf0;
    %load/vec4 v000001ed714e26f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ed714e21f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed714e1cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed714e2790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed714e3a50_0, 0;
    %assign/vec4 v000001ed714e3370_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ed714e21f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ed714e3870_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ed714e3230_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed714e35f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed714e1cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed714e2790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed714e3a50_0, 0, 1;
    %store/vec4 v000001ed714e3370_0, 0, 1;
    %load/vec4 v000001ed714e2290_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e21f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %load/vec4 v000001ed714e1d90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed714e3370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e35f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e2790_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e1cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed714e3230_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed714e3870_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ed714329c0;
T_4 ;
    %wait E_000001ed714dcff0;
    %fork t_1, S_000001ed71432b50;
    %jmp t_0;
    .scope S_000001ed71432b50;
t_1 ;
    %load/vec4 v000001ed71514950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed71515850_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ed71515850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed71515850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed71515670, 0, 4;
    %load/vec4 v000001ed71515850_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed71515850_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ed715149f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ed71516110_0;
    %load/vec4 v000001ed71514db0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed71515670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed71515670, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ed714329c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ed714329c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed71514630_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ed71514630_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ed71514630_0;
    %ix/getv/s 4, v000001ed71514630_0;
    %load/vec4a v000001ed71515670, 4;
    %ix/getv/s 4, v000001ed71514630_0;
    %load/vec4a v000001ed71515670, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ed71514630_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed71514630_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ed7146b7e0;
T_6 ;
    %wait E_000001ed714dd430;
    %load/vec4 v000001ed71515f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ed71514bd0_0;
    %load/vec4 v000001ed71515710_0;
    %add;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ed71514bd0_0;
    %load/vec4 v000001ed71515710_0;
    %sub;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ed71514bd0_0;
    %load/vec4 v000001ed71515710_0;
    %and;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ed71514bd0_0;
    %load/vec4 v000001ed71515710_0;
    %or;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ed71514bd0_0;
    %load/vec4 v000001ed71515710_0;
    %xor;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ed71514bd0_0;
    %load/vec4 v000001ed71515710_0;
    %or;
    %inv;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ed71514bd0_0;
    %load/vec4 v000001ed71515710_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ed71515710_0;
    %load/vec4 v000001ed71514bd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ed71514bd0_0;
    %ix/getv 4, v000001ed71515710_0;
    %shiftl 4;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ed71514bd0_0;
    %ix/getv 4, v000001ed71515710_0;
    %shiftr 4;
    %assign/vec4 v000001ed71515030_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ed714adf70;
T_7 ;
    %wait E_000001ed714ddcb0;
    %load/vec4 v000001ed715162f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ed71515cb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ed71515df0, 4;
    %assign/vec4 v000001ed71516250_0, 0;
T_7.0 ;
    %load/vec4 v000001ed71516820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ed71515fd0_0;
    %ix/getv 3, v000001ed71515cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed71515df0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ed714adf70;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001ed714adf70;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed71516070_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ed71516070_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ed71516070_0;
    %load/vec4a v000001ed71515df0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001ed71516070_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ed71516070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed71516070_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ed714df1d0;
T_10 ;
    %wait E_000001ed714dcff0;
    %load/vec4 v000001ed71518790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed71519a50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ed71519a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ed71519a50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ed714deeb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed7151d140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed7151d780_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ed714deeb0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ed7151d140_0;
    %inv;
    %assign/vec4 v000001ed7151d140_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ed714deeb0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed7151d780_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed7151d780_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001ed7151d640_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
