<p align="center">
  <img src="./assets/logo.png" alt="VSim">
  <br><br>
  <a href="https://github.com/andrescv/VSim/blob/master/LICENSE">
    <img src="https://img.shields.io/badge/License-GPL%20v3-blue.svg" alt="License: GPL v3">
  </a>
  <a href="https://travis-ci.com/andrescv/VSim.svg?token=h9ViHq8BCqh3R8sDcjui&branch=master">
    <img src="https://travis-ci.com/andrescv/VSim.svg?token=h9ViHq8BCqh3R8sDcjui&branch=master" alt="Travis CI">
  </a>
</p>

> **VSim** is a RISC-V assembler and runtime simulator for educational purposes. The complete 32-bit base integer ISA can be simulated as well as the M (_Multiply and Divide_) and F (_Single Floating Point_) extensions with all their respective pseudo-instructions.

### Dependencies

VSim requires Java SE 8 (or later) SDK installed on your computer.

<p align="center">
  <a href="http://www.oracle.com/technetwork/java/javase/downloads/index.html">
  <img src="./assets/download.png" alt="download">
  </a>
</p>


### Contributing

Pull requests and stars are always welcome. For bugs and feature requests, [please create an issue](https://github.com/andrescv/VSim/issues/new).

### Author

**Andres Castellanos**

* ![Github](./assets/github.png) [github/andrescv](https://github.com/andrescv)

### License

VSim is under the [GNU GPLV3.0 license](https://github.com/andrescv/VSim/blob/master/LICENSE)

```text
Copyright (C) 2018  Andres Castellanos

  This program is free software: you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation, either version 3 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License
  along with this program.  If not, see <https://www.gnu.org/licenses/>.
```
