
module TopModule(
  input [2:0] a,
  output reg [15:0] q
);

always @(*)
begin
  case(a)
    3'b000: q = 16'b0001001000110010;
    3'b001: q = 16'b1010111011100000;
    3'b010: q = 16'b0010011111010100;
    3'b011: q = 16'b0101101000001110;
    3'b100: q = 16'b0010000001100110;
    3'b101: q = 16'b0110010011001110;
    3'b110: q = 16'b1100001010010110;
    3'b111: q = 16'b0010111100011001;
    default: q = 16'b0000000000000000;
  endcase
end

endmodule