{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603679823959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603679823960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 09:37:03 2020 " "Processing started: Mon Oct 26 09:37:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603679823960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603679823960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SrWPL -c SrWPL " "Command: quartus_map --read_settings_files=on --write_settings_files=off SrWPL -c SrWPL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603679823960 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603679824462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679824552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679824552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flipflop " "Found entity 1: D_Flipflop" {  } { { "D_Flipflop.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_Flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679824561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679824561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff " "Found entity 1: D_ff" {  } { { "D_ff.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679824568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679824568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srwpl.v 1 1 " "Found 1 design units, including 1 entities, in source file srwpl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SrWPL " "Found entity 1: SrWPL" {  } { { "SrWPL.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/SrWPL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679824576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679824576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_0.v 1 1 " "Found 1 design units, including 1 entities, in source file d_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_0 " "Found entity 1: D_0" {  } { { "D_0.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_0.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679824586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679824586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SrWPL " "Elaborating entity \"SrWPL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603679824660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_n.v 1 1 " "Using design file d_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D_n " "Found entity 1: D_n" {  } { { "d_n.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/d_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679824693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1603679824693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_n D_n:inst0 " "Elaborating entity \"D_n\" for hierarchy \"D_n:inst0\"" {  } { { "SrWPL.v" "inst0" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/SrWPL.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603679824697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_0 D_n:inst0\|D_0:inst\[0\] " "Elaborating entity \"D_0\" for hierarchy \"D_n:inst0\|D_0:inst\[0\]\"" {  } { { "d_n.v" "inst\[0\]" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/d_n.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603679824703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flipflop D_n:inst0\|D_Flipflop:inst0\[0\] " "Elaborating entity \"D_Flipflop\" for hierarchy \"D_n:inst0\|D_Flipflop:inst0\[0\]\"" {  } { { "d_n.v" "inst0\[0\]" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/d_n.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603679824736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch D_n:inst0\|D_Flipflop:inst0\[0\]\|D_latch:mster " "Elaborating entity \"D_latch\" for hierarchy \"D_n:inst0\|D_Flipflop:inst0\[0\]\|D_latch:mster\"" {  } { { "D_Flipflop.v" "mster" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_Flipflop.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603679824742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603679825989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603679825989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603679826079 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603679826079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603679826079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603679826079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603679826160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 09:37:06 2020 " "Processing ended: Mon Oct 26 09:37:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603679826160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603679826160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603679826160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603679826160 ""}
