// Seed: 17374293
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    output tri0 id_8
    , id_15,
    output uwire id_9,
    input uwire id_10,
    input wor id_11,
    input supply0 id_12,
    output supply0 id_13
);
  wire id_16;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    output tri id_5,
    output supply1 id_6
);
  tri id_8 = id_0;
  module_0(
      id_8, id_0, id_4, id_0, id_6, id_4, id_1, id_2, id_6, id_5, id_0, id_8, id_3, id_8
  );
endmodule
