//
// Generated by LWPU LWVM Compiler
// Compiler built on Tue Sep 25 17:26:26 2012 (1348590386)
// Lwca compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_20
.address_size 64

	.file	1 "C:/Users/craigh/AppData/Local/Temp/tmpxft_00000ce8_00000000-11_kernel.cpp3.i"
	.file	2 "C:/Program Files/LWPU GPU Computing Toolkit/LWCA/v5.0/lwvm/ci_include.h"
	.file	3 "C:\\Users\\craigh\\AppData\\Local\\Temp\\optix3828\\kernel.lw"
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.const .align 4 .u32 kLightCacheSize = 5;

.visible .func  (.param .b32 func_retval0) _Z15getVisualOutput11RadiancePrdi(
	.param .align 16 .b8 _Z15getVisualOutput11RadiancePrdi_param_0[32],
	.param .b32 _Z15getVisualOutput11RadiancePrdi_param_1
)
{
	.reg .s32 	%r<11>;
	.reg .f32 	%f<10>;


	ld.param.f32 	%f1, [_Z15getVisualOutput11RadiancePrdi_param_0];
	ld.param.f32 	%f2, [_Z15getVisualOutput11RadiancePrdi_param_0+4];
	ld.param.f32 	%f3, [_Z15getVisualOutput11RadiancePrdi_param_0+8];
	.loc 2 633 5
	cvt.sat.ftz.f32.f32 	%f4, %f3;
	.loc 3 13 1
	mul.ftz.f32 	%f5, %f4, 0f437F0000;
	.loc 2 1386 5
	cvt.rzi.ftz.u32.f32 	%r1, %f5;
	.loc 2 633 5
	cvt.sat.ftz.f32.f32 	%f6, %f2;
	.loc 3 13 1
	mul.ftz.f32 	%f7, %f6, 0f437F0000;
	.loc 2 1386 5
	cvt.rzi.ftz.u32.f32 	%r2, %f7;
	.loc 2 633 5
	cvt.sat.ftz.f32.f32 	%f8, %f1;
	.loc 3 13 1
	mul.ftz.f32 	%f9, %f8, 0f437F0000;
	.loc 2 1386 5
	cvt.rzi.ftz.u32.f32 	%r3, %f9;
	.loc 3 13 1
	shl.b32 	%r4, %r2, 8;
	and.b32  	%r5, %r4, 65280;
	and.b32  	%r6, %r1, 255;
	shl.b32 	%r7, %r3, 16;
	and.b32  	%r8, %r7, 16711680;
	or.b32  	%r9, %r5, %r6;
	or.b32  	%r10, %r9, %r8;
	st.param.b32	[func_retval0+0], %r10;
	.loc 3 14 1
	ret;
}

.visible .func  (.param .b32 func_retval0) _Z15getTimingOutput11RadiancePrdi(
	.param .align 16 .b8 _Z15getTimingOutput11RadiancePrdi_param_0[32],
	.param .b32 _Z15getTimingOutput11RadiancePrdi_param_1
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<29>;


	ld.param.u32 	%r7, [_Z15getTimingOutput11RadiancePrdi_param_1];
	.loc 3 19 1
	shr.s32 	%r1, %r7, 12;
	.loc 3 21 1
	setp.lt.s32 	%p1, %r1, 255;
	mov.u32 	%r27, %r1;
	@%p1 bra 	BB1_2;

	mov.u32 	%r8, 255;
	.loc 3 21 1
	sub.s32 	%r9, %r8, %r1;
	mov.u32 	%r10, 0;
	.loc 2 238 5
	max.s32 	%r2, %r9, %r10;
	mov.u32 	%r27, %r2;

BB1_2:
	.loc 3 21 1
	mov.u32 	%r3, %r27;
	.loc 3 22 1
	add.s32 	%r11, %r1, -192;
	mov.u32 	%r12, 0;
	.loc 2 238 5
	max.s32 	%r4, %r11, %r12;
	.loc 3 23 1
	setp.lt.s32 	%p2, %r4, 255;
	mov.u32 	%r28, %r4;
	@%p2 bra 	BB1_4;

	mov.u32 	%r13, 255;
	.loc 3 23 1
	sub.s32 	%r14, %r13, %r4;
	.loc 2 238 5
	max.s32 	%r5, %r14, %r12;
	mov.u32 	%r28, %r5;

BB1_4:
	.loc 3 23 1
	mov.u32 	%r6, %r28;
	.loc 3 24 1
	add.s32 	%r16, %r4, -192;
	.loc 2 238 5
	max.s32 	%r18, %r16, %r12;
	.loc 3 25 1
	setp.lt.s32 	%p3, %r18, 255;
	.loc 3 32 1
	shl.b32 	%r19, %r3, 8;
	and.b32  	%r20, %r19, 65280;
	shl.b32 	%r21, %r18, 16;
	and.b32  	%r22, %r21, 16711680;
	selp.b32 	%r23, %r22, 16711680, %p3;
	and.b32  	%r24, %r6, 255;
	or.b32  	%r25, %r24, %r20;
	or.b32  	%r26, %r25, %r23;
	st.param.b32	[func_retval0+0], %r26;
	.loc 3 33 1
	ret;
}


