{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618078909207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618078909207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 21:21:49 2021 " "Processing started: Sat Apr 10 21:21:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618078909207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618078909207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618078909207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618078909779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618078909779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file kd_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 kd_tree " "Found entity 1: kd_tree" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618078919516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618078919516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(213) " "Verilog HDL information at node.v(213): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 213 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1618078919531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.v 1 1 " "Found 1 design units, including 1 entities, in source file node.v" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 1 1 " "Found 1 design units, including 1 entities, in source file manhattan.v" { { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "manhattan.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_pe_tb " "Found entity 1: cluster_pe_tb" {  } { { "cluster_pe_tb.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_pe_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk0 kd_tree.v(86) " "Verilog HDL Implicit Net warning at kd_tree.v(86): created implicit net for \"junk0\"" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk1 kd_tree.v(87) " "Verilog HDL Implicit Net warning at kd_tree.v(87): created implicit net for \"junk1\"" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk2 kd_tree.v(89) " "Verilog HDL Implicit Net warning at kd_tree.v(89): created implicit net for \"junk2\"" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk3 kd_tree.v(90) " "Verilog HDL Implicit Net warning at kd_tree.v(90): created implicit net for \"junk3\"" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk4 kd_tree.v(103) " "Verilog HDL Implicit Net warning at kd_tree.v(103): created implicit net for \"junk4\"" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk5 kd_tree.v(104) " "Verilog HDL Implicit Net warning at kd_tree.v(104): created implicit net for \"junk5\"" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk6 kd_tree.v(106) " "Verilog HDL Implicit Net warning at kd_tree.v(106): created implicit net for \"junk6\"" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk7 kd_tree.v(107) " "Verilog HDL Implicit Net warning at kd_tree.v(107): created implicit net for \"junk7\"" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc node.v(54) " "Verilog HDL Implicit Net warning at node.v(54): created implicit net for \"distance_calc\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_dne node.v(127) " "Verilog HDL Implicit Net warning at node.v(127): created implicit net for \"left_dne\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_dne node.v(128) " "Verilog HDL Implicit Net warning at node.v(128): created implicit net for \"right_dne\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "both_dne node.v(129) " "Verilog HDL Implicit Net warning at node.v(129): created implicit net for \"both_dne\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_en node.v(130) " "Verilog HDL Implicit Net warning at node.v(130): created implicit net for \"left_en\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_en node.v(131) " "Verilog HDL Implicit Net warning at node.v(131): created implicit net for \"right_en\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_en node.v(132) " "Verilog HDL Implicit Net warning at node.v(132): created implicit net for \"ce_en\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pe_en node.v(133) " "Verilog HDL Implicit Net warning at node.v(133): created implicit net for \"pe_en\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sort_stable node.v(172) " "Verilog HDL Implicit Net warning at node.v(172): created implicit net for \"sort_stable\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_switch node.v(173) " "Verilog HDL Implicit Net warning at node.v(173): created implicit net for \"left_switch\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "self_switch node.v(174) " "Verilog HDL Implicit Net warning at node.v(174): created implicit net for \"self_switch\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_switch node.v(175) " "Verilog HDL Implicit Net warning at node.v(175): created implicit net for \"right_switch\"" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc cluster_PE.v(35) " "Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for \"distance_calc\"" {  } { { "cluster_PE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A cluster_CE.v(19) " "Verilog HDL Implicit Net warning at cluster_CE.v(19): created implicit net for \"A\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B cluster_CE.v(20) " "Verilog HDL Implicit Net warning at cluster_CE.v(20): created implicit net for \"B\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C cluster_CE.v(21) " "Verilog HDL Implicit Net warning at cluster_CE.v(21): created implicit net for \"C\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "point cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"point\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "old_center cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"old_center\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_done cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"dst_done\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_switch cluster_ce_tb.v(19) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(19): created implicit net for \"parent_switch\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618078919531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kd_tree " "Elaborating entity \"kd_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618078919578 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading image.\\n kd_tree.v(114) " "Verilog HDL Display System Task info at kd_tree.v(114): Loading image.\\n" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1618078919578 "|kd_tree"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "104 0 9 kd_tree.v(115) " "Verilog HDL warning at kd_tree.v(115): number of words (104) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 115 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1618078919578 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(153) " "Verilog HDL assignment warning at kd_tree.v(153): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919578 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 kd_tree.v(168) " "Verilog HDL assignment warning at kd_tree.v(168): truncated value with size 32 to match size of target (4)" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919578 "|kd_tree"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "kd_tree.v(171) " "Verilog HDL warning at kd_tree.v(171): ignoring unsupported system task" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 171 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1618078919578 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.data_a 0 kd_tree.v(51) " "Net \"in_im.data_a\" at kd_tree.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618078919578 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.waddr_a 0 kd_tree.v(51) " "Net \"in_im.waddr_a\" at kd_tree.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618078919578 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.we_a 0 kd_tree.v(51) " "Net \"in_im.we_a\" at kd_tree.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618078919578 "|kd_tree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:root " "Elaborating entity \"node\" for hierarchy \"node:root\"" {  } { { "kd_tree.v" "root" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618078919610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(133) " "Verilog HDL or VHDL warning at node.v(133): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(42) " "Verilog HDL or VHDL warning at node.v(42): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(43) " "Verilog HDL or VHDL warning at node.v(43): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(44) " "Verilog HDL or VHDL warning at node.v(44): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(51) " "Verilog HDL or VHDL warning at node.v(51): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(52) " "Verilog HDL or VHDL warning at node.v(52): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(52) " "Verilog HDL or VHDL warning at node.v(52): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(228) " "Verilog HDL assignment warning at node.v(228): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(251) " "Verilog HDL assignment warning at node.v(251): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(252) " "Verilog HDL assignment warning at node.v(252): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(299) " "Verilog HDL assignment warning at node.v(299): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919610 "|kd_tree|node:root"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(345) " "Verilog HDL Case Statement information at node.v(345): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 345 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618078919625 "|kd_tree|node:root"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:root\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:root\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618078919672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(23) " "Verilog HDL assignment warning at cluster_CE.v(23): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919672 "|kd_tree|node:root|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1618078919672 "|kd_tree|node:root|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manhattan node:root\|cluster_CE:c_ce\|manhattan:m " "Elaborating entity \"manhattan\" for hierarchy \"node:root\|cluster_CE:c_ce\|manhattan:m\"" {  } { { "cluster_CE.v" "m" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618078919672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:left " "Elaborating entity \"node\" for hierarchy \"node:left\"" {  } { { "kd_tree.v" "left" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618078919672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(133) " "Verilog HDL or VHDL warning at node.v(133): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(42) " "Verilog HDL or VHDL warning at node.v(42): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(43) " "Verilog HDL or VHDL warning at node.v(43): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(44) " "Verilog HDL or VHDL warning at node.v(44): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(51) " "Verilog HDL or VHDL warning at node.v(51): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(52) " "Verilog HDL or VHDL warning at node.v(52): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(52) " "Verilog HDL or VHDL warning at node.v(52): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(228) " "Verilog HDL assignment warning at node.v(228): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(251) " "Verilog HDL assignment warning at node.v(251): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(252) " "Verilog HDL assignment warning at node.v(252): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(299) " "Verilog HDL assignment warning at node.v(299): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(345) " "Verilog HDL Case Statement information at node.v(345): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 345 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618078919688 "|kd_tree|node:left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:right " "Elaborating entity \"node\" for hierarchy \"node:right\"" {  } { { "kd_tree.v" "right" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618078919735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(133) " "Verilog HDL or VHDL warning at node.v(133): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(42) " "Verilog HDL or VHDL warning at node.v(42): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(43) " "Verilog HDL or VHDL warning at node.v(43): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(44) " "Verilog HDL or VHDL warning at node.v(44): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(50) " "Verilog HDL or VHDL warning at node.v(50): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(51) " "Verilog HDL or VHDL warning at node.v(51): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(52) " "Verilog HDL or VHDL warning at node.v(52): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(52) " "Verilog HDL or VHDL warning at node.v(52): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(228) " "Verilog HDL assignment warning at node.v(228): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(251) " "Verilog HDL assignment warning at node.v(251): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(252) " "Verilog HDL assignment warning at node.v(252): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(299) " "Verilog HDL assignment warning at node.v(299): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618078919735 "|kd_tree|node:right"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(345) " "Verilog HDL Case Statement information at node.v(345): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 345 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618078919750 "|kd_tree|node:right"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 m 1 24 " "Port \"ordered port 3\" on the entity instantiation of \"m\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "cluster_CE.v" "m" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1618078919875 "|kd_tree|node:root|cluster_CE:c_ce|manhattan:m"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 m 1 24 " "Port \"ordered port 4\" on the entity instantiation of \"m\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "cluster_CE.v" "m" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1618078919875 "|kd_tree|node:root|cluster_CE:c_ce|manhattan:m"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 m 1 24 " "Port \"ordered port 3\" on the entity instantiation of \"m\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "cluster_CE.v" "m" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1618078919875 "|kd_tree|node:root|cluster_CE:c_ce|manhattan:m"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 m 1 24 " "Port \"ordered port 4\" on the entity instantiation of \"m\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "cluster_CE.v" "m" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1618078919875 "|kd_tree|node:root|cluster_CE:c_ce|manhattan:m"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "kd_tree.v" "clk" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1618078919875 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1618078919875 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1618078919969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg " "Generated suppressed messages file C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1618078920016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2101920 " "Peak virtual memory: 2101920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618078920031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 21:22:00 2021 " "Processing ended: Sat Apr 10 21:22:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618078920031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618078920031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618078920031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618078920031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 90 s " "Quartus Prime Flow was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618078920663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618078921311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618078921311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 21:22:01 2021 " "Processing started: Sat Apr 10 21:22:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618078921311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1618078921311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1618078921311 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim kd_tree kd_tree " "Quartus(args): --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1618078921311 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1618078921547 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1618078921656 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1618078921656 ""}
{ "Warning" "0" "" "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1618078921777 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" {  } { { "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" "0" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1618078921793 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1618078921808 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1618078921808 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1618078921808 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" {  } { { "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" "0" { Text "C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/atom/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1618078921808 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1618078921808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2101913 " "Peak virtual memory: 2101913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618078921808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 21:22:01 2021 " "Processing ended: Sat Apr 10 21:22:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618078921808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618078921808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618078921808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618078921808 ""}
