

================================================================
== Vivado HLS Report for 'max_pool2x2'
================================================================
* Date:           Tue May 10 21:15:07 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i16"   --->   Operation 8 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_14 = alloca i16"   --->   Operation 9 'alloca' 'p_Repl2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "%row_store_V = alloca [640 x i16], align 2" [./src/pool_reord.hpp:30->./src/ultranet.cpp:90]   --->   Operation 10 'alloca' 'row_store_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_1 : Operation 11 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/pool_reord.hpp:28]   --->   Operation 11 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90]   --->   Operation 12 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%shl_ln35 = shl i32 %reps_read, 6" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 17 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%shl_ln35_4 = shl i32 %reps_read, 4" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 18 'shl' 'shl_ln35_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln35 = add i32 %shl_ln35_4, %shl_ln35" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 19 'add' 'add_ln35' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i41 @_ssdm_op_BitConcatenate.i41.i32.i9(i32 %add_ln35, i9 0)" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = zext i41 %tmp_s to i42" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 21 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_60 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %add_ln35, i7 0)" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 22 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl22 = zext i39 %tmp_60 to i42" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 23 'zext' 'p_shl22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.23ns)   --->   "%bound4 = add i42 %p_shl22, %p_shl" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 24 'add' 'bound4' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "br label %.preheader.i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i42 [ 0, %entry ], [ %add_ln35_7, %hls_label_32_end ]" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 26 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%h_0_i = phi i32 [ 0, %entry ], [ %select_ln35_4, %hls_label_32_end ]" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 27 'phi' 'h_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %entry ], [ %select_ln36_6, %hls_label_32_end ]" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%peIdx_0_i = phi i4 [ 0, %entry ], [ %select_ln36_5, %hls_label_32_end ]" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 29 'phi' 'peIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%w_0_i = phi i7 [ 0, %entry ], [ %w, %hls_label_32_end ]"   --->   Operation 30 'phi' 'w_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.28ns)   --->   "%icmp_ln35 = icmp eq i42 %indvar_flatten17, %bound4" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 31 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.24ns)   --->   "%add_ln35_7 = add i42 %indvar_flatten17, 1" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 32 'add' 'add_ln35_7' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.exit, label %hls_label_32_begin" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.20ns)   --->   "%h = add i32 1, %h_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 34 'add' 'h' <Predicate = (!icmp_ln35)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln36 = icmp eq i11 %indvar_flatten, 640" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 35 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.45ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i4 0, i4 %peIdx_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 36 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.52ns)   --->   "%select_ln35_4 = select i1 %icmp_ln36, i32 %h, i32 %h_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 37 'select' 'select_ln35_4' <Predicate = (!icmp_ln35)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %select_ln35_4 to i1" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 38 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln36, true" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 39 'xor' 'xor_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.86ns)   --->   "%icmp_ln37 = icmp eq i7 %w_0_i, -48" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 40 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln37, %xor_ln35" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 41 'and' 'and_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.86ns)   --->   "%peIdx = add i4 1, %select_ln35" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 42 'add' 'peIdx' <Predicate = (!icmp_ln35)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln35, %icmp_ln36" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 43 'or' 'or_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i7 0, i7 %w_0_i" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 44 'select' 'select_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.45ns)   --->   "%select_ln36_5 = select i1 %and_ln35, i4 %peIdx, i4 %select_ln35" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 45 'select' 'select_ln36_5' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i7 %select_ln36 to i1" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 46 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %trunc_ln35, label %0, label %1" [./src/pool_reord.hpp:44->./src/ultranet.cpp:90]   --->   Operation 47 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.33ns)   --->   "%and_ln51 = and i1 %trunc_ln35, %trunc_ln37" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 48 'and' 'and_ln51' <Predicate = (!icmp_ln35)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %and_ln51, label %3, label %.hls_label_32_end_crit_edge" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 49 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.89ns)   --->   "%w = add i7 %select_ln36, 1" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 50 'add' 'w' <Predicate = (!icmp_ln35)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.94ns)   --->   "%add_ln36_3 = add i11 %indvar_flatten, 1" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 51 'add' 'add_ln36_3' <Predicate = (!icmp_ln35)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.45ns)   --->   "%select_ln36_6 = select i1 %icmp_ln36, i11 1, i11 %add_ln36_3" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 52 'select' 'select_ln36_6' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.08>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln36_5 to i10" [./src/pool_reord.hpp:36->./src/ultranet.cpp:90]   --->   Operation 53 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.75ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vec_V_V)" [./src/pool_reord.hpp:41->./src/ultranet.cpp:90]   --->   Operation 54 'read' 'tmp_V' <Predicate = (!icmp_ln35)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %tmp_V to i4" [./src/pool_reord.hpp:16->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 55 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_113_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 16, i32 19)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 56 'partselect' 'p_Result_113_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.88ns)   --->   "%icmp_ln895 = icmp ugt i4 %p_Result_113_i_i, %trunc_ln647" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 57 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.45ns)   --->   "%select_ln18 = select i1 %icmp_ln895, i4 %p_Result_113_i_i, i4 %trunc_ln647" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 58 'select' 'select_ln18' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_112_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 4, i32 7)" [./src/pool_reord.hpp:16->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 59 'partselect' 'p_Result_112_1_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_113_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 20, i32 23)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 60 'partselect' 'p_Result_113_1_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.88ns)   --->   "%icmp_ln895_1 = icmp ugt i4 %p_Result_113_1_i_i, %p_Result_112_1_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 61 'icmp' 'icmp_ln895_1' <Predicate = (!icmp_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.45ns)   --->   "%select_ln18_1 = select i1 %icmp_ln895_1, i4 %p_Result_113_1_i_i, i4 %p_Result_112_1_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 62 'select' 'select_ln18_1' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_112_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 8, i32 11)" [./src/pool_reord.hpp:16->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 63 'partselect' 'p_Result_112_2_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_113_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 24, i32 27)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 64 'partselect' 'p_Result_113_2_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln895_2 = icmp ugt i4 %p_Result_113_2_i_i, %p_Result_112_2_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 65 'icmp' 'icmp_ln895_2' <Predicate = (!icmp_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.45ns)   --->   "%select_ln18_2 = select i1 %icmp_ln895_2, i4 %p_Result_113_2_i_i, i4 %p_Result_112_2_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 66 'select' 'select_ln18_2' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_112_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 12, i32 15)" [./src/pool_reord.hpp:16->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 67 'partselect' 'p_Result_112_3_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_113_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 28, i32 31)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 68 'partselect' 'p_Result_113_3_i_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln895_3 = icmp ugt i4 %p_Result_113_3_i_i, %p_Result_112_3_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 69 'icmp' 'icmp_ln895_3' <Predicate = (!icmp_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.45ns)   --->   "%select_ln18_3 = select i1 %icmp_ln895_3, i4 %p_Result_113_3_i_i, i4 %p_Result_112_3_i_i" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 70 'select' 'select_ln18_3' <Predicate = (!icmp_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln3 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %select_ln36, i3 0)" [./src/pool_reord.hpp:43->./src/ultranet.cpp:90]   --->   Operation 71 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.93ns)   --->   "%addr = add i10 %zext_ln36, %shl_ln3" [./src/pool_reord.hpp:43->./src/ultranet.cpp:90]   --->   Operation 72 'add' 'addr' <Predicate = (!icmp_ln35)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %addr to i64" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 73 'zext' 'zext_ln49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%row_store_V_addr = getelementptr [640 x i16]* %row_store_V, i64 0, i64 %zext_ln49" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 74 'getelementptr' 'row_store_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.35ns)   --->   "%dataRes_V = load i16* %row_store_V_addr, align 2" [./src/pool_reord.hpp:45->./src/ultranet.cpp:90]   --->   Operation 75 'load' 'dataRes_V' <Predicate = (trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %select_ln18_3, i4 %select_ln18_2, i4 %select_ln18_1, i4 %select_ln18)" [./src/pool_reord.hpp:19->./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 76 'bitconcatenate' 'p_Val2_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.35ns)   --->   "store i16 %p_Val2_5, i16* %row_store_V_addr, align 2" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 77 'store' <Predicate = (!trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_5 : Operation 78 [1/2] (1.35ns)   --->   "%dataRes_V = load i16* %row_store_V_addr, align 2" [./src/pool_reord.hpp:45->./src/ultranet.cpp:90]   --->   Operation 78 'load' 'dataRes_V' <Predicate = (trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln647_11 = trunc i16 %dataRes_V to i4" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 79 'trunc' 'trunc_ln647_11' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.88ns)   --->   "%icmp_ln895_4 = icmp ugt i4 %trunc_ln647_11, %select_ln18" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 80 'icmp' 'icmp_ln895_4' <Predicate = (trunc_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.45ns)   --->   "%select_ln18_4 = select i1 %icmp_ln895_4, i4 %trunc_ln647_11, i4 %select_ln18" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 81 'select' 'select_ln18_4' <Predicate = (trunc_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_113_1_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %dataRes_V, i32 4, i32 7)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 82 'partselect' 'p_Result_113_1_i' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.88ns)   --->   "%icmp_ln895_5 = icmp ugt i4 %p_Result_113_1_i, %select_ln18_1" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 83 'icmp' 'icmp_ln895_5' <Predicate = (trunc_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.45ns)   --->   "%select_ln18_5 = select i1 %icmp_ln895_5, i4 %p_Result_113_1_i, i4 %select_ln18_1" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 84 'select' 'select_ln18_5' <Predicate = (trunc_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_113_2_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %dataRes_V, i32 8, i32 11)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 85 'partselect' 'p_Result_113_2_i' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.88ns)   --->   "%icmp_ln895_6 = icmp ugt i4 %p_Result_113_2_i, %select_ln18_2" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 86 'icmp' 'icmp_ln895_6' <Predicate = (trunc_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.45ns)   --->   "%select_ln18_6 = select i1 %icmp_ln895_6, i4 %p_Result_113_2_i, i4 %select_ln18_2" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 87 'select' 'select_ln18_6' <Predicate = (trunc_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_113_3_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %dataRes_V, i32 12, i32 15)" [./src/pool_reord.hpp:17->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 88 'partselect' 'p_Result_113_3_i' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.88ns)   --->   "%icmp_ln895_7 = icmp ugt i4 %p_Result_113_3_i, %select_ln18_3" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 89 'icmp' 'icmp_ln895_7' <Predicate = (trunc_ln35)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.45ns)   --->   "%select_ln18_7 = select i1 %icmp_ln895_7, i4 %p_Result_113_3_i, i4 %select_ln18_3" [./src/pool_reord.hpp:18->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 90 'select' 'select_ln18_7' <Predicate = (trunc_ln35)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%dataOut0_V = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %select_ln18_7, i4 %select_ln18_6, i4 %select_ln18_5, i4 %select_ln18_4)" [./src/pool_reord.hpp:19->./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 91 'bitconcatenate' 'dataOut0_V' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "store i16 %dataOut0_V, i16* %p_Repl2_s" [./src/pool_reord.hpp:48->./src/ultranet.cpp:90]   --->   Operation 92 'store' <Predicate = (trunc_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50011)" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 93 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/pool_reord.hpp:38->./src/ultranet.cpp:90]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 95 'br' <Predicate = (!trunc_ln35)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [./src/pool_reord.hpp:48->./src/ultranet.cpp:90]   --->   Operation 96 'br' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i16* %p_Repl2_s" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 97 'load' 'p_Repl2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "store i16 %p_Repl2_load, i16* %p_Repl2_14" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 98 'store' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br label %hls_label_32_end" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 99 'br' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_Repl2_14_load = load i16* %p_Repl2_14" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 100 'load' 'p_Repl2_14_load' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Repl2_load, i16 %p_Repl2_14_load)" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 101 'bitconcatenate' 'p_Result_s' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %p_Result_s)" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 102 'write' <Predicate = (and_ln51)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br label %hls_label_32_end" [./src/pool_reord.hpp:54->./src/ultranet.cpp:90]   --->   Operation 103 'br' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50011, i32 %tmp_i)" [./src/pool_reord.hpp:57->./src/ultranet.cpp:90]   --->   Operation 104 'specregionend' 'empty' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 105 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s          (alloca         ) [ 00111110]
p_Repl2_14         (alloca         ) [ 00111110]
row_store_V        (alloca         ) [ 00111110]
reps_read          (read           ) [ 00100000]
write_ln90         (write          ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
shl_ln35           (shl            ) [ 00000000]
shl_ln35_4         (shl            ) [ 00000000]
add_ln35           (add            ) [ 00000000]
tmp_s              (bitconcatenate ) [ 00000000]
p_shl              (zext           ) [ 00000000]
tmp_60             (bitconcatenate ) [ 00000000]
p_shl22            (zext           ) [ 00000000]
bound4             (add            ) [ 00011110]
br_ln35            (br             ) [ 00111110]
indvar_flatten17   (phi            ) [ 00010000]
h_0_i              (phi            ) [ 00010000]
indvar_flatten     (phi            ) [ 00010000]
peIdx_0_i          (phi            ) [ 00010000]
w_0_i              (phi            ) [ 00010000]
icmp_ln35          (icmp           ) [ 00011110]
add_ln35_7         (add            ) [ 00111110]
br_ln35            (br             ) [ 00000000]
h                  (add            ) [ 00000000]
icmp_ln36          (icmp           ) [ 00000000]
select_ln35        (select         ) [ 00000000]
select_ln35_4      (select         ) [ 00111110]
trunc_ln35         (trunc          ) [ 00011110]
xor_ln35           (xor            ) [ 00000000]
icmp_ln37          (icmp           ) [ 00000000]
and_ln35           (and            ) [ 00000000]
peIdx              (add            ) [ 00000000]
or_ln36            (or             ) [ 00000000]
select_ln36        (select         ) [ 00011000]
select_ln36_5      (select         ) [ 00111110]
trunc_ln37         (trunc          ) [ 00000000]
br_ln44            (br             ) [ 00000000]
and_ln51           (and            ) [ 00011110]
br_ln51            (br             ) [ 00000000]
w                  (add            ) [ 00111110]
add_ln36_3         (add            ) [ 00000000]
select_ln36_6      (select         ) [ 00111110]
zext_ln36          (zext           ) [ 00000000]
tmp_V              (read           ) [ 00000000]
trunc_ln647        (trunc          ) [ 00000000]
p_Result_113_i_i   (partselect     ) [ 00000000]
icmp_ln895         (icmp           ) [ 00000000]
select_ln18        (select         ) [ 00010100]
p_Result_112_1_i_i (partselect     ) [ 00000000]
p_Result_113_1_i_i (partselect     ) [ 00000000]
icmp_ln895_1       (icmp           ) [ 00000000]
select_ln18_1      (select         ) [ 00010100]
p_Result_112_2_i_i (partselect     ) [ 00000000]
p_Result_113_2_i_i (partselect     ) [ 00000000]
icmp_ln895_2       (icmp           ) [ 00000000]
select_ln18_2      (select         ) [ 00010100]
p_Result_112_3_i_i (partselect     ) [ 00000000]
p_Result_113_3_i_i (partselect     ) [ 00000000]
icmp_ln895_3       (icmp           ) [ 00000000]
select_ln18_3      (select         ) [ 00010100]
shl_ln3            (bitconcatenate ) [ 00000000]
addr               (add            ) [ 00000000]
zext_ln49          (zext           ) [ 00000000]
row_store_V_addr   (getelementptr  ) [ 00010100]
p_Val2_5           (bitconcatenate ) [ 00000000]
store_ln49         (store          ) [ 00000000]
dataRes_V          (load           ) [ 00000000]
trunc_ln647_11     (trunc          ) [ 00000000]
icmp_ln895_4       (icmp           ) [ 00000000]
select_ln18_4      (select         ) [ 00000000]
p_Result_113_1_i   (partselect     ) [ 00000000]
icmp_ln895_5       (icmp           ) [ 00000000]
select_ln18_5      (select         ) [ 00000000]
p_Result_113_2_i   (partselect     ) [ 00000000]
icmp_ln895_6       (icmp           ) [ 00000000]
select_ln18_6      (select         ) [ 00000000]
p_Result_113_3_i   (partselect     ) [ 00000000]
icmp_ln895_7       (icmp           ) [ 00000000]
select_ln18_7      (select         ) [ 00000000]
dataOut0_V         (bitconcatenate ) [ 00000000]
store_ln48         (store          ) [ 00000000]
tmp_i              (specregionbegin) [ 00000000]
specpipeline_ln38  (specpipeline   ) [ 00000000]
br_ln0             (br             ) [ 00000000]
br_ln48            (br             ) [ 00000000]
p_Repl2_load       (load           ) [ 00000000]
store_ln51         (store          ) [ 00000000]
br_ln51            (br             ) [ 00000000]
p_Repl2_14_load    (load           ) [ 00000000]
p_Result_s         (bitconcatenate ) [ 00000000]
write_ln52         (write          ) [ 00000000]
br_ln54            (br             ) [ 00000000]
empty              (specregionend  ) [ 00000000]
br_ln37            (br             ) [ 00111110]
ret_ln90           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vec_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i32.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50011"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="p_Repl2_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Repl2_14_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_14/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="row_store_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_store_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="reps_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln90_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_V_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln52_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="row_store_V_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_store_V_addr/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="1"/>
<pin id="165" dir="0" index="4" bw="10" slack="0"/>
<pin id="166" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
<pin id="168" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dataRes_V/4 store_ln49/5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="indvar_flatten17_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="42" slack="1"/>
<pin id="171" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten17_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="42" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="h_0_i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_0_i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="h_0_i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0_i/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="indvar_flatten_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="1"/>
<pin id="193" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_flatten_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="peIdx_0_i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="1"/>
<pin id="204" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="peIdx_0_i (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="peIdx_0_i_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="peIdx_0_i/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="w_0_i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="1"/>
<pin id="215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_0_i (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="w_0_i_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0_i/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln35_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln35_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35_4/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln35_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="41" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="41" slack="0"/>
<pin id="250" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_60_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="39" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl22_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="39" slack="0"/>
<pin id="262" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl22/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bound4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="39" slack="0"/>
<pin id="266" dir="0" index="1" bw="41" slack="0"/>
<pin id="267" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln35_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="42" slack="0"/>
<pin id="272" dir="0" index="1" bw="42" slack="1"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln35_7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="42" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_7/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="h_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln36_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln35_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln35_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln35_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln35_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln37_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="and_ln35_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="peIdx_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="peIdx/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln36_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln36_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln36_5_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_5/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln37_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln51_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="w_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln36_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln36_6_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="11" slack="0"/>
<pin id="385" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_6/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln36_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln647_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Result_113_i_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="6" slack="0"/>
<pin id="401" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_i_i/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln895_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln18_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Result_112_1_i_i_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="0" index="3" bw="4" slack="0"/>
<pin id="425" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_112_1_i_i/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Result_113_1_i_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_1_i_i/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln895_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln18_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Result_112_2_i_i_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="0" index="3" bw="5" slack="0"/>
<pin id="459" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_112_2_i_i/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Result_113_2_i_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_2_i_i/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln895_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln18_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Result_112_3_i_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="0" index="3" bw="5" slack="0"/>
<pin id="493" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_112_3_i_i/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_113_3_i_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="6" slack="0"/>
<pin id="502" dir="0" index="3" bw="6" slack="0"/>
<pin id="503" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_3_i_i/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln895_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="0" index="1" bw="4" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_3/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln18_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_3/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shl_ln3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="0" index="1" bw="7" slack="1"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="addr_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="0" index="1" bw="10" slack="0"/>
<pin id="532" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln49_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Val2_5_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="1"/>
<pin id="543" dir="0" index="2" bw="4" slack="1"/>
<pin id="544" dir="0" index="3" bw="4" slack="1"/>
<pin id="545" dir="0" index="4" bw="4" slack="1"/>
<pin id="546" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln647_11_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_11/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln895_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="0" index="1" bw="4" slack="1"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_4/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln18_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="4" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="1"/>
<pin id="562" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_Result_113_1_i_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="4" slack="0"/>
<pin id="569" dir="0" index="3" bw="4" slack="0"/>
<pin id="570" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_1_i/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln895_5_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="1"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_5/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln18_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="0"/>
<pin id="583" dir="0" index="2" bw="4" slack="1"/>
<pin id="584" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_5/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_Result_113_2_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="0"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="0" index="3" bw="5" slack="0"/>
<pin id="592" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_2_i/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln895_6_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="4" slack="1"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_6/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln18_6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="4" slack="0"/>
<pin id="605" dir="0" index="2" bw="4" slack="1"/>
<pin id="606" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_6/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_Result_113_3_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="0" index="2" bw="5" slack="0"/>
<pin id="613" dir="0" index="3" bw="5" slack="0"/>
<pin id="614" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_113_3_i/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln895_7_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="0" index="1" bw="4" slack="1"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_7/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln18_7_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="4" slack="0"/>
<pin id="627" dir="0" index="2" bw="4" slack="1"/>
<pin id="628" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_7/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="dataOut0_V_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="4" slack="0"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="0" index="3" bw="4" slack="0"/>
<pin id="636" dir="0" index="4" bw="4" slack="0"/>
<pin id="637" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="dataOut0_V/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln48_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="4"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_Repl2_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="5"/>
<pin id="650" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln51_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="5"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_Repl2_14_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="5"/>
<pin id="658" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_14_load/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Result_s_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="16" slack="0"/>
<pin id="662" dir="0" index="2" bw="16" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="668" class="1005" name="p_Repl2_s_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="4"/>
<pin id="670" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="674" class="1005" name="p_Repl2_14_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="5"/>
<pin id="676" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_Repl2_14 "/>
</bind>
</comp>

<comp id="680" class="1005" name="reps_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reps_read "/>
</bind>
</comp>

<comp id="686" class="1005" name="bound4_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="42" slack="1"/>
<pin id="688" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="691" class="1005" name="icmp_ln35_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln35_7_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="42" slack="0"/>
<pin id="697" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_7 "/>
</bind>
</comp>

<comp id="700" class="1005" name="select_ln35_4_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_4 "/>
</bind>
</comp>

<comp id="705" class="1005" name="trunc_ln35_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln36_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="1"/>
<pin id="711" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="714" class="1005" name="select_ln36_5_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_5 "/>
</bind>
</comp>

<comp id="720" class="1005" name="and_ln51_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="3"/>
<pin id="722" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln51 "/>
</bind>
</comp>

<comp id="724" class="1005" name="w_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="0"/>
<pin id="726" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="729" class="1005" name="select_ln36_6_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="0"/>
<pin id="731" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_6 "/>
</bind>
</comp>

<comp id="734" class="1005" name="select_ln18_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="1"/>
<pin id="736" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="741" class="1005" name="select_ln18_1_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="1"/>
<pin id="743" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="select_ln18_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="1"/>
<pin id="750" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_2 "/>
</bind>
</comp>

<comp id="755" class="1005" name="select_ln18_3_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_3 "/>
</bind>
</comp>

<comp id="762" class="1005" name="row_store_V_addr_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="10" slack="1"/>
<pin id="764" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="row_store_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="126" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="110" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="94" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="224" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="234" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="248" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="173" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="173" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="184" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="195" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="206" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="287" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="281" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="184" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="287" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="217" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="313" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="293" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="325" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="287" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="217" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="325" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="331" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="293" pin="3"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="343" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="309" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="343" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="195" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="287" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="375" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="395"><net_src comp="140" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="140" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="410"><net_src comp="396" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="392" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="396" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="392" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="140" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="68" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="64" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="140" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="70" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="72" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="444"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="420" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="430" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="420" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="460"><net_src comp="64" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="140" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="74" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="76" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="470"><net_src comp="64" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="140" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="78" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="464" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="454" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="464" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="454" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="494"><net_src comp="64" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="140" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="82" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="84" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="140" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="86" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="88" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="512"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="488" pin="4"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="498" pin="4"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="488" pin="4"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="389" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="547"><net_src comp="96" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="5"/><net_sink comp="159" pin=4"/></net>

<net id="552"><net_src comp="159" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="549" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="571"><net_src comp="98" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="159" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="68" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="579"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="565" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="593"><net_src comp="98" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="159" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="76" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="601"><net_src comp="587" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="587" pin="4"/><net_sink comp="602" pin=1"/></net>

<net id="615"><net_src comp="98" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="159" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="82" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="84" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="623"><net_src comp="609" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="609" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="638"><net_src comp="96" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="624" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="602" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="641"><net_src comp="580" pin="3"/><net_sink comp="631" pin=3"/></net>

<net id="642"><net_src comp="558" pin="3"/><net_sink comp="631" pin=4"/></net>

<net id="647"><net_src comp="631" pin="5"/><net_sink comp="643" pin=0"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="664"><net_src comp="108" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="648" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="667"><net_src comp="659" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="671"><net_src comp="114" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="677"><net_src comp="118" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="683"><net_src comp="126" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="689"><net_src comp="264" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="694"><net_src comp="270" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="275" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="703"><net_src comp="301" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="708"><net_src comp="309" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="343" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="717"><net_src comp="351" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="723"><net_src comp="363" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="369" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="732"><net_src comp="381" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="737"><net_src comp="412" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="540" pin=4"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="744"><net_src comp="446" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="751"><net_src comp="480" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="758"><net_src comp="514" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="765"><net_src comp="153" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: reps_out | {1 }
 - Input state : 
	Port: max_pool2x2 : vec_V_V | {4 }
	Port: max_pool2x2 : reps | {1 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		p_shl : 2
		tmp_60 : 1
		p_shl22 : 2
		bound4 : 3
	State 3
		icmp_ln35 : 1
		add_ln35_7 : 1
		br_ln35 : 2
		h : 1
		icmp_ln36 : 1
		select_ln35 : 2
		select_ln35_4 : 2
		trunc_ln35 : 3
		xor_ln35 : 2
		icmp_ln37 : 1
		and_ln35 : 2
		peIdx : 3
		or_ln36 : 2
		select_ln36 : 2
		select_ln36_5 : 2
		trunc_ln37 : 3
		br_ln44 : 4
		and_ln51 : 4
		br_ln51 : 4
		w : 3
		add_ln36_3 : 1
		select_ln36_6 : 2
	State 4
		icmp_ln895 : 1
		select_ln18 : 2
		icmp_ln895_1 : 1
		select_ln18_1 : 2
		icmp_ln895_2 : 1
		select_ln18_2 : 2
		icmp_ln895_3 : 1
		select_ln18_3 : 2
		addr : 1
		zext_ln49 : 2
		row_store_V_addr : 3
		dataRes_V : 4
	State 5
		store_ln49 : 1
		trunc_ln647_11 : 1
		icmp_ln895_4 : 2
		select_ln18_4 : 3
		p_Result_113_1_i : 1
		icmp_ln895_5 : 2
		select_ln18_5 : 3
		p_Result_113_2_i : 1
		icmp_ln895_6 : 2
		select_ln18_6 : 3
		p_Result_113_3_i : 1
		icmp_ln895_7 : 2
		select_ln18_7 : 3
		dataOut0_V : 4
		store_ln48 : 5
	State 6
		store_ln51 : 1
		p_Result_s : 1
		write_ln52 : 2
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln35_fu_234      |    0    |    39   |
|          |       bound4_fu_264       |    0    |    48   |
|          |     add_ln35_7_fu_275     |    0    |    49   |
|    add   |          h_fu_281         |    0    |    39   |
|          |        peIdx_fu_331       |    0    |    12   |
|          |          w_fu_369         |    0    |    15   |
|          |     add_ln36_3_fu_375     |    0    |    18   |
|          |        addr_fu_529        |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln35_fu_270     |    0    |    24   |
|          |      icmp_ln36_fu_287     |    0    |    13   |
|          |      icmp_ln37_fu_319     |    0    |    11   |
|          |     icmp_ln895_fu_406     |    0    |    9    |
|          |    icmp_ln895_1_fu_440    |    0    |    9    |
|   icmp   |    icmp_ln895_2_fu_474    |    0    |    9    |
|          |    icmp_ln895_3_fu_508    |    0    |    9    |
|          |    icmp_ln895_4_fu_553    |    0    |    9    |
|          |    icmp_ln895_5_fu_575    |    0    |    9    |
|          |    icmp_ln895_6_fu_597    |    0    |    9    |
|          |    icmp_ln895_7_fu_619    |    0    |    9    |
|----------|---------------------------|---------|---------|
|          |     select_ln35_fu_293    |    0    |    4    |
|          |    select_ln35_4_fu_301   |    0    |    32   |
|          |     select_ln36_fu_343    |    0    |    7    |
|          |    select_ln36_5_fu_351   |    0    |    4    |
|          |    select_ln36_6_fu_381   |    0    |    11   |
|          |     select_ln18_fu_412    |    0    |    4    |
|  select  |    select_ln18_1_fu_446   |    0    |    4    |
|          |    select_ln18_2_fu_480   |    0    |    4    |
|          |    select_ln18_3_fu_514   |    0    |    4    |
|          |    select_ln18_4_fu_558   |    0    |    4    |
|          |    select_ln18_5_fu_580   |    0    |    4    |
|          |    select_ln18_6_fu_602   |    0    |    4    |
|          |    select_ln18_7_fu_624   |    0    |    4    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln35_fu_325      |    0    |    2    |
|          |      and_ln51_fu_363      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln35_fu_313      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln36_fu_337      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |   reps_read_read_fu_126   |    0    |    0    |
|          |     tmp_V_read_fu_140     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln90_write_fu_132  |    0    |    0    |
|          |  write_ln52_write_fu_146  |    0    |    0    |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln35_fu_224      |    0    |    0    |
|          |     shl_ln35_4_fu_229     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_240       |    0    |    0    |
|          |       tmp_60_fu_252       |    0    |    0    |
|bitconcatenate|       shl_ln3_fu_522      |    0    |    0    |
|          |      p_Val2_5_fu_540      |    0    |    0    |
|          |     dataOut0_V_fu_631     |    0    |    0    |
|          |     p_Result_s_fu_659     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        p_shl_fu_248       |    0    |    0    |
|   zext   |       p_shl22_fu_260      |    0    |    0    |
|          |      zext_ln36_fu_389     |    0    |    0    |
|          |      zext_ln49_fu_535     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln35_fu_309     |    0    |    0    |
|   trunc  |     trunc_ln37_fu_359     |    0    |    0    |
|          |     trunc_ln647_fu_392    |    0    |    0    |
|          |   trunc_ln647_11_fu_549   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  p_Result_113_i_i_fu_396  |    0    |    0    |
|          | p_Result_112_1_i_i_fu_420 |    0    |    0    |
|          | p_Result_113_1_i_i_fu_430 |    0    |    0    |
|          | p_Result_112_2_i_i_fu_454 |    0    |    0    |
|partselect| p_Result_113_2_i_i_fu_464 |    0    |    0    |
|          | p_Result_112_3_i_i_fu_488 |    0    |    0    |
|          | p_Result_113_3_i_i_fu_498 |    0    |    0    |
|          |  p_Result_113_1_i_fu_565  |    0    |    0    |
|          |  p_Result_113_2_i_fu_587  |    0    |    0    |
|          |  p_Result_113_3_i_fu_609  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   455   |
|----------|---------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|row_store_V|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln35_7_reg_695   |   42   |
|    and_ln51_reg_720    |    1   |
|     bound4_reg_686     |   42   |
|      h_0_i_reg_180     |   32   |
|    icmp_ln35_reg_691   |    1   |
|indvar_flatten17_reg_169|   42   |
| indvar_flatten_reg_191 |   11   |
|   p_Repl2_14_reg_674   |   16   |
|    p_Repl2_s_reg_668   |   16   |
|    peIdx_0_i_reg_202   |    4   |
|    reps_read_reg_680   |   32   |
|row_store_V_addr_reg_762|   10   |
|  select_ln18_1_reg_741 |    4   |
|  select_ln18_2_reg_748 |    4   |
|  select_ln18_3_reg_755 |    4   |
|   select_ln18_reg_734  |    4   |
|  select_ln35_4_reg_700 |   32   |
|  select_ln36_5_reg_714 |    4   |
|  select_ln36_6_reg_729 |   11   |
|   select_ln36_reg_709  |    7   |
|   trunc_ln35_reg_705   |    1   |
|      w_0_i_reg_213     |    7   |
|        w_reg_724       |    7   |
+------------------------+--------+
|          Total         |   334  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.755  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   455  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   334  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   334  |   464  |    0   |
+-----------+--------+--------+--------+--------+--------+
