INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:28:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[17]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.425ns (30.400%)  route 3.262ns (69.600%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1508, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X8Y120         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=21, routed)          0.431     1.193    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I2_O)        0.043     1.236 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_i_8/O
                         net (fo=1, routed)           0.000     1.236    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_i_8_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.474 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.474    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.582 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[2]
                         net (fo=11, routed)          0.220     1.802    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_5
    SLICE_X9Y123         LUT3 (Prop_lut3_I1_O)        0.126     1.928 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.450     2.378    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X9Y127         LUT6 (Prop_lut6_I5_O)        0.043     2.421 f  lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_3/O
                         net (fo=2, routed)           0.267     2.688    lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_3_n_0
    SLICE_X9Y126         LUT5 (Prop_lut5_I2_O)        0.043     2.731 f  lsq1/handshake_lsq_lsq1_core/newY_c1[21]_i_2/O
                         net (fo=7, routed)           0.476     3.206    lsq1/handshake_lsq_lsq1_core/load2_dataOut[20]
    SLICE_X6Y123         LUT5 (Prop_lut5_I4_O)        0.043     3.249 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9/O
                         net (fo=1, routed)           0.419     3.669    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9_n_0
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.043     3.712 f  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.187     3.898    mem_controller2/read_arbiter/data/exnR[0]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.043     3.941 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.097     4.038    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X5Y123         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.222 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.222    addf0/operator/ltOp_carry__2_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.349 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.424     4.773    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.130     4.903 r  lsq1/handshake_lsq_lsq1_core/X_c4_reg[17]_srl4_i_1/O
                         net (fo=1, routed)           0.292     5.195    addf0/operator/fracAdder/X_c5_reg[17]_0
    SLICE_X4Y129         FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[17]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1508, unset)         0.483     3.183    addf0/operator/fracAdder/clk
    SLICE_X4Y129         FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[17]_srl4_srlopt/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)       -0.031     3.116    addf0/operator/fracAdder/X_c4_reg[17]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          3.116    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                 -2.079    




