set_property mode Mode_BP_SDR_A_RX HR_1_0_0P
set_pin_loc a HR_1_0_0P

set_property mode Mode_BP_SDR_A_RX HR_3_0_0P
set_pin_loc b HR_3_0_0P

set_property mode Mode_BP_SDR_A_RX HR_3_2_1P
set_pin_loc reset HR_3_2_1P 

set_property mode Mode_BP_SDR_A_TX HR_3_8_4P
set_pin_loc c HR_3_8_4P

set_clock_pin -device_clock clk[1] -design_clock clk

