read -sv run_verilog_mult_mid/multiplier_32b_a117fa177d1750e8f633040adbab61a7.v
synth -top main
flatten
opt
abc -fast -liberty NangateOpenCellLibrary_typical.lib -constr abc_constr -D 500
write_verilog run_yosys_mult_mid/multiplier_32b_a117fa177d1750e8f633040adbab61a7_wo_flatten_yosys.v
