# CPUArch - CPU Architecture ECE 4375 TTU

## CPU Architecture Implementation | Verilog Layout

### Introduction

### Register File

### ALU

### ROM & RAM

### Program Counter

### Instruction Decoder

### Instruction Set Architecture

### Instruction Set

0x00: `NOP` - No Operation

0x01: `LD` - Load

0x02: `ST` - Store

0x03: `ADD` - Add

0x04: `SUB` - Subtract

0x05: `AND` - Bitwise AND

0x06: `OR` - Bitwise OR

0x07: `XOR` - Bitwise XOR

0x08: `NOT` - Bitwise NOT

0x09: `SL` - Shift Left

0x0A: `SR` - Shift Right

0x10: `BZ` - Branch if Zero

0x11: `BNZ` - Branch if Not Zero

0x12: `BRA` - Branch