{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702234169016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702234169017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:49:28 2023 " "Processing started: Sun Dec 10 21:49:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702234169017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702234169017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MipsALU -c MipsALU " "Command: quartus_sta MipsALU -c MipsALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702234169017 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702234169038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702234169298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702234169298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234169334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234169334 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702234169885 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MipsALU.sdc " "Synopsys Design Constraints File file not found: 'MipsALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702234169903 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234169903 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702234169905 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " "create_clock -period 1.000 -name Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702234169905 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name b\[0\] b\[0\] " "create_clock -period 1.000 -name b\[0\] b\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702234169905 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702234169905 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702234169906 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702234169906 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702234169906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702234169906 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702234169907 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702234169912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702234169924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702234169924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.988 " "Worst-case setup slack is -11.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.988            -359.028 b\[0\]  " "  -11.988            -359.028 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.777             -23.454 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "  -11.777             -23.454 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.339            -267.443 CLK  " "   -8.339            -267.443 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234169924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLK  " "    0.433               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.428               0.000 b\[0\]  " "    4.428               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.511               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    4.511               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234169925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702234169926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702234169926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -39.112 CLK  " "   -0.724             -39.112 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 b\[0\]  " "    0.186               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    0.330               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234169927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234169927 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702234169935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702234169957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702234170902 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702234170980 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702234170980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702234170981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702234170983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702234170983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.045 " "Worst-case setup slack is -12.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.045            -358.695 b\[0\]  " "  -12.045            -358.695 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.638             -23.182 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "  -11.638             -23.182 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.950            -254.397 CLK  " "   -7.950            -254.397 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234170984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.420 " "Worst-case hold slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 CLK  " "    0.420               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.102               0.000 b\[0\]  " "    4.102               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.593               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    4.593               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234170985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702234170985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702234170986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -39.557 CLK  " "   -0.724             -39.557 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 b\[0\]  " "    0.085               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    0.307               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234170986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234170986 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702234170994 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702234171145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702234171742 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702234171786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702234171786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702234171787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702234171788 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702234171788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.535 " "Worst-case setup slack is -6.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.535            -194.397 b\[0\]  " "   -6.535            -194.397 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.244              -8.481 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "   -4.244              -8.481 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981             -95.287 CLK  " "   -2.981             -95.287 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234171788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 CLK  " "    0.176               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.919               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    1.919               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.510               0.000 b\[0\]  " "    2.510               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234171789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702234171790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702234171790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.072 " "Worst-case minimum pulse width slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.570 b\[0\]  " "   -0.072              -0.570 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -2.381 CLK  " "   -0.071              -2.381 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    0.465               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234171790 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702234171798 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout " "Cell: mod32Bit\|datapath\|setLessThen32Bit\|subtractor32Bit\|carryLookaheadAdder32Bit\|carryLookaheadAdder16Bit2\|carryLookaheadAdder4Bit4\|carryLookaheadAdder1Bit4\|xor2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702234171894 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702234171894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702234171894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702234171895 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702234171895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.579 " "Worst-case setup slack is -5.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.579            -166.545 b\[0\]  " "   -5.579            -166.545 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.921              -7.815 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "   -3.921              -7.815 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596             -82.271 CLK  " "   -2.596             -82.271 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234171896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 CLK  " "    0.167               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    1.850               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.164               0.000 b\[0\]  " "    2.164               0.000 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234171897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702234171897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702234171898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.074 " "Worst-case minimum pulse width slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -2.504 CLK  " "   -0.074              -2.504 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.612 b\[0\]  " "   -0.071              -0.612 b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT  " "    0.461               0.000 Mod32Bit:mod32Bit\|ModControlUnit:control\|currentState.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702234171898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702234171898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702234172856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702234172860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702234172883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:49:32 2023 " "Processing ended: Sun Dec 10 21:49:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702234172883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702234172883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702234172883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702234172883 ""}
