
tp_sunthese_audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ca4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08005e34  08005e34  00006e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f88  08005f88  00007074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f88  08005f88  00006f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f90  08005f90  00007074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f90  08005f90  00006f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f94  08005f94  00006f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08005f98  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014b4  20000074  0800600c  00007074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001528  0800600c  00007528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000104e1  00000000  00000000  000070a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cdf  00000000  00000000  00017585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec8  00000000  00000000  0001a268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b33  00000000  00000000  0001b130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028af0  00000000  00000000  0001bc63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b0b  00000000  00000000  00044753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f201a  00000000  00000000  0005625e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00148278  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042c0  00000000  00000000  001482bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0014c57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e1c 	.word	0x08005e1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08005e1c 	.word	0x08005e1c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000094 	.word	0x20000094
 80005cc:	200000e8 	.word	0x200000e8

080005d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_FREERTOS_Init+0x30>)
 80005d8:	1d3c      	adds	r4, r7, #4
 80005da:	461d      	mov	r5, r3
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f003 f993 	bl	8003918 <osThreadCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <MX_FREERTOS_Init+0x34>)
 80005f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000600:	08005e40 	.word	0x08005e40
 8000604:	20000090 	.word	0x20000090

08000608 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000610:	2001      	movs	r0, #1
 8000612:	f003 f9cd 	bl	80039b0 <osDelay>
 8000616:	e7fb      	b.n	8000610 <StartDefaultTask+0x8>

08000618 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b2b      	ldr	r3, [pc, #172]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	4a2a      	ldr	r2, [pc, #168]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063a:	4b28      	ldr	r3, [pc, #160]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b25      	ldr	r3, [pc, #148]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a24      	ldr	r2, [pc, #144]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b22      	ldr	r3, [pc, #136]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a1e      	ldr	r2, [pc, #120]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067a:	4a18      	ldr	r2, [pc, #96]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000682:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2120      	movs	r1, #32
 8000692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000696:	f000 ff75 	bl	8001584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	480b      	ldr	r0, [pc, #44]	@ (80006e0 <MX_GPIO_Init+0xc8>)
 80006b2:	f000 fdbd 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006b6:	2320      	movs	r3, #32
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	2301      	movs	r3, #1
 80006bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2300      	movs	r3, #0
 80006c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	4619      	mov	r1, r3
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f000 fdae 	bl	8001230 <HAL_GPIO_Init>

}
 80006d4:	bf00      	nop
 80006d6:	3728      	adds	r7, #40	@ 0x28
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40021000 	.word	0x40021000
 80006e0:	48000800 	.word	0x48000800

080006e4 <__io_putchar>:

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
int __io_putchar(int chr)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 80006ec:	1d39      	adds	r1, r7, #4
 80006ee:	f04f 33ff 	mov.w	r3, #4294967295
 80006f2:	2201      	movs	r2, #1
 80006f4:	4803      	ldr	r0, [pc, #12]	@ (8000704 <__io_putchar+0x20>)
 80006f6:	f002 facb 	bl	8002c90 <HAL_UART_Transmit>
	return chr;
 80006fa:	687b      	ldr	r3, [r7, #4]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000644 	.word	0x20000644

08000708 <ShellTask>:

TaskHandle_t h_shell_task;

void ShellTask(void  * argument)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]

	shell_init();
 8000710:	f000 f914 	bl	800093c <shell_init>
	shell_run();
 8000714:	f000 f9e0 	bl	8000ad8 <shell_run>

}
 8000718:	bf00      	nop
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}

08000720 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000726:	f000 fbfd 	bl	8000f24 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800072a:	f000 f84b 	bl	80007c4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800072e:	f7ff ff73 	bl	8000618 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000732:	f000 fb41 	bl	8000db8 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	//*******QUESTION 4 ********
	printf("Test printf sur USART2 !\r\n");
 8000736:	481c      	ldr	r0, [pc, #112]	@ (80007a8 <main+0x88>)
 8000738:	f004 fc64 	bl	8005004 <puts>

	if (xTaskCreate(ShellTask,"shell", 256, NULL,1, &h_shell_task)!=pdPASS)
 800073c:	4b1b      	ldr	r3, [pc, #108]	@ (80007ac <main+0x8c>)
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	2301      	movs	r3, #1
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	2300      	movs	r3, #0
 8000746:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800074a:	4919      	ldr	r1, [pc, #100]	@ (80007b0 <main+0x90>)
 800074c:	4819      	ldr	r0, [pc, #100]	@ (80007b4 <main+0x94>)
 800074e:	f003 fa57 	bl	8003c00 <xTaskCreate>
 8000752:	4603      	mov	r3, r0
 8000754:	2b01      	cmp	r3, #1
 8000756:	d004      	beq.n	8000762 <main+0x42>
	{
		printf("error creation task shell\r\n");
 8000758:	4817      	ldr	r0, [pc, #92]	@ (80007b8 <main+0x98>)
 800075a:	f004 fc53 	bl	8005004 <puts>
		Error_Handler();	}
 800075e:	f000 f882 	bl	8000866 <Error_Handler>
	vTaskStartScheduler();
 8000762:	f003 fbbb 	bl	8003edc <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000766:	f7ff ff33 	bl	80005d0 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 800076a:	f003 f8ce 	bl	800390a <osKernelStart>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		//*******QUESTION 2 ********
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_SET);
 800076e:	2201      	movs	r2, #1
 8000770:	2120      	movs	r1, #32
 8000772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000776:	f000 ff05 	bl	8001584 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 800077a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800077e:	f000 fc4d 	bl	800101c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2120      	movs	r1, #32
 8000786:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078a:	f000 fefb 	bl	8001584 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 800078e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000792:	f000 fc43 	bl	800101c <HAL_Delay>

		//*******QUESTION 3 ********

		HAL_UART_Transmit(&huart2, (uint8_t*)"Hello\r\n", 7, HAL_MAX_DELAY);
 8000796:	f04f 33ff 	mov.w	r3, #4294967295
 800079a:	2207      	movs	r2, #7
 800079c:	4907      	ldr	r1, [pc, #28]	@ (80007bc <main+0x9c>)
 800079e:	4808      	ldr	r0, [pc, #32]	@ (80007c0 <main+0xa0>)
 80007a0:	f002 fa76 	bl	8002c90 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_SET);
 80007a4:	bf00      	nop
 80007a6:	e7e2      	b.n	800076e <main+0x4e>
 80007a8:	08005e5c 	.word	0x08005e5c
 80007ac:	200002e8 	.word	0x200002e8
 80007b0:	08005e78 	.word	0x08005e78
 80007b4:	08000709 	.word	0x08000709
 80007b8:	08005e80 	.word	0x08005e80
 80007bc:	08005e9c 	.word	0x08005e9c
 80007c0:	20000644 	.word	0x20000644

080007c4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b096      	sub	sp, #88	@ 0x58
 80007c8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	2244      	movs	r2, #68	@ 0x44
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f004 fd2c 	bl	8005230 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d8:	463b      	mov	r3, r7
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007ea:	f000 fef1 	bl	80015d0 <HAL_PWREx_ControlVoltageScaling>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80007f4:	f000 f837 	bl	8000866 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f8:	2302      	movs	r3, #2
 80007fa:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000800:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000802:	2310      	movs	r3, #16
 8000804:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000806:	2302      	movs	r3, #2
 8000808:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800080a:	2302      	movs	r3, #2
 800080c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 800080e:	2301      	movs	r3, #1
 8000810:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000812:	230a      	movs	r3, #10
 8000814:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000816:	2307      	movs	r3, #7
 8000818:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800081a:	2302      	movs	r3, #2
 800081c:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800081e:	2302      	movs	r3, #2
 8000820:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000822:	f107 0314 	add.w	r3, r7, #20
 8000826:	4618      	mov	r0, r3
 8000828:	f000 ff28 	bl	800167c <HAL_RCC_OscConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000832:	f000 f818 	bl	8000866 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000836:	230f      	movs	r3, #15
 8000838:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083a:	2303      	movs	r3, #3
 800083c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800083e:	2300      	movs	r3, #0
 8000840:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800084a:	463b      	mov	r3, r7
 800084c:	2104      	movs	r1, #4
 800084e:	4618      	mov	r0, r3
 8000850:	f001 faf0 	bl	8001e34 <HAL_RCC_ClockConfig>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0x9a>
	{
		Error_Handler();
 800085a:	f000 f804 	bl	8000866 <Error_Handler>
	}
}
 800085e:	bf00      	nop
 8000860:	3758      	adds	r7, #88	@ 0x58
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}

08000866 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000866:	b480      	push	{r7}
 8000868:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800086a:	b672      	cpsid	i
}
 800086c:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800086e:	bf00      	nop
 8000870:	e7fd      	b.n	800086e <Error_Handler+0x8>
	...

08000874 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 800087a:	1df9      	adds	r1, r7, #7
 800087c:	f04f 33ff 	mov.w	r3, #4294967295
 8000880:	2201      	movs	r2, #1
 8000882:	4804      	ldr	r0, [pc, #16]	@ (8000894 <uart_read+0x20>)
 8000884:	f002 fa8d 	bl	8002da2 <HAL_UART_Receive>

	return c;
 8000888:	79fb      	ldrb	r3, [r7, #7]
}
 800088a:	4618      	mov	r0, r3
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000644 	.word	0x20000644

08000898 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	460b      	mov	r3, r1
 80008a2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 80008a4:	887a      	ldrh	r2, [r7, #2]
 80008a6:	f04f 33ff 	mov.w	r3, #4294967295
 80008aa:	6879      	ldr	r1, [r7, #4]
 80008ac:	4803      	ldr	r0, [pc, #12]	@ (80008bc <uart_write+0x24>)
 80008ae:	f002 f9ef 	bl	8002c90 <HAL_UART_Transmit>
	return size;
 80008b2:	887b      	ldrh	r3, [r7, #2]
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000644 	.word	0x20000644

080008c0 <sh_help>:

static int sh_help(int argc, char ** argv) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b086      	sub	sp, #24
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	e022      	b.n	8000916 <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 80008d0:	4916      	ldr	r1, [pc, #88]	@ (800092c <sh_help+0x6c>)
 80008d2:	68fa      	ldr	r2, [r7, #12]
 80008d4:	4613      	mov	r3, r2
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	4413      	add	r3, r2
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	440b      	add	r3, r1
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
 80008e2:	4912      	ldr	r1, [pc, #72]	@ (800092c <sh_help+0x6c>)
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	4613      	mov	r3, r2
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	4413      	add	r3, r2
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	440b      	add	r3, r1
 80008f0:	3308      	adds	r3, #8
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	9300      	str	r3, [sp, #0]
 80008f6:	4603      	mov	r3, r0
 80008f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000930 <sh_help+0x70>)
 80008fa:	2128      	movs	r1, #40	@ 0x28
 80008fc:	480d      	ldr	r0, [pc, #52]	@ (8000934 <sh_help+0x74>)
 80008fe:	f004 fb89 	bl	8005014 <sniprintf>
 8000902:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	b29b      	uxth	r3, r3
 8000908:	4619      	mov	r1, r3
 800090a:	480a      	ldr	r0, [pc, #40]	@ (8000934 <sh_help+0x74>)
 800090c:	f7ff ffc4 	bl	8000898 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	3301      	adds	r3, #1
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <sh_help+0x78>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	429a      	cmp	r2, r3
 800091e:	dbd7      	blt.n	80008d0 <sh_help+0x10>
	}

	return 0;
 8000920:	2300      	movs	r3, #0
}
 8000922:	4618      	mov	r0, r3
 8000924:	3710      	adds	r7, #16
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200002f0 	.word	0x200002f0
 8000930:	08005ea4 	.word	0x08005ea4
 8000934:	200005f0 	.word	0x200005f0
 8000938:	200002ec 	.word	0x200002ec

0800093c <shell_init>:

void shell_init() {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
	int size = 0;
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8000946:	4a0a      	ldr	r2, [pc, #40]	@ (8000970 <shell_init+0x34>)
 8000948:	2128      	movs	r1, #40	@ 0x28
 800094a:	480a      	ldr	r0, [pc, #40]	@ (8000974 <shell_init+0x38>)
 800094c:	f004 fb62 	bl	8005014 <sniprintf>
 8000950:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	b29b      	uxth	r3, r3
 8000956:	4619      	mov	r1, r3
 8000958:	4806      	ldr	r0, [pc, #24]	@ (8000974 <shell_init+0x38>)
 800095a:	f7ff ff9d 	bl	8000898 <uart_write>

	shell_add('h', sh_help, "Help");
 800095e:	4a06      	ldr	r2, [pc, #24]	@ (8000978 <shell_init+0x3c>)
 8000960:	4906      	ldr	r1, [pc, #24]	@ (800097c <shell_init+0x40>)
 8000962:	2068      	movs	r0, #104	@ 0x68
 8000964:	f000 f80c 	bl	8000980 <shell_add>
}
 8000968:	bf00      	nop
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	08005eb0 	.word	0x08005eb0
 8000974:	200005f0 	.word	0x200005f0
 8000978:	08005ed8 	.word	0x08005ed8
 800097c:	080008c1 	.word	0x080008c1

08000980 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	607a      	str	r2, [r7, #4]
 800098c:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800098e:	4b19      	ldr	r3, [pc, #100]	@ (80009f4 <shell_add+0x74>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b3f      	cmp	r3, #63	@ 0x3f
 8000994:	dc26      	bgt.n	80009e4 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8000996:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <shell_add+0x74>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	4917      	ldr	r1, [pc, #92]	@ (80009f8 <shell_add+0x78>)
 800099c:	4613      	mov	r3, r2
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	4413      	add	r3, r2
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	440b      	add	r3, r1
 80009a6:	7bfa      	ldrb	r2, [r7, #15]
 80009a8:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <shell_add+0x74>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	4912      	ldr	r1, [pc, #72]	@ (80009f8 <shell_add+0x78>)
 80009b0:	4613      	mov	r3, r2
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	4413      	add	r3, r2
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	440b      	add	r3, r1
 80009ba:	3304      	adds	r3, #4
 80009bc:	68ba      	ldr	r2, [r7, #8]
 80009be:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <shell_add+0x74>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	490c      	ldr	r1, [pc, #48]	@ (80009f8 <shell_add+0x78>)
 80009c6:	4613      	mov	r3, r2
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	4413      	add	r3, r2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	440b      	add	r3, r1
 80009d0:	3308      	adds	r3, #8
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 80009d6:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <shell_add+0x74>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	3301      	adds	r3, #1
 80009dc:	4a05      	ldr	r2, [pc, #20]	@ (80009f4 <shell_add+0x74>)
 80009de:	6013      	str	r3, [r2, #0]
		return 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	e001      	b.n	80009e8 <shell_add+0x68>
	}

	return -1;
 80009e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3714      	adds	r7, #20
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	200002ec 	.word	0x200002ec
 80009f8:	200002f0 	.word	0x200002f0

080009fc <shell_exec>:

static int shell_exec(char * buf) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b090      	sub	sp, #64	@ 0x40
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a10:	e040      	b.n	8000a94 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8000a12:	492d      	ldr	r1, [pc, #180]	@ (8000ac8 <shell_exec+0xcc>)
 8000a14:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a16:	4613      	mov	r3, r2
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	4413      	add	r3, r2
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	440b      	add	r3, r1
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d131      	bne.n	8000a8e <shell_exec+0x92>
			argc = 1;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a36:	e013      	b.n	8000a60 <shell_exec+0x64>
				if(*p == ' ') {
 8000a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b20      	cmp	r3, #32
 8000a3e:	d10c      	bne.n	8000a5a <shell_exec+0x5e>
					*p = '\0';
 8000a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a42:	2200      	movs	r2, #0
 8000a44:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8000a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a48:	1c5a      	adds	r2, r3, #1
 8000a4a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000a4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a4e:	3201      	adds	r2, #1
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	3340      	adds	r3, #64	@ 0x40
 8000a54:	443b      	add	r3, r7
 8000a56:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <shell_exec+0x72>
 8000a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a6a:	2b07      	cmp	r3, #7
 8000a6c:	dde4      	ble.n	8000a38 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 8000a6e:	4916      	ldr	r1, [pc, #88]	@ (8000ac8 <shell_exec+0xcc>)
 8000a70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a72:	4613      	mov	r3, r2
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	4413      	add	r3, r2
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	440b      	add	r3, r1
 8000a7c:	3304      	adds	r3, #4
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f107 020c 	add.w	r2, r7, #12
 8000a84:	4611      	mov	r1, r2
 8000a86:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000a88:	4798      	blx	r3
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	e017      	b.n	8000abe <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000a8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a90:	3301      	adds	r3, #1
 8000a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a94:	4b0d      	ldr	r3, [pc, #52]	@ (8000acc <shell_exec+0xd0>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	dbb9      	blt.n	8000a12 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8000a9e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000aa2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad0 <shell_exec+0xd4>)
 8000aa4:	2128      	movs	r1, #40	@ 0x28
 8000aa6:	480b      	ldr	r0, [pc, #44]	@ (8000ad4 <shell_exec+0xd8>)
 8000aa8:	f004 fab4 	bl	8005014 <sniprintf>
 8000aac:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 8000aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4807      	ldr	r0, [pc, #28]	@ (8000ad4 <shell_exec+0xd8>)
 8000ab6:	f7ff feef 	bl	8000898 <uart_write>
	return -1;
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3740      	adds	r7, #64	@ 0x40
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	200002f0 	.word	0x200002f0
 8000acc:	200002ec 	.word	0x200002ec
 8000ad0:	08005ee0 	.word	0x08005ee0
 8000ad4:	200005f0 	.word	0x200005f0

08000ad8 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
	int reading = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 8000ae6:	2102      	movs	r1, #2
 8000ae8:	482a      	ldr	r0, [pc, #168]	@ (8000b94 <shell_run+0xbc>)
 8000aea:	f7ff fed5 	bl	8000898 <uart_write>
		reading = 1;
 8000aee:	2301      	movs	r3, #1
 8000af0:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8000af2:	e047      	b.n	8000b84 <shell_run+0xac>
			char c = uart_read();
 8000af4:	f7ff febe 	bl	8000874 <uart_read>
 8000af8:	4603      	mov	r3, r0
 8000afa:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 8000afc:	78fb      	ldrb	r3, [r7, #3]
 8000afe:	2b08      	cmp	r3, #8
 8000b00:	d025      	beq.n	8000b4e <shell_run+0x76>
 8000b02:	2b0d      	cmp	r3, #13
 8000b04:	d12e      	bne.n	8000b64 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 8000b06:	4a24      	ldr	r2, [pc, #144]	@ (8000b98 <shell_run+0xc0>)
 8000b08:	2128      	movs	r1, #40	@ 0x28
 8000b0a:	4824      	ldr	r0, [pc, #144]	@ (8000b9c <shell_run+0xc4>)
 8000b0c:	f004 fa82 	bl	8005014 <sniprintf>
 8000b10:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	4619      	mov	r1, r3
 8000b18:	4820      	ldr	r0, [pc, #128]	@ (8000b9c <shell_run+0xc4>)
 8000b1a:	f7ff febd 	bl	8000898 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	1c5a      	adds	r2, r3, #1
 8000b22:	60ba      	str	r2, [r7, #8]
 8000b24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ba0 <shell_run+0xc8>)
 8000b26:	2100      	movs	r1, #0
 8000b28:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 8000b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ba0 <shell_run+0xc8>)
 8000b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ba4 <shell_run+0xcc>)
 8000b2e:	2128      	movs	r1, #40	@ 0x28
 8000b30:	481a      	ldr	r0, [pc, #104]	@ (8000b9c <shell_run+0xc4>)
 8000b32:	f004 fa6f 	bl	8005014 <sniprintf>
 8000b36:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	b29b      	uxth	r3, r3
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4817      	ldr	r0, [pc, #92]	@ (8000b9c <shell_run+0xc4>)
 8000b40:	f7ff feaa 	bl	8000898 <uart_write>
				reading = 0;        //exit read loop
 8000b44:	2300      	movs	r3, #0
 8000b46:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 8000b48:	2300      	movs	r3, #0
 8000b4a:	60bb      	str	r3, [r7, #8]
				break;
 8000b4c:	e01a      	b.n	8000b84 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	dd16      	ble.n	8000b82 <shell_run+0xaa>
					pos--;          //remove it in buffer
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	3b01      	subs	r3, #1
 8000b58:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 8000b5a:	2103      	movs	r1, #3
 8000b5c:	4812      	ldr	r0, [pc, #72]	@ (8000ba8 <shell_run+0xd0>)
 8000b5e:	f7ff fe9b 	bl	8000898 <uart_write>
				}
				break;
 8000b62:	e00e      	b.n	8000b82 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	2b27      	cmp	r3, #39	@ 0x27
 8000b68:	dc0c      	bgt.n	8000b84 <shell_run+0xac>
					uart_write(&c, 1);
 8000b6a:	1cfb      	adds	r3, r7, #3
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fe92 	bl	8000898 <uart_write>
					cmd_buffer[pos++] = c; //store
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	1c5a      	adds	r2, r3, #1
 8000b78:	60ba      	str	r2, [r7, #8]
 8000b7a:	78f9      	ldrb	r1, [r7, #3]
 8000b7c:	4a08      	ldr	r2, [pc, #32]	@ (8000ba0 <shell_run+0xc8>)
 8000b7e:	54d1      	strb	r1, [r2, r3]
 8000b80:	e000      	b.n	8000b84 <shell_run+0xac>
				break;
 8000b82:	bf00      	nop
		while(reading) {
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d1b4      	bne.n	8000af4 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8000b8a:	4805      	ldr	r0, [pc, #20]	@ (8000ba0 <shell_run+0xc8>)
 8000b8c:	f7ff ff36 	bl	80009fc <shell_exec>
		uart_write(prompt, 2);
 8000b90:	e7a9      	b.n	8000ae6 <shell_run+0xe>
 8000b92:	bf00      	nop
 8000b94:	20000004 	.word	0x20000004
 8000b98:	08005ef8 	.word	0x08005ef8
 8000b9c:	200005f0 	.word	0x200005f0
 8000ba0:	20000618 	.word	0x20000618
 8000ba4:	08005efc 	.word	0x08005efc
 8000ba8:	20000000 	.word	0x20000000

08000bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <HAL_MspInit+0x4c>)
 8000bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bb6:	4a10      	ldr	r2, [pc, #64]	@ (8000bf8 <HAL_MspInit+0x4c>)
 8000bb8:	f043 0301 	orr.w	r3, r3, #1
 8000bbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <HAL_MspInit+0x4c>)
 8000bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bca:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <HAL_MspInit+0x4c>)
 8000bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bce:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf8 <HAL_MspInit+0x4c>)
 8000bd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bd6:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <HAL_MspInit+0x4c>)
 8000bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000be2:	2200      	movs	r2, #0
 8000be4:	210f      	movs	r1, #15
 8000be6:	f06f 0001 	mvn.w	r0, #1
 8000bea:	f000 faf8 	bl	80011de <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40021000 	.word	0x40021000

08000bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <NMI_Handler+0x4>

08000c04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <HardFault_Handler+0x4>

08000c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <MemManage_Handler+0x4>

08000c14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <BusFault_Handler+0x4>

08000c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <UsageFault_Handler+0x4>

08000c24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c36:	f000 f9d1 	bl	8000fdc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c3a:	f003 fc49 	bl	80044d0 <xTaskGetSchedulerState>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d001      	beq.n	8000c48 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c44:	f003 fe88 	bl	8004958 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	e00a      	b.n	8000c74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c5e:	f3af 8000 	nop.w
 8000c62:	4601      	mov	r1, r0
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	60ba      	str	r2, [r7, #8]
 8000c6a:	b2ca      	uxtb	r2, r1
 8000c6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	3301      	adds	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	dbf0      	blt.n	8000c5e <_read+0x12>
  }

  return len;
 8000c7c:	687b      	ldr	r3, [r7, #4]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b086      	sub	sp, #24
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	60f8      	str	r0, [r7, #12]
 8000c8e:	60b9      	str	r1, [r7, #8]
 8000c90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
 8000c96:	e009      	b.n	8000cac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	1c5a      	adds	r2, r3, #1
 8000c9c:	60ba      	str	r2, [r7, #8]
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fd1f 	bl	80006e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	617b      	str	r3, [r7, #20]
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	dbf1      	blt.n	8000c98 <_write+0x12>
  }
  return len;
 8000cb4:	687b      	ldr	r3, [r7, #4]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <_close>:

int _close(int file)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b083      	sub	sp, #12
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
 8000cde:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ce6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <_isatty>:

int _isatty(int file)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cfe:	2301      	movs	r3, #1
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
	...

08000d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d30:	4a14      	ldr	r2, [pc, #80]	@ (8000d84 <_sbrk+0x5c>)
 8000d32:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <_sbrk+0x60>)
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <_sbrk+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d102      	bne.n	8000d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <_sbrk+0x64>)
 8000d46:	4a12      	ldr	r2, [pc, #72]	@ (8000d90 <_sbrk+0x68>)
 8000d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4a:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d207      	bcs.n	8000d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d58:	f004 fab8 	bl	80052cc <__errno>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	220c      	movs	r2, #12
 8000d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d62:	f04f 33ff 	mov.w	r3, #4294967295
 8000d66:	e009      	b.n	8000d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d68:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <_sbrk+0x64>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d6e:	4b07      	ldr	r3, [pc, #28]	@ (8000d8c <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4413      	add	r3, r2
 8000d76:	4a05      	ldr	r2, [pc, #20]	@ (8000d8c <_sbrk+0x64>)
 8000d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20018000 	.word	0x20018000
 8000d88:	00000400 	.word	0x00000400
 8000d8c:	20000640 	.word	0x20000640
 8000d90:	20001528 	.word	0x20001528

08000d94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d98:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <SystemInit+0x20>)
 8000d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d9e:	4a05      	ldr	r2, [pc, #20]	@ (8000db4 <SystemInit+0x20>)
 8000da0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000da4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dbc:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000dbe:	4a15      	ldr	r2, [pc, #84]	@ (8000e14 <MX_USART2_UART_Init+0x5c>)
 8000dc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dc2:	4b13      	ldr	r3, [pc, #76]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000dc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dca:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000dde:	220c      	movs	r2, #12
 8000de0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de8:	4b09      	ldr	r3, [pc, #36]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dee:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000df4:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dfa:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <MX_USART2_UART_Init+0x58>)
 8000dfc:	f001 fefa 	bl	8002bf4 <HAL_UART_Init>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e06:	f7ff fd2e 	bl	8000866 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	20000644 	.word	0x20000644
 8000e14:	40004400 	.word	0x40004400

08000e18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b0ac      	sub	sp, #176	@ 0xb0
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e20:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	2288      	movs	r2, #136	@ 0x88
 8000e36:	2100      	movs	r1, #0
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f004 f9f9 	bl	8005230 <memset>
  if(uartHandle->Instance==USART2)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a21      	ldr	r2, [pc, #132]	@ (8000ec8 <HAL_UART_MspInit+0xb0>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d13b      	bne.n	8000ec0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e50:	f107 0314 	add.w	r3, r7, #20
 8000e54:	4618      	mov	r0, r3
 8000e56:	f001 fa11 	bl	800227c <HAL_RCCEx_PeriphCLKConfig>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e60:	f7ff fd01 	bl	8000866 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e64:	4b19      	ldr	r3, [pc, #100]	@ (8000ecc <HAL_UART_MspInit+0xb4>)
 8000e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e68:	4a18      	ldr	r2, [pc, #96]	@ (8000ecc <HAL_UART_MspInit+0xb4>)
 8000e6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e70:	4b16      	ldr	r3, [pc, #88]	@ (8000ecc <HAL_UART_MspInit+0xb4>)
 8000e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e78:	613b      	str	r3, [r7, #16]
 8000e7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7c:	4b13      	ldr	r3, [pc, #76]	@ (8000ecc <HAL_UART_MspInit+0xb4>)
 8000e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e80:	4a12      	ldr	r2, [pc, #72]	@ (8000ecc <HAL_UART_MspInit+0xb4>)
 8000e82:	f043 0301 	orr.w	r3, r3, #1
 8000e86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e88:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <HAL_UART_MspInit+0xb4>)
 8000e8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8c:	f003 0301 	and.w	r3, r3, #1
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e94:	230c      	movs	r3, #12
 8000e96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000eac:	2307      	movs	r3, #7
 8000eae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ebc:	f000 f9b8 	bl	8001230 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	37b0      	adds	r7, #176	@ 0xb0
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40004400 	.word	0x40004400
 8000ecc:	40021000 	.word	0x40021000

08000ed0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ed0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f08 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ed4:	f7ff ff5e 	bl	8000d94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ed8:	480c      	ldr	r0, [pc, #48]	@ (8000f0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000eda:	490d      	ldr	r1, [pc, #52]	@ (8000f10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000edc:	4a0d      	ldr	r2, [pc, #52]	@ (8000f14 <LoopForever+0xe>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee0:	e002      	b.n	8000ee8 <LoopCopyDataInit>

08000ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee6:	3304      	adds	r3, #4

08000ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eec:	d3f9      	bcc.n	8000ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eee:	4a0a      	ldr	r2, [pc, #40]	@ (8000f18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ef0:	4c0a      	ldr	r4, [pc, #40]	@ (8000f1c <LoopForever+0x16>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef4:	e001      	b.n	8000efa <LoopFillZerobss>

08000ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef8:	3204      	adds	r2, #4

08000efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000efc:	d3fb      	bcc.n	8000ef6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000efe:	f004 f9eb 	bl	80052d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f02:	f7ff fc0d 	bl	8000720 <main>

08000f06 <LoopForever>:

LoopForever:
    b LoopForever
 8000f06:	e7fe      	b.n	8000f06 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f08:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f10:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000f14:	08005f98 	.word	0x08005f98
  ldr r2, =_sbss
 8000f18:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000f1c:	20001528 	.word	0x20001528

08000f20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f20:	e7fe      	b.n	8000f20 <ADC1_2_IRQHandler>
	...

08000f24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f60 <HAL_Init+0x3c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a0b      	ldr	r2, [pc, #44]	@ (8000f60 <HAL_Init+0x3c>)
 8000f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f38:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f3a:	2003      	movs	r0, #3
 8000f3c:	f000 f944 	bl	80011c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f40:	200f      	movs	r0, #15
 8000f42:	f000 f80f 	bl	8000f64 <HAL_InitTick>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d002      	beq.n	8000f52 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	71fb      	strb	r3, [r7, #7]
 8000f50:	e001      	b.n	8000f56 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f52:	f7ff fe2b 	bl	8000bac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f56:	79fb      	ldrb	r3, [r7, #7]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40022000 	.word	0x40022000

08000f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f70:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <HAL_InitTick+0x6c>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d023      	beq.n	8000fc0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f78:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <HAL_InitTick+0x70>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	4b14      	ldr	r3, [pc, #80]	@ (8000fd0 <HAL_InitTick+0x6c>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	4619      	mov	r1, r3
 8000f82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f86:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 f941 	bl	8001216 <HAL_SYSTICK_Config>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10f      	bne.n	8000fba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d809      	bhi.n	8000fb4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f000 f919 	bl	80011de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fac:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd8 <HAL_InitTick+0x74>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6013      	str	r3, [r2, #0]
 8000fb2:	e007      	b.n	8000fc4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	73fb      	strb	r3, [r7, #15]
 8000fb8:	e004      	b.n	8000fc4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	73fb      	strb	r3, [r7, #15]
 8000fbe:	e001      	b.n	8000fc4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000010 	.word	0x20000010
 8000fd4:	20000008 	.word	0x20000008
 8000fd8:	2000000c 	.word	0x2000000c

08000fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_IncTick+0x20>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <HAL_IncTick+0x24>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4413      	add	r3, r2
 8000fec:	4a04      	ldr	r2, [pc, #16]	@ (8001000 <HAL_IncTick+0x24>)
 8000fee:	6013      	str	r3, [r2, #0]
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	20000010 	.word	0x20000010
 8001000:	200006cc 	.word	0x200006cc

08001004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  return uwTick;
 8001008:	4b03      	ldr	r3, [pc, #12]	@ (8001018 <HAL_GetTick+0x14>)
 800100a:	681b      	ldr	r3, [r3, #0]
}
 800100c:	4618      	mov	r0, r3
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	200006cc 	.word	0x200006cc

0800101c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001024:	f7ff ffee 	bl	8001004 <HAL_GetTick>
 8001028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001034:	d005      	beq.n	8001042 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001036:	4b0a      	ldr	r3, [pc, #40]	@ (8001060 <HAL_Delay+0x44>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	461a      	mov	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4413      	add	r3, r2
 8001040:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001042:	bf00      	nop
 8001044:	f7ff ffde 	bl	8001004 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	429a      	cmp	r2, r3
 8001052:	d8f7      	bhi.n	8001044 <HAL_Delay+0x28>
  {
  }
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000010 	.word	0x20000010

08001064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001074:	4b0c      	ldr	r3, [pc, #48]	@ (80010a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001080:	4013      	ands	r3, r2
 8001082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800108c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001096:	4a04      	ldr	r2, [pc, #16]	@ (80010a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	60d3      	str	r3, [r2, #12]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b0:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <__NVIC_GetPriorityGrouping+0x18>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	0a1b      	lsrs	r3, r3, #8
 80010b6:	f003 0307 	and.w	r3, r3, #7
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	db0a      	blt.n	80010f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	490c      	ldr	r1, [pc, #48]	@ (8001114 <__NVIC_SetPriority+0x4c>)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	0112      	lsls	r2, r2, #4
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	440b      	add	r3, r1
 80010ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f0:	e00a      	b.n	8001108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4908      	ldr	r1, [pc, #32]	@ (8001118 <__NVIC_SetPriority+0x50>)
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	3b04      	subs	r3, #4
 8001100:	0112      	lsls	r2, r2, #4
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	440b      	add	r3, r1
 8001106:	761a      	strb	r2, [r3, #24]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000e100 	.word	0xe000e100
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	@ 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	f1c3 0307 	rsb	r3, r3, #7
 8001136:	2b04      	cmp	r3, #4
 8001138:	bf28      	it	cs
 800113a:	2304      	movcs	r3, #4
 800113c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3304      	adds	r3, #4
 8001142:	2b06      	cmp	r3, #6
 8001144:	d902      	bls.n	800114c <NVIC_EncodePriority+0x30>
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3b03      	subs	r3, #3
 800114a:	e000      	b.n	800114e <NVIC_EncodePriority+0x32>
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	f04f 32ff 	mov.w	r2, #4294967295
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43da      	mvns	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	401a      	ands	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001164:	f04f 31ff 	mov.w	r1, #4294967295
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	43d9      	mvns	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	4313      	orrs	r3, r2
         );
}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	@ 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3b01      	subs	r3, #1
 8001190:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001194:	d301      	bcc.n	800119a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001196:	2301      	movs	r3, #1
 8001198:	e00f      	b.n	80011ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800119a:	4a0a      	ldr	r2, [pc, #40]	@ (80011c4 <SysTick_Config+0x40>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3b01      	subs	r3, #1
 80011a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011a2:	210f      	movs	r1, #15
 80011a4:	f04f 30ff 	mov.w	r0, #4294967295
 80011a8:	f7ff ff8e 	bl	80010c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011ac:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <SysTick_Config+0x40>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b2:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <SysTick_Config+0x40>)
 80011b4:	2207      	movs	r2, #7
 80011b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	e000e010 	.word	0xe000e010

080011c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff ff47 	bl	8001064 <__NVIC_SetPriorityGrouping>
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b086      	sub	sp, #24
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	4603      	mov	r3, r0
 80011e6:	60b9      	str	r1, [r7, #8]
 80011e8:	607a      	str	r2, [r7, #4]
 80011ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011f0:	f7ff ff5c 	bl	80010ac <__NVIC_GetPriorityGrouping>
 80011f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	68b9      	ldr	r1, [r7, #8]
 80011fa:	6978      	ldr	r0, [r7, #20]
 80011fc:	f7ff ff8e 	bl	800111c <NVIC_EncodePriority>
 8001200:	4602      	mov	r2, r0
 8001202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001206:	4611      	mov	r1, r2
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff ff5d 	bl	80010c8 <__NVIC_SetPriority>
}
 800120e:	bf00      	nop
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff ffb0 	bl	8001184 <SysTick_Config>
 8001224:	4603      	mov	r3, r0
}
 8001226:	4618      	mov	r0, r3
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001230:	b480      	push	{r7}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800123e:	e17f      	b.n	8001540 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	2101      	movs	r1, #1
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	fa01 f303 	lsl.w	r3, r1, r3
 800124c:	4013      	ands	r3, r2
 800124e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2b00      	cmp	r3, #0
 8001254:	f000 8171 	beq.w	800153a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f003 0303 	and.w	r3, r3, #3
 8001260:	2b01      	cmp	r3, #1
 8001262:	d005      	beq.n	8001270 <HAL_GPIO_Init+0x40>
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f003 0303 	and.w	r3, r3, #3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d130      	bne.n	80012d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	2203      	movs	r2, #3
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	43db      	mvns	r3, r3
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4013      	ands	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	68da      	ldr	r2, [r3, #12]
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	4313      	orrs	r3, r2
 8001298:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80012a6:	2201      	movs	r2, #1
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	43db      	mvns	r3, r3
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	4013      	ands	r3, r2
 80012b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	091b      	lsrs	r3, r3, #4
 80012bc:	f003 0201 	and.w	r2, r3, #1
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 0303 	and.w	r3, r3, #3
 80012da:	2b03      	cmp	r3, #3
 80012dc:	d118      	bne.n	8001310 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80012e4:	2201      	movs	r2, #1
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	4013      	ands	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	08db      	lsrs	r3, r3, #3
 80012fa:	f003 0201 	and.w	r2, r3, #1
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	4313      	orrs	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f003 0303 	and.w	r3, r3, #3
 8001318:	2b03      	cmp	r3, #3
 800131a:	d017      	beq.n	800134c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	2203      	movs	r2, #3
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	43db      	mvns	r3, r3
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4013      	ands	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	689a      	ldr	r2, [r3, #8]
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	4313      	orrs	r3, r2
 8001344:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0303 	and.w	r3, r3, #3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d123      	bne.n	80013a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	08da      	lsrs	r2, r3, #3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3208      	adds	r2, #8
 8001360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001364:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	f003 0307 	and.w	r3, r3, #7
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	220f      	movs	r2, #15
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	43db      	mvns	r3, r3
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	4013      	ands	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	691a      	ldr	r2, [r3, #16]
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	08da      	lsrs	r2, r3, #3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	3208      	adds	r2, #8
 800139a:	6939      	ldr	r1, [r7, #16]
 800139c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	2203      	movs	r2, #3
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	43db      	mvns	r3, r3
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	4013      	ands	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f003 0203 	and.w	r2, r3, #3
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	693a      	ldr	r2, [r7, #16]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	f000 80ac 	beq.w	800153a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e2:	4b5f      	ldr	r3, [pc, #380]	@ (8001560 <HAL_GPIO_Init+0x330>)
 80013e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013e6:	4a5e      	ldr	r2, [pc, #376]	@ (8001560 <HAL_GPIO_Init+0x330>)
 80013e8:	f043 0301 	orr.w	r3, r3, #1
 80013ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80013ee:	4b5c      	ldr	r3, [pc, #368]	@ (8001560 <HAL_GPIO_Init+0x330>)
 80013f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013fa:	4a5a      	ldr	r2, [pc, #360]	@ (8001564 <HAL_GPIO_Init+0x334>)
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	089b      	lsrs	r3, r3, #2
 8001400:	3302      	adds	r3, #2
 8001402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001406:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	f003 0303 	and.w	r3, r3, #3
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	220f      	movs	r2, #15
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	43db      	mvns	r3, r3
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4013      	ands	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001424:	d025      	beq.n	8001472 <HAL_GPIO_Init+0x242>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a4f      	ldr	r2, [pc, #316]	@ (8001568 <HAL_GPIO_Init+0x338>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d01f      	beq.n	800146e <HAL_GPIO_Init+0x23e>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a4e      	ldr	r2, [pc, #312]	@ (800156c <HAL_GPIO_Init+0x33c>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d019      	beq.n	800146a <HAL_GPIO_Init+0x23a>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a4d      	ldr	r2, [pc, #308]	@ (8001570 <HAL_GPIO_Init+0x340>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d013      	beq.n	8001466 <HAL_GPIO_Init+0x236>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a4c      	ldr	r2, [pc, #304]	@ (8001574 <HAL_GPIO_Init+0x344>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d00d      	beq.n	8001462 <HAL_GPIO_Init+0x232>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a4b      	ldr	r2, [pc, #300]	@ (8001578 <HAL_GPIO_Init+0x348>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d007      	beq.n	800145e <HAL_GPIO_Init+0x22e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a4a      	ldr	r2, [pc, #296]	@ (800157c <HAL_GPIO_Init+0x34c>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d101      	bne.n	800145a <HAL_GPIO_Init+0x22a>
 8001456:	2306      	movs	r3, #6
 8001458:	e00c      	b.n	8001474 <HAL_GPIO_Init+0x244>
 800145a:	2307      	movs	r3, #7
 800145c:	e00a      	b.n	8001474 <HAL_GPIO_Init+0x244>
 800145e:	2305      	movs	r3, #5
 8001460:	e008      	b.n	8001474 <HAL_GPIO_Init+0x244>
 8001462:	2304      	movs	r3, #4
 8001464:	e006      	b.n	8001474 <HAL_GPIO_Init+0x244>
 8001466:	2303      	movs	r3, #3
 8001468:	e004      	b.n	8001474 <HAL_GPIO_Init+0x244>
 800146a:	2302      	movs	r3, #2
 800146c:	e002      	b.n	8001474 <HAL_GPIO_Init+0x244>
 800146e:	2301      	movs	r3, #1
 8001470:	e000      	b.n	8001474 <HAL_GPIO_Init+0x244>
 8001472:	2300      	movs	r3, #0
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	f002 0203 	and.w	r2, r2, #3
 800147a:	0092      	lsls	r2, r2, #2
 800147c:	4093      	lsls	r3, r2
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001484:	4937      	ldr	r1, [pc, #220]	@ (8001564 <HAL_GPIO_Init+0x334>)
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	3302      	adds	r3, #2
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001492:	4b3b      	ldr	r3, [pc, #236]	@ (8001580 <HAL_GPIO_Init+0x350>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	43db      	mvns	r3, r3
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	4013      	ands	r3, r2
 80014a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014b6:	4a32      	ldr	r2, [pc, #200]	@ (8001580 <HAL_GPIO_Init+0x350>)
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80014bc:	4b30      	ldr	r3, [pc, #192]	@ (8001580 <HAL_GPIO_Init+0x350>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	43db      	mvns	r3, r3
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	4013      	ands	r3, r2
 80014ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4313      	orrs	r3, r2
 80014de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014e0:	4a27      	ldr	r2, [pc, #156]	@ (8001580 <HAL_GPIO_Init+0x350>)
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014e6:	4b26      	ldr	r3, [pc, #152]	@ (8001580 <HAL_GPIO_Init+0x350>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	43db      	mvns	r3, r3
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	4013      	ands	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	4313      	orrs	r3, r2
 8001508:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800150a:	4a1d      	ldr	r2, [pc, #116]	@ (8001580 <HAL_GPIO_Init+0x350>)
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001510:	4b1b      	ldr	r3, [pc, #108]	@ (8001580 <HAL_GPIO_Init+0x350>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	43db      	mvns	r3, r3
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d003      	beq.n	8001534 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	4313      	orrs	r3, r2
 8001532:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001534:	4a12      	ldr	r2, [pc, #72]	@ (8001580 <HAL_GPIO_Init+0x350>)
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3301      	adds	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	fa22 f303 	lsr.w	r3, r2, r3
 800154a:	2b00      	cmp	r3, #0
 800154c:	f47f ae78 	bne.w	8001240 <HAL_GPIO_Init+0x10>
  }
}
 8001550:	bf00      	nop
 8001552:	bf00      	nop
 8001554:	371c      	adds	r7, #28
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40021000 	.word	0x40021000
 8001564:	40010000 	.word	0x40010000
 8001568:	48000400 	.word	0x48000400
 800156c:	48000800 	.word	0x48000800
 8001570:	48000c00 	.word	0x48000c00
 8001574:	48001000 	.word	0x48001000
 8001578:	48001400 	.word	0x48001400
 800157c:	48001800 	.word	0x48001800
 8001580:	40010400 	.word	0x40010400

08001584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	807b      	strh	r3, [r7, #2]
 8001590:	4613      	mov	r3, r2
 8001592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001594:	787b      	ldrb	r3, [r7, #1]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d003      	beq.n	80015a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800159a:	887a      	ldrh	r2, [r7, #2]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015a0:	e002      	b.n	80015a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015a2:	887a      	ldrh	r2, [r7, #2]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80015b8:	4b04      	ldr	r3, [pc, #16]	@ (80015cc <HAL_PWREx_GetVoltageRange+0x18>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40007000 	.word	0x40007000

080015d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015de:	d130      	bne.n	8001642 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80015e0:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80015e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015ec:	d038      	beq.n	8001660 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80015ee:	4b20      	ldr	r3, [pc, #128]	@ (8001670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80015fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001674 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2232      	movs	r2, #50	@ 0x32
 8001604:	fb02 f303 	mul.w	r3, r2, r3
 8001608:	4a1b      	ldr	r2, [pc, #108]	@ (8001678 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800160a:	fba2 2303 	umull	r2, r3, r2, r3
 800160e:	0c9b      	lsrs	r3, r3, #18
 8001610:	3301      	adds	r3, #1
 8001612:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001614:	e002      	b.n	800161c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3b01      	subs	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800161c:	4b14      	ldr	r3, [pc, #80]	@ (8001670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800161e:	695b      	ldr	r3, [r3, #20]
 8001620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001624:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001628:	d102      	bne.n	8001630 <HAL_PWREx_ControlVoltageScaling+0x60>
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d1f2      	bne.n	8001616 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001630:	4b0f      	ldr	r3, [pc, #60]	@ (8001670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800163c:	d110      	bne.n	8001660 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e00f      	b.n	8001662 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001642:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800164a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800164e:	d007      	beq.n	8001660 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001650:	4b07      	ldr	r3, [pc, #28]	@ (8001670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001658:	4a05      	ldr	r2, [pc, #20]	@ (8001670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800165a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800165e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	40007000 	.word	0x40007000
 8001674:	20000008 	.word	0x20000008
 8001678:	431bde83 	.word	0x431bde83

0800167c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d101      	bne.n	800168e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e3ca      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800168e:	4b97      	ldr	r3, [pc, #604]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f003 030c 	and.w	r3, r3, #12
 8001696:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001698:	4b94      	ldr	r3, [pc, #592]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0310 	and.w	r3, r3, #16
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 80e4 	beq.w	8001878 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d007      	beq.n	80016c6 <HAL_RCC_OscConfig+0x4a>
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	2b0c      	cmp	r3, #12
 80016ba:	f040 808b 	bne.w	80017d4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	f040 8087 	bne.w	80017d4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016c6:	4b89      	ldr	r3, [pc, #548]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d005      	beq.n	80016de <HAL_RCC_OscConfig+0x62>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d101      	bne.n	80016de <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e3a2      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a1a      	ldr	r2, [r3, #32]
 80016e2:	4b82      	ldr	r3, [pc, #520]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0308 	and.w	r3, r3, #8
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d004      	beq.n	80016f8 <HAL_RCC_OscConfig+0x7c>
 80016ee:	4b7f      	ldr	r3, [pc, #508]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016f6:	e005      	b.n	8001704 <HAL_RCC_OscConfig+0x88>
 80016f8:	4b7c      	ldr	r3, [pc, #496]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80016fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016fe:	091b      	lsrs	r3, r3, #4
 8001700:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001704:	4293      	cmp	r3, r2
 8001706:	d223      	bcs.n	8001750 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a1b      	ldr	r3, [r3, #32]
 800170c:	4618      	mov	r0, r3
 800170e:	f000 fd55 	bl	80021bc <RCC_SetFlashLatencyFromMSIRange>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e383      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800171c:	4b73      	ldr	r3, [pc, #460]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a72      	ldr	r2, [pc, #456]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4b70      	ldr	r3, [pc, #448]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	496d      	ldr	r1, [pc, #436]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001736:	4313      	orrs	r3, r2
 8001738:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800173a:	4b6c      	ldr	r3, [pc, #432]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	4968      	ldr	r1, [pc, #416]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800174a:	4313      	orrs	r3, r2
 800174c:	604b      	str	r3, [r1, #4]
 800174e:	e025      	b.n	800179c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001750:	4b66      	ldr	r3, [pc, #408]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a65      	ldr	r2, [pc, #404]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001756:	f043 0308 	orr.w	r3, r3, #8
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	4b63      	ldr	r3, [pc, #396]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a1b      	ldr	r3, [r3, #32]
 8001768:	4960      	ldr	r1, [pc, #384]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800176a:	4313      	orrs	r3, r2
 800176c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800176e:	4b5f      	ldr	r3, [pc, #380]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	69db      	ldr	r3, [r3, #28]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	495b      	ldr	r1, [pc, #364]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800177e:	4313      	orrs	r3, r2
 8001780:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d109      	bne.n	800179c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	4618      	mov	r0, r3
 800178e:	f000 fd15 	bl	80021bc <RCC_SetFlashLatencyFromMSIRange>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e343      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800179c:	f000 fc4a 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 80017a0:	4602      	mov	r2, r0
 80017a2:	4b52      	ldr	r3, [pc, #328]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	091b      	lsrs	r3, r3, #4
 80017a8:	f003 030f 	and.w	r3, r3, #15
 80017ac:	4950      	ldr	r1, [pc, #320]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80017ae:	5ccb      	ldrb	r3, [r1, r3]
 80017b0:	f003 031f 	and.w	r3, r3, #31
 80017b4:	fa22 f303 	lsr.w	r3, r2, r3
 80017b8:	4a4e      	ldr	r2, [pc, #312]	@ (80018f4 <HAL_RCC_OscConfig+0x278>)
 80017ba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80017bc:	4b4e      	ldr	r3, [pc, #312]	@ (80018f8 <HAL_RCC_OscConfig+0x27c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fbcf 	bl	8000f64 <HAL_InitTick>
 80017c6:	4603      	mov	r3, r0
 80017c8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d052      	beq.n	8001876 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	e327      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d032      	beq.n	8001842 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017dc:	4b43      	ldr	r3, [pc, #268]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a42      	ldr	r2, [pc, #264]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017e8:	f7ff fc0c 	bl	8001004 <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017f0:	f7ff fc08 	bl	8001004 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e310      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001802:	4b3a      	ldr	r3, [pc, #232]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d0f0      	beq.n	80017f0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800180e:	4b37      	ldr	r3, [pc, #220]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a36      	ldr	r2, [pc, #216]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001814:	f043 0308 	orr.w	r3, r3, #8
 8001818:	6013      	str	r3, [r2, #0]
 800181a:	4b34      	ldr	r3, [pc, #208]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a1b      	ldr	r3, [r3, #32]
 8001826:	4931      	ldr	r1, [pc, #196]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001828:	4313      	orrs	r3, r2
 800182a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800182c:	4b2f      	ldr	r3, [pc, #188]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	69db      	ldr	r3, [r3, #28]
 8001838:	021b      	lsls	r3, r3, #8
 800183a:	492c      	ldr	r1, [pc, #176]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800183c:	4313      	orrs	r3, r2
 800183e:	604b      	str	r3, [r1, #4]
 8001840:	e01a      	b.n	8001878 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001842:	4b2a      	ldr	r3, [pc, #168]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a29      	ldr	r2, [pc, #164]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001848:	f023 0301 	bic.w	r3, r3, #1
 800184c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800184e:	f7ff fbd9 	bl	8001004 <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001856:	f7ff fbd5 	bl	8001004 <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e2dd      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001868:	4b20      	ldr	r3, [pc, #128]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1f0      	bne.n	8001856 <HAL_RCC_OscConfig+0x1da>
 8001874:	e000      	b.n	8001878 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001876:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	2b00      	cmp	r3, #0
 8001882:	d074      	beq.n	800196e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	2b08      	cmp	r3, #8
 8001888:	d005      	beq.n	8001896 <HAL_RCC_OscConfig+0x21a>
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	2b0c      	cmp	r3, #12
 800188e:	d10e      	bne.n	80018ae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	2b03      	cmp	r3, #3
 8001894:	d10b      	bne.n	80018ae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001896:	4b15      	ldr	r3, [pc, #84]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d064      	beq.n	800196c <HAL_RCC_OscConfig+0x2f0>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d160      	bne.n	800196c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e2ba      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018b6:	d106      	bne.n	80018c6 <HAL_RCC_OscConfig+0x24a>
 80018b8:	4b0c      	ldr	r3, [pc, #48]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a0b      	ldr	r2, [pc, #44]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80018be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	e026      	b.n	8001914 <HAL_RCC_OscConfig+0x298>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018ce:	d115      	bne.n	80018fc <HAL_RCC_OscConfig+0x280>
 80018d0:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a05      	ldr	r2, [pc, #20]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80018d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018da:	6013      	str	r3, [r2, #0]
 80018dc:	4b03      	ldr	r3, [pc, #12]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a02      	ldr	r2, [pc, #8]	@ (80018ec <HAL_RCC_OscConfig+0x270>)
 80018e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	e014      	b.n	8001914 <HAL_RCC_OscConfig+0x298>
 80018ea:	bf00      	nop
 80018ec:	40021000 	.word	0x40021000
 80018f0:	08005f0c 	.word	0x08005f0c
 80018f4:	20000008 	.word	0x20000008
 80018f8:	2000000c 	.word	0x2000000c
 80018fc:	4ba0      	ldr	r3, [pc, #640]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a9f      	ldr	r2, [pc, #636]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	4b9d      	ldr	r3, [pc, #628]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a9c      	ldr	r2, [pc, #624]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 800190e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d013      	beq.n	8001944 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191c:	f7ff fb72 	bl	8001004 <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001924:	f7ff fb6e 	bl	8001004 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b64      	cmp	r3, #100	@ 0x64
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e276      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001936:	4b92      	ldr	r3, [pc, #584]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d0f0      	beq.n	8001924 <HAL_RCC_OscConfig+0x2a8>
 8001942:	e014      	b.n	800196e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001944:	f7ff fb5e 	bl	8001004 <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800194a:	e008      	b.n	800195e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800194c:	f7ff fb5a 	bl	8001004 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b64      	cmp	r3, #100	@ 0x64
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e262      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800195e:	4b88      	ldr	r3, [pc, #544]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1f0      	bne.n	800194c <HAL_RCC_OscConfig+0x2d0>
 800196a:	e000      	b.n	800196e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800196c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d060      	beq.n	8001a3c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	2b04      	cmp	r3, #4
 800197e:	d005      	beq.n	800198c <HAL_RCC_OscConfig+0x310>
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	2b0c      	cmp	r3, #12
 8001984:	d119      	bne.n	80019ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	2b02      	cmp	r3, #2
 800198a:	d116      	bne.n	80019ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800198c:	4b7c      	ldr	r3, [pc, #496]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001994:	2b00      	cmp	r3, #0
 8001996:	d005      	beq.n	80019a4 <HAL_RCC_OscConfig+0x328>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d101      	bne.n	80019a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e23f      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a4:	4b76      	ldr	r3, [pc, #472]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	691b      	ldr	r3, [r3, #16]
 80019b0:	061b      	lsls	r3, r3, #24
 80019b2:	4973      	ldr	r1, [pc, #460]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 80019b4:	4313      	orrs	r3, r2
 80019b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019b8:	e040      	b.n	8001a3c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d023      	beq.n	8001a0a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c2:	4b6f      	ldr	r3, [pc, #444]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a6e      	ldr	r2, [pc, #440]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 80019c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ce:	f7ff fb19 	bl	8001004 <HAL_GetTick>
 80019d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019d6:	f7ff fb15 	bl	8001004 <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e21d      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019e8:	4b65      	ldr	r3, [pc, #404]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d0f0      	beq.n	80019d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f4:	4b62      	ldr	r3, [pc, #392]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	691b      	ldr	r3, [r3, #16]
 8001a00:	061b      	lsls	r3, r3, #24
 8001a02:	495f      	ldr	r1, [pc, #380]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	604b      	str	r3, [r1, #4]
 8001a08:	e018      	b.n	8001a3c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a0a:	4b5d      	ldr	r3, [pc, #372]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a5c      	ldr	r2, [pc, #368]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a16:	f7ff faf5 	bl	8001004 <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a1e:	f7ff faf1 	bl	8001004 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e1f9      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a30:	4b53      	ldr	r3, [pc, #332]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1f0      	bne.n	8001a1e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d03c      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d01c      	beq.n	8001a8a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a50:	4b4b      	ldr	r3, [pc, #300]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a56:	4a4a      	ldr	r2, [pc, #296]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a60:	f7ff fad0 	bl	8001004 <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a68:	f7ff facc 	bl	8001004 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e1d4      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a7a:	4b41      	ldr	r3, [pc, #260]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a80:	f003 0302 	and.w	r3, r3, #2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0ef      	beq.n	8001a68 <HAL_RCC_OscConfig+0x3ec>
 8001a88:	e01b      	b.n	8001ac2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a90:	4a3b      	ldr	r2, [pc, #236]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001a92:	f023 0301 	bic.w	r3, r3, #1
 8001a96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9a:	f7ff fab3 	bl	8001004 <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa2:	f7ff faaf 	bl	8001004 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e1b7      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ab4:	4b32      	ldr	r3, [pc, #200]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d1ef      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0304 	and.w	r3, r3, #4
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 80a6 	beq.w	8001c1c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d10d      	bne.n	8001afc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ae0:	4b27      	ldr	r3, [pc, #156]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae4:	4a26      	ldr	r2, [pc, #152]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001ae6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aea:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aec:	4b24      	ldr	r3, [pc, #144]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af4:	60bb      	str	r3, [r7, #8]
 8001af6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001af8:	2301      	movs	r3, #1
 8001afa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001afc:	4b21      	ldr	r3, [pc, #132]	@ (8001b84 <HAL_RCC_OscConfig+0x508>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d118      	bne.n	8001b3a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b08:	4b1e      	ldr	r3, [pc, #120]	@ (8001b84 <HAL_RCC_OscConfig+0x508>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001b84 <HAL_RCC_OscConfig+0x508>)
 8001b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b14:	f7ff fa76 	bl	8001004 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b1c:	f7ff fa72 	bl	8001004 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e17a      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b2e:	4b15      	ldr	r3, [pc, #84]	@ (8001b84 <HAL_RCC_OscConfig+0x508>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0f0      	beq.n	8001b1c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d108      	bne.n	8001b54 <HAL_RCC_OscConfig+0x4d8>
 8001b42:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b48:	4a0d      	ldr	r2, [pc, #52]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b52:	e029      	b.n	8001ba8 <HAL_RCC_OscConfig+0x52c>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b05      	cmp	r3, #5
 8001b5a:	d115      	bne.n	8001b88 <HAL_RCC_OscConfig+0x50c>
 8001b5c:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b62:	4a07      	ldr	r2, [pc, #28]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001b64:	f043 0304 	orr.w	r3, r3, #4
 8001b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b6c:	4b04      	ldr	r3, [pc, #16]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b72:	4a03      	ldr	r2, [pc, #12]	@ (8001b80 <HAL_RCC_OscConfig+0x504>)
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b7c:	e014      	b.n	8001ba8 <HAL_RCC_OscConfig+0x52c>
 8001b7e:	bf00      	nop
 8001b80:	40021000 	.word	0x40021000
 8001b84:	40007000 	.word	0x40007000
 8001b88:	4b9c      	ldr	r3, [pc, #624]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b8e:	4a9b      	ldr	r2, [pc, #620]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001b90:	f023 0301 	bic.w	r3, r3, #1
 8001b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b98:	4b98      	ldr	r3, [pc, #608]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b9e:	4a97      	ldr	r2, [pc, #604]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001ba0:	f023 0304 	bic.w	r3, r3, #4
 8001ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d016      	beq.n	8001bde <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb0:	f7ff fa28 	bl	8001004 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bb6:	e00a      	b.n	8001bce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bb8:	f7ff fa24 	bl	8001004 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e12a      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bce:	4b8b      	ldr	r3, [pc, #556]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0ed      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x53c>
 8001bdc:	e015      	b.n	8001c0a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bde:	f7ff fa11 	bl	8001004 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001be4:	e00a      	b.n	8001bfc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be6:	f7ff fa0d 	bl	8001004 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e113      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bfc:	4b7f      	ldr	r3, [pc, #508]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1ed      	bne.n	8001be6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c0a:	7ffb      	ldrb	r3, [r7, #31]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d105      	bne.n	8001c1c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c10:	4b7a      	ldr	r3, [pc, #488]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c14:	4a79      	ldr	r2, [pc, #484]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c1a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 80fe 	beq.w	8001e22 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	f040 80d0 	bne.w	8001dd0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001c30:	4b72      	ldr	r3, [pc, #456]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	f003 0203 	and.w	r2, r3, #3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d130      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d127      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c60:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d11f      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001c70:	2a07      	cmp	r2, #7
 8001c72:	bf14      	ite	ne
 8001c74:	2201      	movne	r2, #1
 8001c76:	2200      	moveq	r2, #0
 8001c78:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d113      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c88:	085b      	lsrs	r3, r3, #1
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d109      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	085b      	lsrs	r3, r3, #1
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d06e      	beq.n	8001d84 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	2b0c      	cmp	r3, #12
 8001caa:	d069      	beq.n	8001d80 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001cac:	4b53      	ldr	r3, [pc, #332]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d105      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001cb8:	4b50      	ldr	r3, [pc, #320]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e0ad      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001cc8:	4b4c      	ldr	r3, [pc, #304]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a4b      	ldr	r2, [pc, #300]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001cce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cd2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001cd4:	f7ff f996 	bl	8001004 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cdc:	f7ff f992 	bl	8001004 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e09a      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cee:	4b43      	ldr	r3, [pc, #268]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f0      	bne.n	8001cdc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cfa:	4b40      	ldr	r3, [pc, #256]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001cfc:	68da      	ldr	r2, [r3, #12]
 8001cfe:	4b40      	ldr	r3, [pc, #256]	@ (8001e00 <HAL_RCC_OscConfig+0x784>)
 8001d00:	4013      	ands	r3, r2
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001d0a:	3a01      	subs	r2, #1
 8001d0c:	0112      	lsls	r2, r2, #4
 8001d0e:	4311      	orrs	r1, r2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001d14:	0212      	lsls	r2, r2, #8
 8001d16:	4311      	orrs	r1, r2
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001d1c:	0852      	lsrs	r2, r2, #1
 8001d1e:	3a01      	subs	r2, #1
 8001d20:	0552      	lsls	r2, r2, #21
 8001d22:	4311      	orrs	r1, r2
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001d28:	0852      	lsrs	r2, r2, #1
 8001d2a:	3a01      	subs	r2, #1
 8001d2c:	0652      	lsls	r2, r2, #25
 8001d2e:	4311      	orrs	r1, r2
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001d34:	0912      	lsrs	r2, r2, #4
 8001d36:	0452      	lsls	r2, r2, #17
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	4930      	ldr	r1, [pc, #192]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001d40:	4b2e      	ldr	r3, [pc, #184]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a2d      	ldr	r2, [pc, #180]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	4a2a      	ldr	r2, [pc, #168]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d58:	f7ff f954 	bl	8001004 <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d60:	f7ff f950 	bl	8001004 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e058      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d72:	4b22      	ldr	r3, [pc, #136]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d0f0      	beq.n	8001d60 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d7e:	e050      	b.n	8001e22 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e04f      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d84:	4b1d      	ldr	r3, [pc, #116]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d148      	bne.n	8001e22 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001d90:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a19      	ldr	r2, [pc, #100]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d9a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d9c:	4b17      	ldr	r3, [pc, #92]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	4a16      	ldr	r2, [pc, #88]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001da2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001da6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001da8:	f7ff f92c 	bl	8001004 <HAL_GetTick>
 8001dac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db0:	f7ff f928 	bl	8001004 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e030      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d0f0      	beq.n	8001db0 <HAL_RCC_OscConfig+0x734>
 8001dce:	e028      	b.n	8001e22 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	2b0c      	cmp	r3, #12
 8001dd4:	d023      	beq.n	8001e1e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dd6:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a08      	ldr	r2, [pc, #32]	@ (8001dfc <HAL_RCC_OscConfig+0x780>)
 8001ddc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de2:	f7ff f90f 	bl	8001004 <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001de8:	e00c      	b.n	8001e04 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dea:	f7ff f90b 	bl	8001004 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d905      	bls.n	8001e04 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e013      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e04:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <HAL_RCC_OscConfig+0x7b0>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1ec      	bne.n	8001dea <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e10:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <HAL_RCC_OscConfig+0x7b0>)
 8001e12:	68da      	ldr	r2, [r3, #12]
 8001e14:	4905      	ldr	r1, [pc, #20]	@ (8001e2c <HAL_RCC_OscConfig+0x7b0>)
 8001e16:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <HAL_RCC_OscConfig+0x7b4>)
 8001e18:	4013      	ands	r3, r2
 8001e1a:	60cb      	str	r3, [r1, #12]
 8001e1c:	e001      	b.n	8001e22 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e000      	b.n	8001e24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3720      	adds	r7, #32
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	feeefffc 	.word	0xfeeefffc

08001e34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0e7      	b.n	8002018 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e48:	4b75      	ldr	r3, [pc, #468]	@ (8002020 <HAL_RCC_ClockConfig+0x1ec>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0307 	and.w	r3, r3, #7
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d910      	bls.n	8001e78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e56:	4b72      	ldr	r3, [pc, #456]	@ (8002020 <HAL_RCC_ClockConfig+0x1ec>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f023 0207 	bic.w	r2, r3, #7
 8001e5e:	4970      	ldr	r1, [pc, #448]	@ (8002020 <HAL_RCC_ClockConfig+0x1ec>)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e66:	4b6e      	ldr	r3, [pc, #440]	@ (8002020 <HAL_RCC_ClockConfig+0x1ec>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d001      	beq.n	8001e78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e0cf      	b.n	8002018 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d010      	beq.n	8001ea6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	4b66      	ldr	r3, [pc, #408]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d908      	bls.n	8001ea6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e94:	4b63      	ldr	r3, [pc, #396]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	4960      	ldr	r1, [pc, #384]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d04c      	beq.n	8001f4c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d107      	bne.n	8001eca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eba:	4b5a      	ldr	r3, [pc, #360]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d121      	bne.n	8001f0a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e0a6      	b.n	8002018 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d107      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ed2:	4b54      	ldr	r3, [pc, #336]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d115      	bne.n	8001f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e09a      	b.n	8002018 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d107      	bne.n	8001efa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001eea:	4b4e      	ldr	r3, [pc, #312]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d109      	bne.n	8001f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e08e      	b.n	8002018 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001efa:	4b4a      	ldr	r3, [pc, #296]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e086      	b.n	8002018 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f0a:	4b46      	ldr	r3, [pc, #280]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f023 0203 	bic.w	r2, r3, #3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	4943      	ldr	r1, [pc, #268]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f1c:	f7ff f872 	bl	8001004 <HAL_GetTick>
 8001f20:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f22:	e00a      	b.n	8001f3a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f24:	f7ff f86e 	bl	8001004 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e06e      	b.n	8002018 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3a:	4b3a      	ldr	r3, [pc, #232]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f003 020c 	and.w	r2, r3, #12
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d1eb      	bne.n	8001f24 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d010      	beq.n	8001f7a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	4b31      	ldr	r3, [pc, #196]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d208      	bcs.n	8001f7a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f68:	4b2e      	ldr	r3, [pc, #184]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	492b      	ldr	r1, [pc, #172]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f7a:	4b29      	ldr	r3, [pc, #164]	@ (8002020 <HAL_RCC_ClockConfig+0x1ec>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d210      	bcs.n	8001faa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f88:	4b25      	ldr	r3, [pc, #148]	@ (8002020 <HAL_RCC_ClockConfig+0x1ec>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f023 0207 	bic.w	r2, r3, #7
 8001f90:	4923      	ldr	r1, [pc, #140]	@ (8002020 <HAL_RCC_ClockConfig+0x1ec>)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f98:	4b21      	ldr	r3, [pc, #132]	@ (8002020 <HAL_RCC_ClockConfig+0x1ec>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0307 	and.w	r3, r3, #7
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d001      	beq.n	8001faa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e036      	b.n	8002018 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d008      	beq.n	8001fc8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	4918      	ldr	r1, [pc, #96]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0308 	and.w	r3, r3, #8
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d009      	beq.n	8001fe8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fd4:	4b13      	ldr	r3, [pc, #76]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	4910      	ldr	r1, [pc, #64]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fe8:	f000 f824 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 8001fec:	4602      	mov	r2, r0
 8001fee:	4b0d      	ldr	r3, [pc, #52]	@ (8002024 <HAL_RCC_ClockConfig+0x1f0>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	091b      	lsrs	r3, r3, #4
 8001ff4:	f003 030f 	and.w	r3, r3, #15
 8001ff8:	490b      	ldr	r1, [pc, #44]	@ (8002028 <HAL_RCC_ClockConfig+0x1f4>)
 8001ffa:	5ccb      	ldrb	r3, [r1, r3]
 8001ffc:	f003 031f 	and.w	r3, r3, #31
 8002000:	fa22 f303 	lsr.w	r3, r2, r3
 8002004:	4a09      	ldr	r2, [pc, #36]	@ (800202c <HAL_RCC_ClockConfig+0x1f8>)
 8002006:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002008:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <HAL_RCC_ClockConfig+0x1fc>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f7fe ffa9 	bl	8000f64 <HAL_InitTick>
 8002012:	4603      	mov	r3, r0
 8002014:	72fb      	strb	r3, [r7, #11]

  return status;
 8002016:	7afb      	ldrb	r3, [r7, #11]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40022000 	.word	0x40022000
 8002024:	40021000 	.word	0x40021000
 8002028:	08005f0c 	.word	0x08005f0c
 800202c:	20000008 	.word	0x20000008
 8002030:	2000000c 	.word	0x2000000c

08002034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002034:	b480      	push	{r7}
 8002036:	b089      	sub	sp, #36	@ 0x24
 8002038:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]
 800203e:	2300      	movs	r3, #0
 8002040:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002042:	4b3e      	ldr	r3, [pc, #248]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 030c 	and.w	r3, r3, #12
 800204a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800204c:	4b3b      	ldr	r3, [pc, #236]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d005      	beq.n	8002068 <HAL_RCC_GetSysClockFreq+0x34>
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	2b0c      	cmp	r3, #12
 8002060:	d121      	bne.n	80020a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d11e      	bne.n	80020a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002068:	4b34      	ldr	r3, [pc, #208]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	2b00      	cmp	r3, #0
 8002072:	d107      	bne.n	8002084 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002074:	4b31      	ldr	r3, [pc, #196]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 8002076:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800207a:	0a1b      	lsrs	r3, r3, #8
 800207c:	f003 030f 	and.w	r3, r3, #15
 8002080:	61fb      	str	r3, [r7, #28]
 8002082:	e005      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002084:	4b2d      	ldr	r3, [pc, #180]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	091b      	lsrs	r3, r3, #4
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002090:	4a2b      	ldr	r2, [pc, #172]	@ (8002140 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002098:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d10d      	bne.n	80020bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020a4:	e00a      	b.n	80020bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	2b04      	cmp	r3, #4
 80020aa:	d102      	bne.n	80020b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80020ac:	4b25      	ldr	r3, [pc, #148]	@ (8002144 <HAL_RCC_GetSysClockFreq+0x110>)
 80020ae:	61bb      	str	r3, [r7, #24]
 80020b0:	e004      	b.n	80020bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	2b08      	cmp	r3, #8
 80020b6:	d101      	bne.n	80020bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80020b8:	4b23      	ldr	r3, [pc, #140]	@ (8002148 <HAL_RCC_GetSysClockFreq+0x114>)
 80020ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	2b0c      	cmp	r3, #12
 80020c0:	d134      	bne.n	800212c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020c2:	4b1e      	ldr	r3, [pc, #120]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	f003 0303 	and.w	r3, r3, #3
 80020ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d003      	beq.n	80020da <HAL_RCC_GetSysClockFreq+0xa6>
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2b03      	cmp	r3, #3
 80020d6:	d003      	beq.n	80020e0 <HAL_RCC_GetSysClockFreq+0xac>
 80020d8:	e005      	b.n	80020e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80020da:	4b1a      	ldr	r3, [pc, #104]	@ (8002144 <HAL_RCC_GetSysClockFreq+0x110>)
 80020dc:	617b      	str	r3, [r7, #20]
      break;
 80020de:	e005      	b.n	80020ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80020e0:	4b19      	ldr	r3, [pc, #100]	@ (8002148 <HAL_RCC_GetSysClockFreq+0x114>)
 80020e2:	617b      	str	r3, [r7, #20]
      break;
 80020e4:	e002      	b.n	80020ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	617b      	str	r3, [r7, #20]
      break;
 80020ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020ec:	4b13      	ldr	r3, [pc, #76]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	091b      	lsrs	r3, r3, #4
 80020f2:	f003 0307 	and.w	r3, r3, #7
 80020f6:	3301      	adds	r3, #1
 80020f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020fa:	4b10      	ldr	r3, [pc, #64]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	0a1b      	lsrs	r3, r3, #8
 8002100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002104:	697a      	ldr	r2, [r7, #20]
 8002106:	fb03 f202 	mul.w	r2, r3, r2
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002110:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002112:	4b0a      	ldr	r3, [pc, #40]	@ (800213c <HAL_RCC_GetSysClockFreq+0x108>)
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	0e5b      	lsrs	r3, r3, #25
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	3301      	adds	r3, #1
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800212c:	69bb      	ldr	r3, [r7, #24]
}
 800212e:	4618      	mov	r0, r3
 8002130:	3724      	adds	r7, #36	@ 0x24
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
 8002140:	08005f24 	.word	0x08005f24
 8002144:	00f42400 	.word	0x00f42400
 8002148:	007a1200 	.word	0x007a1200

0800214c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002150:	4b03      	ldr	r3, [pc, #12]	@ (8002160 <HAL_RCC_GetHCLKFreq+0x14>)
 8002152:	681b      	ldr	r3, [r3, #0]
}
 8002154:	4618      	mov	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	20000008 	.word	0x20000008

08002164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002168:	f7ff fff0 	bl	800214c <HAL_RCC_GetHCLKFreq>
 800216c:	4602      	mov	r2, r0
 800216e:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	0a1b      	lsrs	r3, r3, #8
 8002174:	f003 0307 	and.w	r3, r3, #7
 8002178:	4904      	ldr	r1, [pc, #16]	@ (800218c <HAL_RCC_GetPCLK1Freq+0x28>)
 800217a:	5ccb      	ldrb	r3, [r1, r3]
 800217c:	f003 031f 	and.w	r3, r3, #31
 8002180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002184:	4618      	mov	r0, r3
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40021000 	.word	0x40021000
 800218c:	08005f1c 	.word	0x08005f1c

08002190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002194:	f7ff ffda 	bl	800214c <HAL_RCC_GetHCLKFreq>
 8002198:	4602      	mov	r2, r0
 800219a:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	0adb      	lsrs	r3, r3, #11
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	4904      	ldr	r1, [pc, #16]	@ (80021b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80021a6:	5ccb      	ldrb	r3, [r1, r3]
 80021a8:	f003 031f 	and.w	r3, r3, #31
 80021ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40021000 	.word	0x40021000
 80021b8:	08005f1c 	.word	0x08005f1c

080021bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80021c4:	2300      	movs	r3, #0
 80021c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80021c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80021d4:	f7ff f9ee 	bl	80015b4 <HAL_PWREx_GetVoltageRange>
 80021d8:	6178      	str	r0, [r7, #20]
 80021da:	e014      	b.n	8002206 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80021dc:	4b25      	ldr	r3, [pc, #148]	@ (8002274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e0:	4a24      	ldr	r2, [pc, #144]	@ (8002274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80021e8:	4b22      	ldr	r3, [pc, #136]	@ (8002274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80021f4:	f7ff f9de 	bl	80015b4 <HAL_PWREx_GetVoltageRange>
 80021f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80021fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002200:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002204:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800220c:	d10b      	bne.n	8002226 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2b80      	cmp	r3, #128	@ 0x80
 8002212:	d919      	bls.n	8002248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2ba0      	cmp	r3, #160	@ 0xa0
 8002218:	d902      	bls.n	8002220 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800221a:	2302      	movs	r3, #2
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	e013      	b.n	8002248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002220:	2301      	movs	r3, #1
 8002222:	613b      	str	r3, [r7, #16]
 8002224:	e010      	b.n	8002248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b80      	cmp	r3, #128	@ 0x80
 800222a:	d902      	bls.n	8002232 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800222c:	2303      	movs	r3, #3
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	e00a      	b.n	8002248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b80      	cmp	r3, #128	@ 0x80
 8002236:	d102      	bne.n	800223e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002238:	2302      	movs	r3, #2
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	e004      	b.n	8002248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2b70      	cmp	r3, #112	@ 0x70
 8002242:	d101      	bne.n	8002248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002244:	2301      	movs	r3, #1
 8002246:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002248:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f023 0207 	bic.w	r2, r3, #7
 8002250:	4909      	ldr	r1, [pc, #36]	@ (8002278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4313      	orrs	r3, r2
 8002256:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002258:	4b07      	ldr	r3, [pc, #28]	@ (8002278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	429a      	cmp	r2, r3
 8002264:	d001      	beq.n	800226a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e000      	b.n	800226c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800226a:	2300      	movs	r3, #0
}
 800226c:	4618      	mov	r0, r3
 800226e:	3718      	adds	r7, #24
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40021000 	.word	0x40021000
 8002278:	40022000 	.word	0x40022000

0800227c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002284:	2300      	movs	r3, #0
 8002286:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002288:	2300      	movs	r3, #0
 800228a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002294:	2b00      	cmp	r3, #0
 8002296:	d041      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800229c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80022a0:	d02a      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80022a2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80022a6:	d824      	bhi.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80022a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80022ac:	d008      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80022ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80022b2:	d81e      	bhi.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00a      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x52>
 80022b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022bc:	d010      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80022be:	e018      	b.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80022c0:	4b86      	ldr	r3, [pc, #536]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	4a85      	ldr	r2, [pc, #532]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80022cc:	e015      	b.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3304      	adds	r3, #4
 80022d2:	2100      	movs	r1, #0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f000 fabb 	bl	8002850 <RCCEx_PLLSAI1_Config>
 80022da:	4603      	mov	r3, r0
 80022dc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80022de:	e00c      	b.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3320      	adds	r3, #32
 80022e4:	2100      	movs	r1, #0
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 fba6 	bl	8002a38 <RCCEx_PLLSAI2_Config>
 80022ec:	4603      	mov	r3, r0
 80022ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80022f0:	e003      	b.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	74fb      	strb	r3, [r7, #19]
      break;
 80022f6:	e000      	b.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80022f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80022fa:	7cfb      	ldrb	r3, [r7, #19]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d10b      	bne.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002300:	4b76      	ldr	r3, [pc, #472]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002306:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800230e:	4973      	ldr	r1, [pc, #460]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002310:	4313      	orrs	r3, r2
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002316:	e001      	b.n	800231c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002318:	7cfb      	ldrb	r3, [r7, #19]
 800231a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d041      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800232c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002330:	d02a      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002332:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002336:	d824      	bhi.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002338:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800233c:	d008      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800233e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002342:	d81e      	bhi.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00a      	beq.n	800235e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002348:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800234c:	d010      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800234e:	e018      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002350:	4b62      	ldr	r3, [pc, #392]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	4a61      	ldr	r2, [pc, #388]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800235a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800235c:	e015      	b.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3304      	adds	r3, #4
 8002362:	2100      	movs	r1, #0
 8002364:	4618      	mov	r0, r3
 8002366:	f000 fa73 	bl	8002850 <RCCEx_PLLSAI1_Config>
 800236a:	4603      	mov	r3, r0
 800236c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800236e:	e00c      	b.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3320      	adds	r3, #32
 8002374:	2100      	movs	r1, #0
 8002376:	4618      	mov	r0, r3
 8002378:	f000 fb5e 	bl	8002a38 <RCCEx_PLLSAI2_Config>
 800237c:	4603      	mov	r3, r0
 800237e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002380:	e003      	b.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	74fb      	strb	r3, [r7, #19]
      break;
 8002386:	e000      	b.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002388:	bf00      	nop
    }

    if(ret == HAL_OK)
 800238a:	7cfb      	ldrb	r3, [r7, #19]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10b      	bne.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002390:	4b52      	ldr	r3, [pc, #328]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002396:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800239e:	494f      	ldr	r1, [pc, #316]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80023a6:	e001      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023a8:	7cfb      	ldrb	r3, [r7, #19]
 80023aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 80a0 	beq.w	80024fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ba:	2300      	movs	r3, #0
 80023bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80023be:	4b47      	ldr	r3, [pc, #284]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d101      	bne.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x152>
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80023ce:	2300      	movs	r3, #0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00d      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023d4:	4b41      	ldr	r3, [pc, #260]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d8:	4a40      	ldr	r2, [pc, #256]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023de:	6593      	str	r3, [r2, #88]	@ 0x58
 80023e0:	4b3e      	ldr	r3, [pc, #248]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ec:	2301      	movs	r3, #1
 80023ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023f0:	4b3b      	ldr	r3, [pc, #236]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a3a      	ldr	r2, [pc, #232]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80023f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80023fc:	f7fe fe02 	bl	8001004 <HAL_GetTick>
 8002400:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002402:	e009      	b.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002404:	f7fe fdfe 	bl	8001004 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d902      	bls.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	74fb      	strb	r3, [r7, #19]
        break;
 8002416:	e005      	b.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002418:	4b31      	ldr	r3, [pc, #196]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0ef      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002424:	7cfb      	ldrb	r3, [r7, #19]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d15c      	bne.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800242a:	4b2c      	ldr	r3, [pc, #176]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800242c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002430:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002434:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d01f      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	429a      	cmp	r2, r3
 8002446:	d019      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002448:	4b24      	ldr	r3, [pc, #144]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800244a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800244e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002452:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002454:	4b21      	ldr	r3, [pc, #132]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800245a:	4a20      	ldr	r2, [pc, #128]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800245c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002460:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002464:	4b1d      	ldr	r3, [pc, #116]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800246a:	4a1c      	ldr	r2, [pc, #112]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800246c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002470:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002474:	4a19      	ldr	r2, [pc, #100]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	2b00      	cmp	r3, #0
 8002484:	d016      	beq.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002486:	f7fe fdbd 	bl	8001004 <HAL_GetTick>
 800248a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800248c:	e00b      	b.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248e:	f7fe fdb9 	bl	8001004 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800249c:	4293      	cmp	r3, r2
 800249e:	d902      	bls.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	74fb      	strb	r3, [r7, #19]
            break;
 80024a4:	e006      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024a6:	4b0d      	ldr	r3, [pc, #52]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ac:	f003 0302 	and.w	r3, r3, #2
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0ec      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80024b4:	7cfb      	ldrb	r3, [r7, #19]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10c      	bne.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024ba:	4b08      	ldr	r3, [pc, #32]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024ca:	4904      	ldr	r1, [pc, #16]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80024d2:	e009      	b.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80024d4:	7cfb      	ldrb	r3, [r7, #19]
 80024d6:	74bb      	strb	r3, [r7, #18]
 80024d8:	e006      	b.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000
 80024e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024e4:	7cfb      	ldrb	r3, [r7, #19]
 80024e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024e8:	7c7b      	ldrb	r3, [r7, #17]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d105      	bne.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024ee:	4b9e      	ldr	r3, [pc, #632]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f2:	4a9d      	ldr	r2, [pc, #628]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00a      	beq.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002506:	4b98      	ldr	r3, [pc, #608]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800250c:	f023 0203 	bic.w	r2, r3, #3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002514:	4994      	ldr	r1, [pc, #592]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002516:	4313      	orrs	r3, r2
 8002518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00a      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002528:	4b8f      	ldr	r3, [pc, #572]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800252a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800252e:	f023 020c 	bic.w	r2, r3, #12
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002536:	498c      	ldr	r1, [pc, #560]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002538:	4313      	orrs	r3, r2
 800253a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0304 	and.w	r3, r3, #4
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00a      	beq.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800254a:	4b87      	ldr	r3, [pc, #540]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800254c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002550:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002558:	4983      	ldr	r1, [pc, #524]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800255a:	4313      	orrs	r3, r2
 800255c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	2b00      	cmp	r3, #0
 800256a:	d00a      	beq.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800256c:	4b7e      	ldr	r3, [pc, #504]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800256e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002572:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	497b      	ldr	r1, [pc, #492]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257c:	4313      	orrs	r3, r2
 800257e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0310 	and.w	r3, r3, #16
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00a      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800258e:	4b76      	ldr	r3, [pc, #472]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002594:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800259c:	4972      	ldr	r1, [pc, #456]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0320 	and.w	r3, r3, #32
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00a      	beq.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80025b0:	4b6d      	ldr	r3, [pc, #436]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025be:	496a      	ldr	r1, [pc, #424]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00a      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80025d2:	4b65      	ldr	r3, [pc, #404]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e0:	4961      	ldr	r1, [pc, #388]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00a      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80025f4:	4b5c      	ldr	r3, [pc, #368]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002602:	4959      	ldr	r1, [pc, #356]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00a      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002616:	4b54      	ldr	r3, [pc, #336]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800261c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002624:	4950      	ldr	r1, [pc, #320]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00a      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002638:	4b4b      	ldr	r3, [pc, #300]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800263a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800263e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002646:	4948      	ldr	r1, [pc, #288]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002648:	4313      	orrs	r3, r2
 800264a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00a      	beq.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800265a:	4b43      	ldr	r3, [pc, #268]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800265c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002660:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002668:	493f      	ldr	r1, [pc, #252]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800266a:	4313      	orrs	r3, r2
 800266c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d028      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800267c:	4b3a      	ldr	r3, [pc, #232]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800267e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002682:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800268a:	4937      	ldr	r1, [pc, #220]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800268c:	4313      	orrs	r3, r2
 800268e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002696:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800269a:	d106      	bne.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800269c:	4b32      	ldr	r3, [pc, #200]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	4a31      	ldr	r2, [pc, #196]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026a6:	60d3      	str	r3, [r2, #12]
 80026a8:	e011      	b.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026b2:	d10c      	bne.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	3304      	adds	r3, #4
 80026b8:	2101      	movs	r1, #1
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 f8c8 	bl	8002850 <RCCEx_PLLSAI1_Config>
 80026c0:	4603      	mov	r3, r0
 80026c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80026c4:	7cfb      	ldrb	r3, [r7, #19]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80026ca:	7cfb      	ldrb	r3, [r7, #19]
 80026cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d028      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80026da:	4b23      	ldr	r3, [pc, #140]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026e8:	491f      	ldr	r1, [pc, #124]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80026f8:	d106      	bne.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	4a1a      	ldr	r2, [pc, #104]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002700:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002704:	60d3      	str	r3, [r2, #12]
 8002706:	e011      	b.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800270c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002710:	d10c      	bne.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	3304      	adds	r3, #4
 8002716:	2101      	movs	r1, #1
 8002718:	4618      	mov	r0, r3
 800271a:	f000 f899 	bl	8002850 <RCCEx_PLLSAI1_Config>
 800271e:	4603      	mov	r3, r0
 8002720:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002722:	7cfb      	ldrb	r3, [r7, #19]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002728:	7cfb      	ldrb	r3, [r7, #19]
 800272a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d02b      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002738:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800273a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800273e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002746:	4908      	ldr	r1, [pc, #32]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002748:	4313      	orrs	r3, r2
 800274a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002752:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002756:	d109      	bne.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002758:	4b03      	ldr	r3, [pc, #12]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	4a02      	ldr	r2, [pc, #8]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800275e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002762:	60d3      	str	r3, [r2, #12]
 8002764:	e014      	b.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002766:	bf00      	nop
 8002768:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002770:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002774:	d10c      	bne.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	3304      	adds	r3, #4
 800277a:	2101      	movs	r1, #1
 800277c:	4618      	mov	r0, r3
 800277e:	f000 f867 	bl	8002850 <RCCEx_PLLSAI1_Config>
 8002782:	4603      	mov	r3, r0
 8002784:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002786:	7cfb      	ldrb	r3, [r7, #19]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800278c:	7cfb      	ldrb	r3, [r7, #19]
 800278e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d02f      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800279c:	4b2b      	ldr	r3, [pc, #172]	@ (800284c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800279e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80027aa:	4928      	ldr	r1, [pc, #160]	@ (800284c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80027b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027ba:	d10d      	bne.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3304      	adds	r3, #4
 80027c0:	2102      	movs	r1, #2
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 f844 	bl	8002850 <RCCEx_PLLSAI1_Config>
 80027c8:	4603      	mov	r3, r0
 80027ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027cc:	7cfb      	ldrb	r3, [r7, #19]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d014      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80027d2:	7cfb      	ldrb	r3, [r7, #19]
 80027d4:	74bb      	strb	r3, [r7, #18]
 80027d6:	e011      	b.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80027dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80027e0:	d10c      	bne.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3320      	adds	r3, #32
 80027e6:	2102      	movs	r1, #2
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 f925 	bl	8002a38 <RCCEx_PLLSAI2_Config>
 80027ee:	4603      	mov	r3, r0
 80027f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027f2:	7cfb      	ldrb	r3, [r7, #19]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80027f8:	7cfb      	ldrb	r3, [r7, #19]
 80027fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d00a      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002808:	4b10      	ldr	r3, [pc, #64]	@ (800284c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800280a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800280e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002816:	490d      	ldr	r1, [pc, #52]	@ (800284c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002818:	4313      	orrs	r3, r2
 800281a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00b      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800282a:	4b08      	ldr	r3, [pc, #32]	@ (800284c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800282c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002830:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800283a:	4904      	ldr	r1, [pc, #16]	@ (800284c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800283c:	4313      	orrs	r3, r2
 800283e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002842:	7cbb      	ldrb	r3, [r7, #18]
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	40021000 	.word	0x40021000

08002850 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800285a:	2300      	movs	r3, #0
 800285c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800285e:	4b75      	ldr	r3, [pc, #468]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d018      	beq.n	800289c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800286a:	4b72      	ldr	r3, [pc, #456]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	f003 0203 	and.w	r2, r3, #3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d10d      	bne.n	8002896 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
       ||
 800287e:	2b00      	cmp	r3, #0
 8002880:	d009      	beq.n	8002896 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002882:	4b6c      	ldr	r3, [pc, #432]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	091b      	lsrs	r3, r3, #4
 8002888:	f003 0307 	and.w	r3, r3, #7
 800288c:	1c5a      	adds	r2, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
       ||
 8002892:	429a      	cmp	r2, r3
 8002894:	d047      	beq.n	8002926 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	73fb      	strb	r3, [r7, #15]
 800289a:	e044      	b.n	8002926 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2b03      	cmp	r3, #3
 80028a2:	d018      	beq.n	80028d6 <RCCEx_PLLSAI1_Config+0x86>
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	d825      	bhi.n	80028f4 <RCCEx_PLLSAI1_Config+0xa4>
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d002      	beq.n	80028b2 <RCCEx_PLLSAI1_Config+0x62>
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d009      	beq.n	80028c4 <RCCEx_PLLSAI1_Config+0x74>
 80028b0:	e020      	b.n	80028f4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80028b2:	4b60      	ldr	r3, [pc, #384]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d11d      	bne.n	80028fa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028c2:	e01a      	b.n	80028fa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80028c4:	4b5b      	ldr	r3, [pc, #364]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d116      	bne.n	80028fe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028d4:	e013      	b.n	80028fe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80028d6:	4b57      	ldr	r3, [pc, #348]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10f      	bne.n	8002902 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80028e2:	4b54      	ldr	r3, [pc, #336]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80028f2:	e006      	b.n	8002902 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	73fb      	strb	r3, [r7, #15]
      break;
 80028f8:	e004      	b.n	8002904 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80028fa:	bf00      	nop
 80028fc:	e002      	b.n	8002904 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80028fe:	bf00      	nop
 8002900:	e000      	b.n	8002904 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002902:	bf00      	nop
    }

    if(status == HAL_OK)
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10d      	bne.n	8002926 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800290a:	4b4a      	ldr	r3, [pc, #296]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6819      	ldr	r1, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	3b01      	subs	r3, #1
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	430b      	orrs	r3, r1
 8002920:	4944      	ldr	r1, [pc, #272]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002922:	4313      	orrs	r3, r2
 8002924:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002926:	7bfb      	ldrb	r3, [r7, #15]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d17d      	bne.n	8002a28 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800292c:	4b41      	ldr	r3, [pc, #260]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a40      	ldr	r2, [pc, #256]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002932:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002936:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002938:	f7fe fb64 	bl	8001004 <HAL_GetTick>
 800293c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800293e:	e009      	b.n	8002954 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002940:	f7fe fb60 	bl	8001004 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d902      	bls.n	8002954 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	73fb      	strb	r3, [r7, #15]
        break;
 8002952:	e005      	b.n	8002960 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002954:	4b37      	ldr	r3, [pc, #220]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1ef      	bne.n	8002940 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d160      	bne.n	8002a28 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d111      	bne.n	8002990 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800296c:	4b31      	ldr	r3, [pc, #196]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002974:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6892      	ldr	r2, [r2, #8]
 800297c:	0211      	lsls	r1, r2, #8
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	68d2      	ldr	r2, [r2, #12]
 8002982:	0912      	lsrs	r2, r2, #4
 8002984:	0452      	lsls	r2, r2, #17
 8002986:	430a      	orrs	r2, r1
 8002988:	492a      	ldr	r1, [pc, #168]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800298a:	4313      	orrs	r3, r2
 800298c:	610b      	str	r3, [r1, #16]
 800298e:	e027      	b.n	80029e0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d112      	bne.n	80029bc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002996:	4b27      	ldr	r3, [pc, #156]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800299e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6892      	ldr	r2, [r2, #8]
 80029a6:	0211      	lsls	r1, r2, #8
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	6912      	ldr	r2, [r2, #16]
 80029ac:	0852      	lsrs	r2, r2, #1
 80029ae:	3a01      	subs	r2, #1
 80029b0:	0552      	lsls	r2, r2, #21
 80029b2:	430a      	orrs	r2, r1
 80029b4:	491f      	ldr	r1, [pc, #124]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	610b      	str	r3, [r1, #16]
 80029ba:	e011      	b.n	80029e0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80029bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80029c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6892      	ldr	r2, [r2, #8]
 80029cc:	0211      	lsls	r1, r2, #8
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	6952      	ldr	r2, [r2, #20]
 80029d2:	0852      	lsrs	r2, r2, #1
 80029d4:	3a01      	subs	r2, #1
 80029d6:	0652      	lsls	r2, r2, #25
 80029d8:	430a      	orrs	r2, r1
 80029da:	4916      	ldr	r1, [pc, #88]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80029e0:	4b14      	ldr	r3, [pc, #80]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a13      	ldr	r2, [pc, #76]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80029ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ec:	f7fe fb0a 	bl	8001004 <HAL_GetTick>
 80029f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80029f2:	e009      	b.n	8002a08 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029f4:	f7fe fb06 	bl	8001004 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d902      	bls.n	8002a08 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	73fb      	strb	r3, [r7, #15]
          break;
 8002a06:	e005      	b.n	8002a14 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a08:	4b0a      	ldr	r3, [pc, #40]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d0ef      	beq.n	80029f4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d106      	bne.n	8002a28 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002a1a:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a1c:	691a      	ldr	r2, [r3, #16]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	4904      	ldr	r1, [pc, #16]	@ (8002a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40021000 	.word	0x40021000

08002a38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a42:	2300      	movs	r3, #0
 8002a44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a46:	4b6a      	ldr	r3, [pc, #424]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d018      	beq.n	8002a84 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002a52:	4b67      	ldr	r3, [pc, #412]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	f003 0203 	and.w	r2, r3, #3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d10d      	bne.n	8002a7e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
       ||
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d009      	beq.n	8002a7e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002a6a:	4b61      	ldr	r3, [pc, #388]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	091b      	lsrs	r3, r3, #4
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	1c5a      	adds	r2, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
       ||
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d047      	beq.n	8002b0e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	73fb      	strb	r3, [r7, #15]
 8002a82:	e044      	b.n	8002b0e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	d018      	beq.n	8002abe <RCCEx_PLLSAI2_Config+0x86>
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d825      	bhi.n	8002adc <RCCEx_PLLSAI2_Config+0xa4>
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d002      	beq.n	8002a9a <RCCEx_PLLSAI2_Config+0x62>
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d009      	beq.n	8002aac <RCCEx_PLLSAI2_Config+0x74>
 8002a98:	e020      	b.n	8002adc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a9a:	4b55      	ldr	r3, [pc, #340]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d11d      	bne.n	8002ae2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aaa:	e01a      	b.n	8002ae2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002aac:	4b50      	ldr	r3, [pc, #320]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d116      	bne.n	8002ae6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002abc:	e013      	b.n	8002ae6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002abe:	4b4c      	ldr	r3, [pc, #304]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10f      	bne.n	8002aea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002aca:	4b49      	ldr	r3, [pc, #292]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d109      	bne.n	8002aea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ada:	e006      	b.n	8002aea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	73fb      	strb	r3, [r7, #15]
      break;
 8002ae0:	e004      	b.n	8002aec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002ae2:	bf00      	nop
 8002ae4:	e002      	b.n	8002aec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002ae6:	bf00      	nop
 8002ae8:	e000      	b.n	8002aec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002aea:	bf00      	nop
    }

    if(status == HAL_OK)
 8002aec:	7bfb      	ldrb	r3, [r7, #15]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10d      	bne.n	8002b0e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002af2:	4b3f      	ldr	r3, [pc, #252]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6819      	ldr	r1, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	3b01      	subs	r3, #1
 8002b04:	011b      	lsls	r3, r3, #4
 8002b06:	430b      	orrs	r3, r1
 8002b08:	4939      	ldr	r1, [pc, #228]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d167      	bne.n	8002be4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002b14:	4b36      	ldr	r3, [pc, #216]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a35      	ldr	r2, [pc, #212]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b20:	f7fe fa70 	bl	8001004 <HAL_GetTick>
 8002b24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002b26:	e009      	b.n	8002b3c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b28:	f7fe fa6c 	bl	8001004 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d902      	bls.n	8002b3c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	73fb      	strb	r3, [r7, #15]
        break;
 8002b3a:	e005      	b.n	8002b48 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1ef      	bne.n	8002b28 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002b48:	7bfb      	ldrb	r3, [r7, #15]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d14a      	bne.n	8002be4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d111      	bne.n	8002b78 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002b54:	4b26      	ldr	r3, [pc, #152]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002b5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6892      	ldr	r2, [r2, #8]
 8002b64:	0211      	lsls	r1, r2, #8
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	68d2      	ldr	r2, [r2, #12]
 8002b6a:	0912      	lsrs	r2, r2, #4
 8002b6c:	0452      	lsls	r2, r2, #17
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	491f      	ldr	r1, [pc, #124]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	614b      	str	r3, [r1, #20]
 8002b76:	e011      	b.n	8002b9c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002b78:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002b80:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6892      	ldr	r2, [r2, #8]
 8002b88:	0211      	lsls	r1, r2, #8
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6912      	ldr	r2, [r2, #16]
 8002b8e:	0852      	lsrs	r2, r2, #1
 8002b90:	3a01      	subs	r2, #1
 8002b92:	0652      	lsls	r2, r2, #25
 8002b94:	430a      	orrs	r2, r1
 8002b96:	4916      	ldr	r1, [pc, #88]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002b9c:	4b14      	ldr	r3, [pc, #80]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a13      	ldr	r2, [pc, #76]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ba2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ba6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba8:	f7fe fa2c 	bl	8001004 <HAL_GetTick>
 8002bac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002bae:	e009      	b.n	8002bc4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002bb0:	f7fe fa28 	bl	8001004 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d902      	bls.n	8002bc4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	73fb      	strb	r3, [r7, #15]
          break;
 8002bc2:	e005      	b.n	8002bd0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d0ef      	beq.n	8002bb0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002bd0:	7bfb      	ldrb	r3, [r7, #15]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d106      	bne.n	8002be4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002bd6:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bd8:	695a      	ldr	r2, [r3, #20]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	4904      	ldr	r1, [pc, #16]	@ (8002bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40021000 	.word	0x40021000

08002bf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e040      	b.n	8002c88 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d106      	bne.n	8002c1c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7fe f8fe 	bl	8000e18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2224      	movs	r2, #36	@ 0x24
 8002c20:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 0201 	bic.w	r2, r2, #1
 8002c30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d002      	beq.n	8002c40 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 fc32 	bl	80034a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 f977 	bl	8002f34 <UART_SetConfig>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e01b      	b.n	8002c88 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f042 0201 	orr.w	r2, r2, #1
 8002c7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f000 fcb1 	bl	80035e8 <UART_CheckIdleState>
 8002c86:	4603      	mov	r3, r0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	@ 0x28
 8002c94:	af02      	add	r7, sp, #8
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	603b      	str	r3, [r7, #0]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ca4:	2b20      	cmp	r3, #32
 8002ca6:	d177      	bne.n	8002d98 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d002      	beq.n	8002cb4 <HAL_UART_Transmit+0x24>
 8002cae:	88fb      	ldrh	r3, [r7, #6]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e070      	b.n	8002d9a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2221      	movs	r2, #33	@ 0x21
 8002cc4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cc6:	f7fe f99d 	bl	8001004 <HAL_GetTick>
 8002cca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	88fa      	ldrh	r2, [r7, #6]
 8002cd0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	88fa      	ldrh	r2, [r7, #6]
 8002cd8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ce4:	d108      	bne.n	8002cf8 <HAL_UART_Transmit+0x68>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d104      	bne.n	8002cf8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	e003      	b.n	8002d00 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d00:	e02f      	b.n	8002d62 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2180      	movs	r1, #128	@ 0x80
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 fd13 	bl	8003738 <UART_WaitOnFlagUntilTimeout>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d004      	beq.n	8002d22 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2220      	movs	r2, #32
 8002d1c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e03b      	b.n	8002d9a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10b      	bne.n	8002d40 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	881a      	ldrh	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d34:	b292      	uxth	r2, r2
 8002d36:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	3302      	adds	r3, #2
 8002d3c:	61bb      	str	r3, [r7, #24]
 8002d3e:	e007      	b.n	8002d50 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	781a      	ldrb	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1c9      	bne.n	8002d02 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	2200      	movs	r2, #0
 8002d76:	2140      	movs	r1, #64	@ 0x40
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 fcdd 	bl	8003738 <UART_WaitOnFlagUntilTimeout>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d004      	beq.n	8002d8e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2220      	movs	r2, #32
 8002d88:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e005      	b.n	8002d9a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2220      	movs	r2, #32
 8002d92:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	e000      	b.n	8002d9a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002d98:	2302      	movs	r3, #2
  }
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3720      	adds	r7, #32
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b08a      	sub	sp, #40	@ 0x28
 8002da6:	af02      	add	r7, sp, #8
 8002da8:	60f8      	str	r0, [r7, #12]
 8002daa:	60b9      	str	r1, [r7, #8]
 8002dac:	603b      	str	r3, [r7, #0]
 8002dae:	4613      	mov	r3, r2
 8002db0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002db8:	2b20      	cmp	r3, #32
 8002dba:	f040 80b6 	bne.w	8002f2a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d002      	beq.n	8002dca <HAL_UART_Receive+0x28>
 8002dc4:	88fb      	ldrh	r3, [r7, #6]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e0ae      	b.n	8002f2c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2222      	movs	r2, #34	@ 0x22
 8002dda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002de4:	f7fe f90e 	bl	8001004 <HAL_GetTick>
 8002de8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	88fa      	ldrh	r2, [r7, #6]
 8002dee:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	88fa      	ldrh	r2, [r7, #6]
 8002df6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e02:	d10e      	bne.n	8002e22 <HAL_UART_Receive+0x80>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d105      	bne.n	8002e18 <HAL_UART_Receive+0x76>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002e12:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e16:	e02d      	b.n	8002e74 <HAL_UART_Receive+0xd2>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	22ff      	movs	r2, #255	@ 0xff
 8002e1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e20:	e028      	b.n	8002e74 <HAL_UART_Receive+0xd2>
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10d      	bne.n	8002e46 <HAL_UART_Receive+0xa4>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d104      	bne.n	8002e3c <HAL_UART_Receive+0x9a>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	22ff      	movs	r2, #255	@ 0xff
 8002e36:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e3a:	e01b      	b.n	8002e74 <HAL_UART_Receive+0xd2>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	227f      	movs	r2, #127	@ 0x7f
 8002e40:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e44:	e016      	b.n	8002e74 <HAL_UART_Receive+0xd2>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e4e:	d10d      	bne.n	8002e6c <HAL_UART_Receive+0xca>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d104      	bne.n	8002e62 <HAL_UART_Receive+0xc0>
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	227f      	movs	r2, #127	@ 0x7f
 8002e5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e60:	e008      	b.n	8002e74 <HAL_UART_Receive+0xd2>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	223f      	movs	r2, #63	@ 0x3f
 8002e66:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e6a:	e003      	b.n	8002e74 <HAL_UART_Receive+0xd2>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002e7a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e84:	d108      	bne.n	8002e98 <HAL_UART_Receive+0xf6>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d104      	bne.n	8002e98 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	61bb      	str	r3, [r7, #24]
 8002e96:	e003      	b.n	8002ea0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002ea0:	e037      	b.n	8002f12 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	9300      	str	r3, [sp, #0]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	2120      	movs	r1, #32
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f000 fc43 	bl	8003738 <UART_WaitOnFlagUntilTimeout>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d005      	beq.n	8002ec4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e033      	b.n	8002f2c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10c      	bne.n	8002ee4 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	8a7b      	ldrh	r3, [r7, #18]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	3302      	adds	r3, #2
 8002ee0:	61bb      	str	r3, [r7, #24]
 8002ee2:	e00d      	b.n	8002f00 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	8a7b      	ldrh	r3, [r7, #18]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	3301      	adds	r3, #1
 8002efe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	b29a      	uxth	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1c1      	bne.n	8002ea2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	e000      	b.n	8002f2c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8002f2a:	2302      	movs	r3, #2
  }
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3720      	adds	r7, #32
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f38:	b08a      	sub	sp, #40	@ 0x28
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	431a      	orrs	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	431a      	orrs	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	4ba4      	ldr	r3, [pc, #656]	@ (80031f4 <UART_SetConfig+0x2c0>)
 8002f64:	4013      	ands	r3, r2
 8002f66:	68fa      	ldr	r2, [r7, #12]
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002f6c:	430b      	orrs	r3, r1
 8002f6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	68da      	ldr	r2, [r3, #12]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a99      	ldr	r2, [pc, #612]	@ (80031f8 <UART_SetConfig+0x2c4>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d004      	beq.n	8002fa0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a90      	ldr	r2, [pc, #576]	@ (80031fc <UART_SetConfig+0x2c8>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d126      	bne.n	800300c <UART_SetConfig+0xd8>
 8002fbe:	4b90      	ldr	r3, [pc, #576]	@ (8003200 <UART_SetConfig+0x2cc>)
 8002fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d81b      	bhi.n	8003004 <UART_SetConfig+0xd0>
 8002fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8002fd4 <UART_SetConfig+0xa0>)
 8002fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd2:	bf00      	nop
 8002fd4:	08002fe5 	.word	0x08002fe5
 8002fd8:	08002ff5 	.word	0x08002ff5
 8002fdc:	08002fed 	.word	0x08002fed
 8002fe0:	08002ffd 	.word	0x08002ffd
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fea:	e116      	b.n	800321a <UART_SetConfig+0x2e6>
 8002fec:	2302      	movs	r3, #2
 8002fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ff2:	e112      	b.n	800321a <UART_SetConfig+0x2e6>
 8002ff4:	2304      	movs	r3, #4
 8002ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ffa:	e10e      	b.n	800321a <UART_SetConfig+0x2e6>
 8002ffc:	2308      	movs	r3, #8
 8002ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003002:	e10a      	b.n	800321a <UART_SetConfig+0x2e6>
 8003004:	2310      	movs	r3, #16
 8003006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800300a:	e106      	b.n	800321a <UART_SetConfig+0x2e6>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a7c      	ldr	r2, [pc, #496]	@ (8003204 <UART_SetConfig+0x2d0>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d138      	bne.n	8003088 <UART_SetConfig+0x154>
 8003016:	4b7a      	ldr	r3, [pc, #488]	@ (8003200 <UART_SetConfig+0x2cc>)
 8003018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800301c:	f003 030c 	and.w	r3, r3, #12
 8003020:	2b0c      	cmp	r3, #12
 8003022:	d82d      	bhi.n	8003080 <UART_SetConfig+0x14c>
 8003024:	a201      	add	r2, pc, #4	@ (adr r2, 800302c <UART_SetConfig+0xf8>)
 8003026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302a:	bf00      	nop
 800302c:	08003061 	.word	0x08003061
 8003030:	08003081 	.word	0x08003081
 8003034:	08003081 	.word	0x08003081
 8003038:	08003081 	.word	0x08003081
 800303c:	08003071 	.word	0x08003071
 8003040:	08003081 	.word	0x08003081
 8003044:	08003081 	.word	0x08003081
 8003048:	08003081 	.word	0x08003081
 800304c:	08003069 	.word	0x08003069
 8003050:	08003081 	.word	0x08003081
 8003054:	08003081 	.word	0x08003081
 8003058:	08003081 	.word	0x08003081
 800305c:	08003079 	.word	0x08003079
 8003060:	2300      	movs	r3, #0
 8003062:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003066:	e0d8      	b.n	800321a <UART_SetConfig+0x2e6>
 8003068:	2302      	movs	r3, #2
 800306a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800306e:	e0d4      	b.n	800321a <UART_SetConfig+0x2e6>
 8003070:	2304      	movs	r3, #4
 8003072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003076:	e0d0      	b.n	800321a <UART_SetConfig+0x2e6>
 8003078:	2308      	movs	r3, #8
 800307a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800307e:	e0cc      	b.n	800321a <UART_SetConfig+0x2e6>
 8003080:	2310      	movs	r3, #16
 8003082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003086:	e0c8      	b.n	800321a <UART_SetConfig+0x2e6>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a5e      	ldr	r2, [pc, #376]	@ (8003208 <UART_SetConfig+0x2d4>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d125      	bne.n	80030de <UART_SetConfig+0x1aa>
 8003092:	4b5b      	ldr	r3, [pc, #364]	@ (8003200 <UART_SetConfig+0x2cc>)
 8003094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003098:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800309c:	2b30      	cmp	r3, #48	@ 0x30
 800309e:	d016      	beq.n	80030ce <UART_SetConfig+0x19a>
 80030a0:	2b30      	cmp	r3, #48	@ 0x30
 80030a2:	d818      	bhi.n	80030d6 <UART_SetConfig+0x1a2>
 80030a4:	2b20      	cmp	r3, #32
 80030a6:	d00a      	beq.n	80030be <UART_SetConfig+0x18a>
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d814      	bhi.n	80030d6 <UART_SetConfig+0x1a2>
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d002      	beq.n	80030b6 <UART_SetConfig+0x182>
 80030b0:	2b10      	cmp	r3, #16
 80030b2:	d008      	beq.n	80030c6 <UART_SetConfig+0x192>
 80030b4:	e00f      	b.n	80030d6 <UART_SetConfig+0x1a2>
 80030b6:	2300      	movs	r3, #0
 80030b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030bc:	e0ad      	b.n	800321a <UART_SetConfig+0x2e6>
 80030be:	2302      	movs	r3, #2
 80030c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030c4:	e0a9      	b.n	800321a <UART_SetConfig+0x2e6>
 80030c6:	2304      	movs	r3, #4
 80030c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030cc:	e0a5      	b.n	800321a <UART_SetConfig+0x2e6>
 80030ce:	2308      	movs	r3, #8
 80030d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030d4:	e0a1      	b.n	800321a <UART_SetConfig+0x2e6>
 80030d6:	2310      	movs	r3, #16
 80030d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030dc:	e09d      	b.n	800321a <UART_SetConfig+0x2e6>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a4a      	ldr	r2, [pc, #296]	@ (800320c <UART_SetConfig+0x2d8>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d125      	bne.n	8003134 <UART_SetConfig+0x200>
 80030e8:	4b45      	ldr	r3, [pc, #276]	@ (8003200 <UART_SetConfig+0x2cc>)
 80030ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80030f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80030f4:	d016      	beq.n	8003124 <UART_SetConfig+0x1f0>
 80030f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80030f8:	d818      	bhi.n	800312c <UART_SetConfig+0x1f8>
 80030fa:	2b80      	cmp	r3, #128	@ 0x80
 80030fc:	d00a      	beq.n	8003114 <UART_SetConfig+0x1e0>
 80030fe:	2b80      	cmp	r3, #128	@ 0x80
 8003100:	d814      	bhi.n	800312c <UART_SetConfig+0x1f8>
 8003102:	2b00      	cmp	r3, #0
 8003104:	d002      	beq.n	800310c <UART_SetConfig+0x1d8>
 8003106:	2b40      	cmp	r3, #64	@ 0x40
 8003108:	d008      	beq.n	800311c <UART_SetConfig+0x1e8>
 800310a:	e00f      	b.n	800312c <UART_SetConfig+0x1f8>
 800310c:	2300      	movs	r3, #0
 800310e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003112:	e082      	b.n	800321a <UART_SetConfig+0x2e6>
 8003114:	2302      	movs	r3, #2
 8003116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800311a:	e07e      	b.n	800321a <UART_SetConfig+0x2e6>
 800311c:	2304      	movs	r3, #4
 800311e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003122:	e07a      	b.n	800321a <UART_SetConfig+0x2e6>
 8003124:	2308      	movs	r3, #8
 8003126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800312a:	e076      	b.n	800321a <UART_SetConfig+0x2e6>
 800312c:	2310      	movs	r3, #16
 800312e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003132:	e072      	b.n	800321a <UART_SetConfig+0x2e6>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a35      	ldr	r2, [pc, #212]	@ (8003210 <UART_SetConfig+0x2dc>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d12a      	bne.n	8003194 <UART_SetConfig+0x260>
 800313e:	4b30      	ldr	r3, [pc, #192]	@ (8003200 <UART_SetConfig+0x2cc>)
 8003140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003144:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003148:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800314c:	d01a      	beq.n	8003184 <UART_SetConfig+0x250>
 800314e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003152:	d81b      	bhi.n	800318c <UART_SetConfig+0x258>
 8003154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003158:	d00c      	beq.n	8003174 <UART_SetConfig+0x240>
 800315a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800315e:	d815      	bhi.n	800318c <UART_SetConfig+0x258>
 8003160:	2b00      	cmp	r3, #0
 8003162:	d003      	beq.n	800316c <UART_SetConfig+0x238>
 8003164:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003168:	d008      	beq.n	800317c <UART_SetConfig+0x248>
 800316a:	e00f      	b.n	800318c <UART_SetConfig+0x258>
 800316c:	2300      	movs	r3, #0
 800316e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003172:	e052      	b.n	800321a <UART_SetConfig+0x2e6>
 8003174:	2302      	movs	r3, #2
 8003176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800317a:	e04e      	b.n	800321a <UART_SetConfig+0x2e6>
 800317c:	2304      	movs	r3, #4
 800317e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003182:	e04a      	b.n	800321a <UART_SetConfig+0x2e6>
 8003184:	2308      	movs	r3, #8
 8003186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800318a:	e046      	b.n	800321a <UART_SetConfig+0x2e6>
 800318c:	2310      	movs	r3, #16
 800318e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003192:	e042      	b.n	800321a <UART_SetConfig+0x2e6>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a17      	ldr	r2, [pc, #92]	@ (80031f8 <UART_SetConfig+0x2c4>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d13a      	bne.n	8003214 <UART_SetConfig+0x2e0>
 800319e:	4b18      	ldr	r3, [pc, #96]	@ (8003200 <UART_SetConfig+0x2cc>)
 80031a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80031a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80031ac:	d01a      	beq.n	80031e4 <UART_SetConfig+0x2b0>
 80031ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80031b2:	d81b      	bhi.n	80031ec <UART_SetConfig+0x2b8>
 80031b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031b8:	d00c      	beq.n	80031d4 <UART_SetConfig+0x2a0>
 80031ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031be:	d815      	bhi.n	80031ec <UART_SetConfig+0x2b8>
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <UART_SetConfig+0x298>
 80031c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031c8:	d008      	beq.n	80031dc <UART_SetConfig+0x2a8>
 80031ca:	e00f      	b.n	80031ec <UART_SetConfig+0x2b8>
 80031cc:	2300      	movs	r3, #0
 80031ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031d2:	e022      	b.n	800321a <UART_SetConfig+0x2e6>
 80031d4:	2302      	movs	r3, #2
 80031d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031da:	e01e      	b.n	800321a <UART_SetConfig+0x2e6>
 80031dc:	2304      	movs	r3, #4
 80031de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031e2:	e01a      	b.n	800321a <UART_SetConfig+0x2e6>
 80031e4:	2308      	movs	r3, #8
 80031e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ea:	e016      	b.n	800321a <UART_SetConfig+0x2e6>
 80031ec:	2310      	movs	r3, #16
 80031ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031f2:	e012      	b.n	800321a <UART_SetConfig+0x2e6>
 80031f4:	efff69f3 	.word	0xefff69f3
 80031f8:	40008000 	.word	0x40008000
 80031fc:	40013800 	.word	0x40013800
 8003200:	40021000 	.word	0x40021000
 8003204:	40004400 	.word	0x40004400
 8003208:	40004800 	.word	0x40004800
 800320c:	40004c00 	.word	0x40004c00
 8003210:	40005000 	.word	0x40005000
 8003214:	2310      	movs	r3, #16
 8003216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a9f      	ldr	r2, [pc, #636]	@ (800349c <UART_SetConfig+0x568>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d17a      	bne.n	800331a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003224:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003228:	2b08      	cmp	r3, #8
 800322a:	d824      	bhi.n	8003276 <UART_SetConfig+0x342>
 800322c:	a201      	add	r2, pc, #4	@ (adr r2, 8003234 <UART_SetConfig+0x300>)
 800322e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003232:	bf00      	nop
 8003234:	08003259 	.word	0x08003259
 8003238:	08003277 	.word	0x08003277
 800323c:	08003261 	.word	0x08003261
 8003240:	08003277 	.word	0x08003277
 8003244:	08003267 	.word	0x08003267
 8003248:	08003277 	.word	0x08003277
 800324c:	08003277 	.word	0x08003277
 8003250:	08003277 	.word	0x08003277
 8003254:	0800326f 	.word	0x0800326f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003258:	f7fe ff84 	bl	8002164 <HAL_RCC_GetPCLK1Freq>
 800325c:	61f8      	str	r0, [r7, #28]
        break;
 800325e:	e010      	b.n	8003282 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003260:	4b8f      	ldr	r3, [pc, #572]	@ (80034a0 <UART_SetConfig+0x56c>)
 8003262:	61fb      	str	r3, [r7, #28]
        break;
 8003264:	e00d      	b.n	8003282 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003266:	f7fe fee5 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 800326a:	61f8      	str	r0, [r7, #28]
        break;
 800326c:	e009      	b.n	8003282 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800326e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003272:	61fb      	str	r3, [r7, #28]
        break;
 8003274:	e005      	b.n	8003282 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003276:	2300      	movs	r3, #0
 8003278:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003280:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 80fb 	beq.w	8003480 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	4413      	add	r3, r2
 8003294:	69fa      	ldr	r2, [r7, #28]
 8003296:	429a      	cmp	r2, r3
 8003298:	d305      	bcc.n	80032a6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80032a0:	69fa      	ldr	r2, [r7, #28]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d903      	bls.n	80032ae <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80032ac:	e0e8      	b.n	8003480 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	2200      	movs	r2, #0
 80032b2:	461c      	mov	r4, r3
 80032b4:	4615      	mov	r5, r2
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	f04f 0300 	mov.w	r3, #0
 80032be:	022b      	lsls	r3, r5, #8
 80032c0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80032c4:	0222      	lsls	r2, r4, #8
 80032c6:	68f9      	ldr	r1, [r7, #12]
 80032c8:	6849      	ldr	r1, [r1, #4]
 80032ca:	0849      	lsrs	r1, r1, #1
 80032cc:	2000      	movs	r0, #0
 80032ce:	4688      	mov	r8, r1
 80032d0:	4681      	mov	r9, r0
 80032d2:	eb12 0a08 	adds.w	sl, r2, r8
 80032d6:	eb43 0b09 	adc.w	fp, r3, r9
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	603b      	str	r3, [r7, #0]
 80032e2:	607a      	str	r2, [r7, #4]
 80032e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80032e8:	4650      	mov	r0, sl
 80032ea:	4659      	mov	r1, fp
 80032ec:	f7fc ffc0 	bl	8000270 <__aeabi_uldivmod>
 80032f0:	4602      	mov	r2, r0
 80032f2:	460b      	mov	r3, r1
 80032f4:	4613      	mov	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032fe:	d308      	bcc.n	8003312 <UART_SetConfig+0x3de>
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003306:	d204      	bcs.n	8003312 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	60da      	str	r2, [r3, #12]
 8003310:	e0b6      	b.n	8003480 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003318:	e0b2      	b.n	8003480 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003322:	d15e      	bne.n	80033e2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003324:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003328:	2b08      	cmp	r3, #8
 800332a:	d828      	bhi.n	800337e <UART_SetConfig+0x44a>
 800332c:	a201      	add	r2, pc, #4	@ (adr r2, 8003334 <UART_SetConfig+0x400>)
 800332e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003332:	bf00      	nop
 8003334:	08003359 	.word	0x08003359
 8003338:	08003361 	.word	0x08003361
 800333c:	08003369 	.word	0x08003369
 8003340:	0800337f 	.word	0x0800337f
 8003344:	0800336f 	.word	0x0800336f
 8003348:	0800337f 	.word	0x0800337f
 800334c:	0800337f 	.word	0x0800337f
 8003350:	0800337f 	.word	0x0800337f
 8003354:	08003377 	.word	0x08003377
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003358:	f7fe ff04 	bl	8002164 <HAL_RCC_GetPCLK1Freq>
 800335c:	61f8      	str	r0, [r7, #28]
        break;
 800335e:	e014      	b.n	800338a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003360:	f7fe ff16 	bl	8002190 <HAL_RCC_GetPCLK2Freq>
 8003364:	61f8      	str	r0, [r7, #28]
        break;
 8003366:	e010      	b.n	800338a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003368:	4b4d      	ldr	r3, [pc, #308]	@ (80034a0 <UART_SetConfig+0x56c>)
 800336a:	61fb      	str	r3, [r7, #28]
        break;
 800336c:	e00d      	b.n	800338a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800336e:	f7fe fe61 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 8003372:	61f8      	str	r0, [r7, #28]
        break;
 8003374:	e009      	b.n	800338a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003376:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800337a:	61fb      	str	r3, [r7, #28]
        break;
 800337c:	e005      	b.n	800338a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800337e:	2300      	movs	r3, #0
 8003380:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003388:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d077      	beq.n	8003480 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005a      	lsls	r2, r3, #1
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	085b      	lsrs	r3, r3, #1
 800339a:	441a      	add	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	2b0f      	cmp	r3, #15
 80033aa:	d916      	bls.n	80033da <UART_SetConfig+0x4a6>
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b2:	d212      	bcs.n	80033da <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	f023 030f 	bic.w	r3, r3, #15
 80033bc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	085b      	lsrs	r3, r3, #1
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	f003 0307 	and.w	r3, r3, #7
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	8afb      	ldrh	r3, [r7, #22]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	8afa      	ldrh	r2, [r7, #22]
 80033d6:	60da      	str	r2, [r3, #12]
 80033d8:	e052      	b.n	8003480 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80033e0:	e04e      	b.n	8003480 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80033e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033e6:	2b08      	cmp	r3, #8
 80033e8:	d827      	bhi.n	800343a <UART_SetConfig+0x506>
 80033ea:	a201      	add	r2, pc, #4	@ (adr r2, 80033f0 <UART_SetConfig+0x4bc>)
 80033ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f0:	08003415 	.word	0x08003415
 80033f4:	0800341d 	.word	0x0800341d
 80033f8:	08003425 	.word	0x08003425
 80033fc:	0800343b 	.word	0x0800343b
 8003400:	0800342b 	.word	0x0800342b
 8003404:	0800343b 	.word	0x0800343b
 8003408:	0800343b 	.word	0x0800343b
 800340c:	0800343b 	.word	0x0800343b
 8003410:	08003433 	.word	0x08003433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003414:	f7fe fea6 	bl	8002164 <HAL_RCC_GetPCLK1Freq>
 8003418:	61f8      	str	r0, [r7, #28]
        break;
 800341a:	e014      	b.n	8003446 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800341c:	f7fe feb8 	bl	8002190 <HAL_RCC_GetPCLK2Freq>
 8003420:	61f8      	str	r0, [r7, #28]
        break;
 8003422:	e010      	b.n	8003446 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003424:	4b1e      	ldr	r3, [pc, #120]	@ (80034a0 <UART_SetConfig+0x56c>)
 8003426:	61fb      	str	r3, [r7, #28]
        break;
 8003428:	e00d      	b.n	8003446 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800342a:	f7fe fe03 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 800342e:	61f8      	str	r0, [r7, #28]
        break;
 8003430:	e009      	b.n	8003446 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003432:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003436:	61fb      	str	r3, [r7, #28]
        break;
 8003438:	e005      	b.n	8003446 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800343a:	2300      	movs	r3, #0
 800343c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003444:	bf00      	nop
    }

    if (pclk != 0U)
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d019      	beq.n	8003480 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	085a      	lsrs	r2, r3, #1
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	441a      	add	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	fbb2 f3f3 	udiv	r3, r2, r3
 800345e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	2b0f      	cmp	r3, #15
 8003464:	d909      	bls.n	800347a <UART_SetConfig+0x546>
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800346c:	d205      	bcs.n	800347a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	60da      	str	r2, [r3, #12]
 8003478:	e002      	b.n	8003480 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800348c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003490:	4618      	mov	r0, r3
 8003492:	3728      	adds	r7, #40	@ 0x28
 8003494:	46bd      	mov	sp, r7
 8003496:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800349a:	bf00      	nop
 800349c:	40008000 	.word	0x40008000
 80034a0:	00f42400 	.word	0x00f42400

080034a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	f003 0308 	and.w	r3, r3, #8
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00a      	beq.n	80034ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00a      	beq.n	80034f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003516:	f003 0304 	and.w	r3, r3, #4
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	430a      	orrs	r2, r1
 8003532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003538:	f003 0310 	and.w	r3, r3, #16
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003580:	2b00      	cmp	r3, #0
 8003582:	d01a      	beq.n	80035ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035a2:	d10a      	bne.n	80035ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	430a      	orrs	r2, r1
 80035da:	605a      	str	r2, [r3, #4]
  }
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b098      	sub	sp, #96	@ 0x60
 80035ec:	af02      	add	r7, sp, #8
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80035f8:	f7fd fd04 	bl	8001004 <HAL_GetTick>
 80035fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	2b08      	cmp	r3, #8
 800360a:	d12e      	bne.n	800366a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800360c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003614:	2200      	movs	r2, #0
 8003616:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 f88c 	bl	8003738 <UART_WaitOnFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d021      	beq.n	800366a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800362c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800362e:	e853 3f00 	ldrex	r3, [r3]
 8003632:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003636:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800363a:	653b      	str	r3, [r7, #80]	@ 0x50
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	461a      	mov	r2, r3
 8003642:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003644:	647b      	str	r3, [r7, #68]	@ 0x44
 8003646:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003648:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800364a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800364c:	e841 2300 	strex	r3, r2, [r1]
 8003650:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003652:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1e6      	bne.n	8003626 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2220      	movs	r2, #32
 800365c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e062      	b.n	8003730 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b04      	cmp	r3, #4
 8003676:	d149      	bne.n	800370c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003678:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800367c:	9300      	str	r3, [sp, #0]
 800367e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003680:	2200      	movs	r2, #0
 8003682:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 f856 	bl	8003738 <UART_WaitOnFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d03c      	beq.n	800370c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369a:	e853 3f00 	ldrex	r3, [r3]
 800369e:	623b      	str	r3, [r7, #32]
   return(result);
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	461a      	mov	r2, r3
 80036ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80036b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80036b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036b8:	e841 2300 	strex	r3, r2, [r1]
 80036bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80036be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1e6      	bne.n	8003692 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	3308      	adds	r3, #8
 80036ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	e853 3f00 	ldrex	r3, [r3]
 80036d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f023 0301 	bic.w	r3, r3, #1
 80036da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	3308      	adds	r3, #8
 80036e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036e4:	61fa      	str	r2, [r7, #28]
 80036e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e8:	69b9      	ldr	r1, [r7, #24]
 80036ea:	69fa      	ldr	r2, [r7, #28]
 80036ec:	e841 2300 	strex	r3, r2, [r1]
 80036f0:	617b      	str	r3, [r7, #20]
   return(result);
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1e5      	bne.n	80036c4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2220      	movs	r2, #32
 80036fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e011      	b.n	8003730 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2220      	movs	r2, #32
 8003710:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2220      	movs	r2, #32
 8003716:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3758      	adds	r7, #88	@ 0x58
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	603b      	str	r3, [r7, #0]
 8003744:	4613      	mov	r3, r2
 8003746:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003748:	e04f      	b.n	80037ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003750:	d04b      	beq.n	80037ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003752:	f7fd fc57 	bl	8001004 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	429a      	cmp	r2, r3
 8003760:	d302      	bcc.n	8003768 <UART_WaitOnFlagUntilTimeout+0x30>
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e04e      	b.n	800380a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0304 	and.w	r3, r3, #4
 8003776:	2b00      	cmp	r3, #0
 8003778:	d037      	beq.n	80037ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	2b80      	cmp	r3, #128	@ 0x80
 800377e:	d034      	beq.n	80037ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2b40      	cmp	r3, #64	@ 0x40
 8003784:	d031      	beq.n	80037ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	69db      	ldr	r3, [r3, #28]
 800378c:	f003 0308 	and.w	r3, r3, #8
 8003790:	2b08      	cmp	r3, #8
 8003792:	d110      	bne.n	80037b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2208      	movs	r2, #8
 800379a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f000 f838 	bl	8003812 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2208      	movs	r2, #8
 80037a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e029      	b.n	800380a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037c4:	d111      	bne.n	80037ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80037ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 f81e 	bl	8003812 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2220      	movs	r2, #32
 80037da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e00f      	b.n	800380a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	69da      	ldr	r2, [r3, #28]
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	4013      	ands	r3, r2
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	bf0c      	ite	eq
 80037fa:	2301      	moveq	r3, #1
 80037fc:	2300      	movne	r3, #0
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	461a      	mov	r2, r3
 8003802:	79fb      	ldrb	r3, [r7, #7]
 8003804:	429a      	cmp	r2, r3
 8003806:	d0a0      	beq.n	800374a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003812:	b480      	push	{r7}
 8003814:	b095      	sub	sp, #84	@ 0x54
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003822:	e853 3f00 	ldrex	r3, [r3]
 8003826:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800382e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	461a      	mov	r2, r3
 8003836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003838:	643b      	str	r3, [r7, #64]	@ 0x40
 800383a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800383e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003840:	e841 2300 	strex	r3, r2, [r1]
 8003844:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1e6      	bne.n	800381a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	3308      	adds	r3, #8
 8003852:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	e853 3f00 	ldrex	r3, [r3]
 800385a:	61fb      	str	r3, [r7, #28]
   return(result);
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	f023 0301 	bic.w	r3, r3, #1
 8003862:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	3308      	adds	r3, #8
 800386a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800386c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800386e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003870:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003872:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003874:	e841 2300 	strex	r3, r2, [r1]
 8003878:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800387a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1e5      	bne.n	800384c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003884:	2b01      	cmp	r3, #1
 8003886:	d118      	bne.n	80038ba <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	e853 3f00 	ldrex	r3, [r3]
 8003894:	60bb      	str	r3, [r7, #8]
   return(result);
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	f023 0310 	bic.w	r3, r3, #16
 800389c:	647b      	str	r3, [r7, #68]	@ 0x44
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	461a      	mov	r2, r3
 80038a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038a6:	61bb      	str	r3, [r7, #24]
 80038a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038aa:	6979      	ldr	r1, [r7, #20]
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	e841 2300 	strex	r3, r2, [r1]
 80038b2:	613b      	str	r3, [r7, #16]
   return(result);
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1e6      	bne.n	8003888 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2220      	movs	r2, #32
 80038be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80038ce:	bf00      	nop
 80038d0:	3754      	adds	r7, #84	@ 0x54
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr

080038da <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80038da:	b480      	push	{r7}
 80038dc:	b085      	sub	sp, #20
 80038de:	af00      	add	r7, sp, #0
 80038e0:	4603      	mov	r3, r0
 80038e2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80038e4:	2300      	movs	r3, #0
 80038e6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80038e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038ec:	2b84      	cmp	r3, #132	@ 0x84
 80038ee:	d005      	beq.n	80038fc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80038f0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	4413      	add	r3, r2
 80038f8:	3303      	adds	r3, #3
 80038fa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80038fc:	68fb      	ldr	r3, [r7, #12]
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800390e:	f000 fae5 	bl	8003edc <vTaskStartScheduler>
  
  return osOK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	bd80      	pop	{r7, pc}

08003918 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800391a:	b089      	sub	sp, #36	@ 0x24
 800391c:	af04      	add	r7, sp, #16
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d020      	beq.n	800396c <osThreadCreate+0x54>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d01c      	beq.n	800396c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685c      	ldr	r4, [r3, #4]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	691e      	ldr	r6, [r3, #16]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff ffc8 	bl	80038da <makeFreeRtosPriority>
 800394a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003954:	9202      	str	r2, [sp, #8]
 8003956:	9301      	str	r3, [sp, #4]
 8003958:	9100      	str	r1, [sp, #0]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	4632      	mov	r2, r6
 800395e:	4629      	mov	r1, r5
 8003960:	4620      	mov	r0, r4
 8003962:	f000 f8ed 	bl	8003b40 <xTaskCreateStatic>
 8003966:	4603      	mov	r3, r0
 8003968:	60fb      	str	r3, [r7, #12]
 800396a:	e01c      	b.n	80039a6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685c      	ldr	r4, [r3, #4]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003978:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ffaa 	bl	80038da <makeFreeRtosPriority>
 8003986:	4602      	mov	r2, r0
 8003988:	f107 030c 	add.w	r3, r7, #12
 800398c:	9301      	str	r3, [sp, #4]
 800398e:	9200      	str	r2, [sp, #0]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	4632      	mov	r2, r6
 8003994:	4629      	mov	r1, r5
 8003996:	4620      	mov	r0, r4
 8003998:	f000 f932 	bl	8003c00 <xTaskCreate>
 800399c:	4603      	mov	r3, r0
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d001      	beq.n	80039a6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	e000      	b.n	80039a8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80039a6:	68fb      	ldr	r3, [r7, #12]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080039b0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <osDelay+0x16>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	e000      	b.n	80039c8 <osDelay+0x18>
 80039c6:	2301      	movs	r3, #1
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 fa51 	bl	8003e70 <vTaskDelay>
  
  return osOK;
 80039ce:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f103 0208 	add.w	r2, r3, #8
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f04f 32ff 	mov.w	r2, #4294967295
 80039f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f103 0208 	add.w	r2, r3, #8
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f103 0208 	add.w	r2, r3, #8
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003a26:	bf00      	nop
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr

08003a32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a32:	b480      	push	{r7}
 8003a34:	b085      	sub	sp, #20
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
 8003a3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	601a      	str	r2, [r3, #0]
}
 8003a6e:	bf00      	nop
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	b085      	sub	sp, #20
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
 8003a82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a90:	d103      	bne.n	8003a9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	e00c      	b.n	8003ab4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	3308      	adds	r3, #8
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	e002      	b.n	8003aa8 <vListInsert+0x2e>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d2f6      	bcs.n	8003aa2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	1c5a      	adds	r2, r3, #1
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	601a      	str	r2, [r3, #0]
}
 8003ae0:	bf00      	nop
 8003ae2:	3714      	adds	r7, #20
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6892      	ldr	r2, [r2, #8]
 8003b02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6852      	ldr	r2, [r2, #4]
 8003b0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d103      	bne.n	8003b20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	1e5a      	subs	r2, r3, #1
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b08e      	sub	sp, #56	@ 0x38
 8003b44:	af04      	add	r7, sp, #16
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
 8003b4c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d10b      	bne.n	8003b6c <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b58:	f383 8811 	msr	BASEPRI, r3
 8003b5c:	f3bf 8f6f 	isb	sy
 8003b60:	f3bf 8f4f 	dsb	sy
 8003b64:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003b66:	bf00      	nop
 8003b68:	bf00      	nop
 8003b6a:	e7fd      	b.n	8003b68 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10b      	bne.n	8003b8a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b76:	f383 8811 	msr	BASEPRI, r3
 8003b7a:	f3bf 8f6f 	isb	sy
 8003b7e:	f3bf 8f4f 	dsb	sy
 8003b82:	61fb      	str	r3, [r7, #28]
}
 8003b84:	bf00      	nop
 8003b86:	bf00      	nop
 8003b88:	e7fd      	b.n	8003b86 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003b8a:	2354      	movs	r3, #84	@ 0x54
 8003b8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	2b54      	cmp	r3, #84	@ 0x54
 8003b92:	d00b      	beq.n	8003bac <xTaskCreateStatic+0x6c>
	__asm volatile
 8003b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b98:	f383 8811 	msr	BASEPRI, r3
 8003b9c:	f3bf 8f6f 	isb	sy
 8003ba0:	f3bf 8f4f 	dsb	sy
 8003ba4:	61bb      	str	r3, [r7, #24]
}
 8003ba6:	bf00      	nop
 8003ba8:	bf00      	nop
 8003baa:	e7fd      	b.n	8003ba8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003bac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d01e      	beq.n	8003bf2 <xTaskCreateStatic+0xb2>
 8003bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d01b      	beq.n	8003bf2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bbc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bc2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003bcc:	2300      	movs	r3, #0
 8003bce:	9303      	str	r3, [sp, #12]
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd2:	9302      	str	r3, [sp, #8]
 8003bd4:	f107 0314 	add.w	r3, r7, #20
 8003bd8:	9301      	str	r3, [sp, #4]
 8003bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	687a      	ldr	r2, [r7, #4]
 8003be2:	68b9      	ldr	r1, [r7, #8]
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	f000 f850 	bl	8003c8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003bec:	f000 f8d6 	bl	8003d9c <prvAddNewTaskToReadyList>
 8003bf0:	e001      	b.n	8003bf6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003bf6:	697b      	ldr	r3, [r7, #20]
	}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3728      	adds	r7, #40	@ 0x28
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b08c      	sub	sp, #48	@ 0x30
 8003c04:	af04      	add	r7, sp, #16
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003c10:	88fb      	ldrh	r3, [r7, #6]
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 feef 	bl	80049f8 <pvPortMalloc>
 8003c1a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00e      	beq.n	8003c40 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003c22:	2054      	movs	r0, #84	@ 0x54
 8003c24:	f000 fee8 	bl	80049f8 <pvPortMalloc>
 8003c28:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c36:	e005      	b.n	8003c44 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003c38:	6978      	ldr	r0, [r7, #20]
 8003c3a:	f000 ffab 	bl	8004b94 <vPortFree>
 8003c3e:	e001      	b.n	8003c44 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003c40:	2300      	movs	r3, #0
 8003c42:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d017      	beq.n	8003c7a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003c52:	88fa      	ldrh	r2, [r7, #6]
 8003c54:	2300      	movs	r3, #0
 8003c56:	9303      	str	r3, [sp, #12]
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	9302      	str	r3, [sp, #8]
 8003c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	68b9      	ldr	r1, [r7, #8]
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 f80e 	bl	8003c8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c6e:	69f8      	ldr	r0, [r7, #28]
 8003c70:	f000 f894 	bl	8003d9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003c74:	2301      	movs	r3, #1
 8003c76:	61bb      	str	r3, [r7, #24]
 8003c78:	e002      	b.n	8003c80 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003c80:	69bb      	ldr	r3, [r7, #24]
	}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3720      	adds	r7, #32
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b088      	sub	sp, #32
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	60f8      	str	r0, [r7, #12]
 8003c92:	60b9      	str	r1, [r7, #8]
 8003c94:	607a      	str	r2, [r7, #4]
 8003c96:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	f023 0307 	bic.w	r3, r3, #7
 8003cb0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	f003 0307 	and.w	r3, r3, #7
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00b      	beq.n	8003cd4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc0:	f383 8811 	msr	BASEPRI, r3
 8003cc4:	f3bf 8f6f 	isb	sy
 8003cc8:	f3bf 8f4f 	dsb	sy
 8003ccc:	617b      	str	r3, [r7, #20]
}
 8003cce:	bf00      	nop
 8003cd0:	bf00      	nop
 8003cd2:	e7fd      	b.n	8003cd0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d01f      	beq.n	8003d1a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003cda:	2300      	movs	r3, #0
 8003cdc:	61fb      	str	r3, [r7, #28]
 8003cde:	e012      	b.n	8003d06 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	7819      	ldrb	r1, [r3, #0]
 8003ce8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	4413      	add	r3, r2
 8003cee:	3334      	adds	r3, #52	@ 0x34
 8003cf0:	460a      	mov	r2, r1
 8003cf2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d006      	beq.n	8003d0e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	3301      	adds	r3, #1
 8003d04:	61fb      	str	r3, [r7, #28]
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	2b0f      	cmp	r3, #15
 8003d0a:	d9e9      	bls.n	8003ce0 <prvInitialiseNewTask+0x56>
 8003d0c:	e000      	b.n	8003d10 <prvInitialiseNewTask+0x86>
			{
				break;
 8003d0e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d18:	e003      	b.n	8003d22 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d24:	2b06      	cmp	r3, #6
 8003d26:	d901      	bls.n	8003d2c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003d28:	2306      	movs	r3, #6
 8003d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d30:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d36:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d40:	3304      	adds	r3, #4
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7ff fe68 	bl	8003a18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d4a:	3318      	adds	r3, #24
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff fe63 	bl	8003a18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5a:	f1c3 0207 	rsb	r2, r3, #7
 8003d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d66:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	68f9      	ldr	r1, [r7, #12]
 8003d7a:	69b8      	ldr	r0, [r7, #24]
 8003d7c:	f000 fc2c 	bl	80045d8 <pxPortInitialiseStack>
 8003d80:	4602      	mov	r2, r0
 8003d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d002      	beq.n	8003d92 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d92:	bf00      	nop
 8003d94:	3720      	adds	r7, #32
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003da4:	f000 fd48 	bl	8004838 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003da8:	4b2a      	ldr	r3, [pc, #168]	@ (8003e54 <prvAddNewTaskToReadyList+0xb8>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3301      	adds	r3, #1
 8003dae:	4a29      	ldr	r2, [pc, #164]	@ (8003e54 <prvAddNewTaskToReadyList+0xb8>)
 8003db0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003db2:	4b29      	ldr	r3, [pc, #164]	@ (8003e58 <prvAddNewTaskToReadyList+0xbc>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d109      	bne.n	8003dce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003dba:	4a27      	ldr	r2, [pc, #156]	@ (8003e58 <prvAddNewTaskToReadyList+0xbc>)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003dc0:	4b24      	ldr	r3, [pc, #144]	@ (8003e54 <prvAddNewTaskToReadyList+0xb8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d110      	bne.n	8003dea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003dc8:	f000 fac4 	bl	8004354 <prvInitialiseTaskLists>
 8003dcc:	e00d      	b.n	8003dea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003dce:	4b23      	ldr	r3, [pc, #140]	@ (8003e5c <prvAddNewTaskToReadyList+0xc0>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d109      	bne.n	8003dea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003dd6:	4b20      	ldr	r3, [pc, #128]	@ (8003e58 <prvAddNewTaskToReadyList+0xbc>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d802      	bhi.n	8003dea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003de4:	4a1c      	ldr	r2, [pc, #112]	@ (8003e58 <prvAddNewTaskToReadyList+0xbc>)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003dea:	4b1d      	ldr	r3, [pc, #116]	@ (8003e60 <prvAddNewTaskToReadyList+0xc4>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	3301      	adds	r3, #1
 8003df0:	4a1b      	ldr	r2, [pc, #108]	@ (8003e60 <prvAddNewTaskToReadyList+0xc4>)
 8003df2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	2201      	movs	r2, #1
 8003dfa:	409a      	lsls	r2, r3
 8003dfc:	4b19      	ldr	r3, [pc, #100]	@ (8003e64 <prvAddNewTaskToReadyList+0xc8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	4a18      	ldr	r2, [pc, #96]	@ (8003e64 <prvAddNewTaskToReadyList+0xc8>)
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	4413      	add	r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	4a15      	ldr	r2, [pc, #84]	@ (8003e68 <prvAddNewTaskToReadyList+0xcc>)
 8003e14:	441a      	add	r2, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	3304      	adds	r3, #4
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	f7ff fe08 	bl	8003a32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003e22:	f000 fd3b 	bl	800489c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003e26:	4b0d      	ldr	r3, [pc, #52]	@ (8003e5c <prvAddNewTaskToReadyList+0xc0>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00e      	beq.n	8003e4c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e58 <prvAddNewTaskToReadyList+0xbc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d207      	bcs.n	8003e4c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e6c <prvAddNewTaskToReadyList+0xd0>)
 8003e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	f3bf 8f4f 	dsb	sy
 8003e48:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e4c:	bf00      	nop
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	200007d0 	.word	0x200007d0
 8003e58:	200006d0 	.word	0x200006d0
 8003e5c:	200007dc 	.word	0x200007dc
 8003e60:	200007ec 	.word	0x200007ec
 8003e64:	200007d8 	.word	0x200007d8
 8003e68:	200006d4 	.word	0x200006d4
 8003e6c:	e000ed04 	.word	0xe000ed04

08003e70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d018      	beq.n	8003eb4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003e82:	4b14      	ldr	r3, [pc, #80]	@ (8003ed4 <vTaskDelay+0x64>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00b      	beq.n	8003ea2 <vTaskDelay+0x32>
	__asm volatile
 8003e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e8e:	f383 8811 	msr	BASEPRI, r3
 8003e92:	f3bf 8f6f 	isb	sy
 8003e96:	f3bf 8f4f 	dsb	sy
 8003e9a:	60bb      	str	r3, [r7, #8]
}
 8003e9c:	bf00      	nop
 8003e9e:	bf00      	nop
 8003ea0:	e7fd      	b.n	8003e9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003ea2:	f000 f87d 	bl	8003fa0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f000 fb2f 	bl	800450c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003eae:	f000 f885 	bl	8003fbc <xTaskResumeAll>
 8003eb2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d107      	bne.n	8003eca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003eba:	4b07      	ldr	r3, [pc, #28]	@ (8003ed8 <vTaskDelay+0x68>)
 8003ebc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	f3bf 8f4f 	dsb	sy
 8003ec6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003eca:	bf00      	nop
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	200007f8 	.word	0x200007f8
 8003ed8:	e000ed04 	.word	0xe000ed04

08003edc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b08a      	sub	sp, #40	@ 0x28
 8003ee0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003eea:	463a      	mov	r2, r7
 8003eec:	1d39      	adds	r1, r7, #4
 8003eee:	f107 0308 	add.w	r3, r7, #8
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7fc fb52 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003ef8:	6839      	ldr	r1, [r7, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68ba      	ldr	r2, [r7, #8]
 8003efe:	9202      	str	r2, [sp, #8]
 8003f00:	9301      	str	r3, [sp, #4]
 8003f02:	2300      	movs	r3, #0
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	2300      	movs	r3, #0
 8003f08:	460a      	mov	r2, r1
 8003f0a:	491f      	ldr	r1, [pc, #124]	@ (8003f88 <vTaskStartScheduler+0xac>)
 8003f0c:	481f      	ldr	r0, [pc, #124]	@ (8003f8c <vTaskStartScheduler+0xb0>)
 8003f0e:	f7ff fe17 	bl	8003b40 <xTaskCreateStatic>
 8003f12:	4603      	mov	r3, r0
 8003f14:	4a1e      	ldr	r2, [pc, #120]	@ (8003f90 <vTaskStartScheduler+0xb4>)
 8003f16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003f18:	4b1d      	ldr	r3, [pc, #116]	@ (8003f90 <vTaskStartScheduler+0xb4>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003f20:	2301      	movs	r3, #1
 8003f22:	617b      	str	r3, [r7, #20]
 8003f24:	e001      	b.n	8003f2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003f26:	2300      	movs	r3, #0
 8003f28:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d116      	bne.n	8003f5e <vTaskStartScheduler+0x82>
	__asm volatile
 8003f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f34:	f383 8811 	msr	BASEPRI, r3
 8003f38:	f3bf 8f6f 	isb	sy
 8003f3c:	f3bf 8f4f 	dsb	sy
 8003f40:	613b      	str	r3, [r7, #16]
}
 8003f42:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003f44:	4b13      	ldr	r3, [pc, #76]	@ (8003f94 <vTaskStartScheduler+0xb8>)
 8003f46:	f04f 32ff 	mov.w	r2, #4294967295
 8003f4a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003f4c:	4b12      	ldr	r3, [pc, #72]	@ (8003f98 <vTaskStartScheduler+0xbc>)
 8003f4e:	2201      	movs	r2, #1
 8003f50:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003f52:	4b12      	ldr	r3, [pc, #72]	@ (8003f9c <vTaskStartScheduler+0xc0>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003f58:	f000 fbca 	bl	80046f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003f5c:	e00f      	b.n	8003f7e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f64:	d10b      	bne.n	8003f7e <vTaskStartScheduler+0xa2>
	__asm volatile
 8003f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6a:	f383 8811 	msr	BASEPRI, r3
 8003f6e:	f3bf 8f6f 	isb	sy
 8003f72:	f3bf 8f4f 	dsb	sy
 8003f76:	60fb      	str	r3, [r7, #12]
}
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	e7fd      	b.n	8003f7a <vTaskStartScheduler+0x9e>
}
 8003f7e:	bf00      	nop
 8003f80:	3718      	adds	r7, #24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	08005f04 	.word	0x08005f04
 8003f8c:	08004325 	.word	0x08004325
 8003f90:	200007f4 	.word	0x200007f4
 8003f94:	200007f0 	.word	0x200007f0
 8003f98:	200007dc 	.word	0x200007dc
 8003f9c:	200007d4 	.word	0x200007d4

08003fa0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003fa4:	4b04      	ldr	r3, [pc, #16]	@ (8003fb8 <vTaskSuspendAll+0x18>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	3301      	adds	r3, #1
 8003faa:	4a03      	ldr	r2, [pc, #12]	@ (8003fb8 <vTaskSuspendAll+0x18>)
 8003fac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003fae:	bf00      	nop
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	200007f8 	.word	0x200007f8

08003fbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003fca:	4b42      	ldr	r3, [pc, #264]	@ (80040d4 <xTaskResumeAll+0x118>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10b      	bne.n	8003fea <xTaskResumeAll+0x2e>
	__asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	603b      	str	r3, [r7, #0]
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	e7fd      	b.n	8003fe6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003fea:	f000 fc25 	bl	8004838 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003fee:	4b39      	ldr	r3, [pc, #228]	@ (80040d4 <xTaskResumeAll+0x118>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	4a37      	ldr	r2, [pc, #220]	@ (80040d4 <xTaskResumeAll+0x118>)
 8003ff6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ff8:	4b36      	ldr	r3, [pc, #216]	@ (80040d4 <xTaskResumeAll+0x118>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d161      	bne.n	80040c4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004000:	4b35      	ldr	r3, [pc, #212]	@ (80040d8 <xTaskResumeAll+0x11c>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d05d      	beq.n	80040c4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004008:	e02e      	b.n	8004068 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800400a:	4b34      	ldr	r3, [pc, #208]	@ (80040dc <xTaskResumeAll+0x120>)
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	3318      	adds	r3, #24
 8004016:	4618      	mov	r0, r3
 8004018:	f7ff fd68 	bl	8003aec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	3304      	adds	r3, #4
 8004020:	4618      	mov	r0, r3
 8004022:	f7ff fd63 	bl	8003aec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402a:	2201      	movs	r2, #1
 800402c:	409a      	lsls	r2, r3
 800402e:	4b2c      	ldr	r3, [pc, #176]	@ (80040e0 <xTaskResumeAll+0x124>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4313      	orrs	r3, r2
 8004034:	4a2a      	ldr	r2, [pc, #168]	@ (80040e0 <xTaskResumeAll+0x124>)
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	4a27      	ldr	r2, [pc, #156]	@ (80040e4 <xTaskResumeAll+0x128>)
 8004046:	441a      	add	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	3304      	adds	r3, #4
 800404c:	4619      	mov	r1, r3
 800404e:	4610      	mov	r0, r2
 8004050:	f7ff fcef 	bl	8003a32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004058:	4b23      	ldr	r3, [pc, #140]	@ (80040e8 <xTaskResumeAll+0x12c>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405e:	429a      	cmp	r2, r3
 8004060:	d302      	bcc.n	8004068 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004062:	4b22      	ldr	r3, [pc, #136]	@ (80040ec <xTaskResumeAll+0x130>)
 8004064:	2201      	movs	r2, #1
 8004066:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004068:	4b1c      	ldr	r3, [pc, #112]	@ (80040dc <xTaskResumeAll+0x120>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1cc      	bne.n	800400a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d001      	beq.n	800407a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004076:	f000 fa0b 	bl	8004490 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800407a:	4b1d      	ldr	r3, [pc, #116]	@ (80040f0 <xTaskResumeAll+0x134>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d010      	beq.n	80040a8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004086:	f000 f837 	bl	80040f8 <xTaskIncrementTick>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004090:	4b16      	ldr	r3, [pc, #88]	@ (80040ec <xTaskResumeAll+0x130>)
 8004092:	2201      	movs	r2, #1
 8004094:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	3b01      	subs	r3, #1
 800409a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f1      	bne.n	8004086 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80040a2:	4b13      	ldr	r3, [pc, #76]	@ (80040f0 <xTaskResumeAll+0x134>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80040a8:	4b10      	ldr	r3, [pc, #64]	@ (80040ec <xTaskResumeAll+0x130>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d009      	beq.n	80040c4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80040b0:	2301      	movs	r3, #1
 80040b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80040b4:	4b0f      	ldr	r3, [pc, #60]	@ (80040f4 <xTaskResumeAll+0x138>)
 80040b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	f3bf 8f4f 	dsb	sy
 80040c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80040c4:	f000 fbea 	bl	800489c <vPortExitCritical>

	return xAlreadyYielded;
 80040c8:	68bb      	ldr	r3, [r7, #8]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	200007f8 	.word	0x200007f8
 80040d8:	200007d0 	.word	0x200007d0
 80040dc:	20000790 	.word	0x20000790
 80040e0:	200007d8 	.word	0x200007d8
 80040e4:	200006d4 	.word	0x200006d4
 80040e8:	200006d0 	.word	0x200006d0
 80040ec:	200007e4 	.word	0x200007e4
 80040f0:	200007e0 	.word	0x200007e0
 80040f4:	e000ed04 	.word	0xe000ed04

080040f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80040fe:	2300      	movs	r3, #0
 8004100:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004102:	4b4f      	ldr	r3, [pc, #316]	@ (8004240 <xTaskIncrementTick+0x148>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2b00      	cmp	r3, #0
 8004108:	f040 808f 	bne.w	800422a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800410c:	4b4d      	ldr	r3, [pc, #308]	@ (8004244 <xTaskIncrementTick+0x14c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	3301      	adds	r3, #1
 8004112:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004114:	4a4b      	ldr	r2, [pc, #300]	@ (8004244 <xTaskIncrementTick+0x14c>)
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d121      	bne.n	8004164 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004120:	4b49      	ldr	r3, [pc, #292]	@ (8004248 <xTaskIncrementTick+0x150>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00b      	beq.n	8004142 <xTaskIncrementTick+0x4a>
	__asm volatile
 800412a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800412e:	f383 8811 	msr	BASEPRI, r3
 8004132:	f3bf 8f6f 	isb	sy
 8004136:	f3bf 8f4f 	dsb	sy
 800413a:	603b      	str	r3, [r7, #0]
}
 800413c:	bf00      	nop
 800413e:	bf00      	nop
 8004140:	e7fd      	b.n	800413e <xTaskIncrementTick+0x46>
 8004142:	4b41      	ldr	r3, [pc, #260]	@ (8004248 <xTaskIncrementTick+0x150>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	60fb      	str	r3, [r7, #12]
 8004148:	4b40      	ldr	r3, [pc, #256]	@ (800424c <xTaskIncrementTick+0x154>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a3e      	ldr	r2, [pc, #248]	@ (8004248 <xTaskIncrementTick+0x150>)
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	4a3e      	ldr	r2, [pc, #248]	@ (800424c <xTaskIncrementTick+0x154>)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	4b3e      	ldr	r3, [pc, #248]	@ (8004250 <xTaskIncrementTick+0x158>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	3301      	adds	r3, #1
 800415c:	4a3c      	ldr	r2, [pc, #240]	@ (8004250 <xTaskIncrementTick+0x158>)
 800415e:	6013      	str	r3, [r2, #0]
 8004160:	f000 f996 	bl	8004490 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004164:	4b3b      	ldr	r3, [pc, #236]	@ (8004254 <xTaskIncrementTick+0x15c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	429a      	cmp	r2, r3
 800416c:	d348      	bcc.n	8004200 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800416e:	4b36      	ldr	r3, [pc, #216]	@ (8004248 <xTaskIncrementTick+0x150>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d104      	bne.n	8004182 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004178:	4b36      	ldr	r3, [pc, #216]	@ (8004254 <xTaskIncrementTick+0x15c>)
 800417a:	f04f 32ff 	mov.w	r2, #4294967295
 800417e:	601a      	str	r2, [r3, #0]
					break;
 8004180:	e03e      	b.n	8004200 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004182:	4b31      	ldr	r3, [pc, #196]	@ (8004248 <xTaskIncrementTick+0x150>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	429a      	cmp	r2, r3
 8004198:	d203      	bcs.n	80041a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800419a:	4a2e      	ldr	r2, [pc, #184]	@ (8004254 <xTaskIncrementTick+0x15c>)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80041a0:	e02e      	b.n	8004200 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	3304      	adds	r3, #4
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7ff fca0 	bl	8003aec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d004      	beq.n	80041be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	3318      	adds	r3, #24
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff fc97 	bl	8003aec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c2:	2201      	movs	r2, #1
 80041c4:	409a      	lsls	r2, r3
 80041c6:	4b24      	ldr	r3, [pc, #144]	@ (8004258 <xTaskIncrementTick+0x160>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	4a22      	ldr	r2, [pc, #136]	@ (8004258 <xTaskIncrementTick+0x160>)
 80041ce:	6013      	str	r3, [r2, #0]
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d4:	4613      	mov	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	4a1f      	ldr	r2, [pc, #124]	@ (800425c <xTaskIncrementTick+0x164>)
 80041de:	441a      	add	r2, r3
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	3304      	adds	r3, #4
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f7ff fc23 	bl	8003a32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004260 <xTaskIncrementTick+0x168>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d3b9      	bcc.n	800416e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80041fa:	2301      	movs	r3, #1
 80041fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041fe:	e7b6      	b.n	800416e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004200:	4b17      	ldr	r3, [pc, #92]	@ (8004260 <xTaskIncrementTick+0x168>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004206:	4915      	ldr	r1, [pc, #84]	@ (800425c <xTaskIncrementTick+0x164>)
 8004208:	4613      	mov	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4413      	add	r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	440b      	add	r3, r1
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d901      	bls.n	800421c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004218:	2301      	movs	r3, #1
 800421a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800421c:	4b11      	ldr	r3, [pc, #68]	@ (8004264 <xTaskIncrementTick+0x16c>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d007      	beq.n	8004234 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004224:	2301      	movs	r3, #1
 8004226:	617b      	str	r3, [r7, #20]
 8004228:	e004      	b.n	8004234 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800422a:	4b0f      	ldr	r3, [pc, #60]	@ (8004268 <xTaskIncrementTick+0x170>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	3301      	adds	r3, #1
 8004230:	4a0d      	ldr	r2, [pc, #52]	@ (8004268 <xTaskIncrementTick+0x170>)
 8004232:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004234:	697b      	ldr	r3, [r7, #20]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3718      	adds	r7, #24
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	200007f8 	.word	0x200007f8
 8004244:	200007d4 	.word	0x200007d4
 8004248:	20000788 	.word	0x20000788
 800424c:	2000078c 	.word	0x2000078c
 8004250:	200007e8 	.word	0x200007e8
 8004254:	200007f0 	.word	0x200007f0
 8004258:	200007d8 	.word	0x200007d8
 800425c:	200006d4 	.word	0x200006d4
 8004260:	200006d0 	.word	0x200006d0
 8004264:	200007e4 	.word	0x200007e4
 8004268:	200007e0 	.word	0x200007e0

0800426c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800426c:	b480      	push	{r7}
 800426e:	b087      	sub	sp, #28
 8004270:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004272:	4b27      	ldr	r3, [pc, #156]	@ (8004310 <vTaskSwitchContext+0xa4>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d003      	beq.n	8004282 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800427a:	4b26      	ldr	r3, [pc, #152]	@ (8004314 <vTaskSwitchContext+0xa8>)
 800427c:	2201      	movs	r2, #1
 800427e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004280:	e040      	b.n	8004304 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004282:	4b24      	ldr	r3, [pc, #144]	@ (8004314 <vTaskSwitchContext+0xa8>)
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004288:	4b23      	ldr	r3, [pc, #140]	@ (8004318 <vTaskSwitchContext+0xac>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	fab3 f383 	clz	r3, r3
 8004294:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004296:	7afb      	ldrb	r3, [r7, #11]
 8004298:	f1c3 031f 	rsb	r3, r3, #31
 800429c:	617b      	str	r3, [r7, #20]
 800429e:	491f      	ldr	r1, [pc, #124]	@ (800431c <vTaskSwitchContext+0xb0>)
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	4613      	mov	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4413      	add	r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	440b      	add	r3, r1
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10b      	bne.n	80042ca <vTaskSwitchContext+0x5e>
	__asm volatile
 80042b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b6:	f383 8811 	msr	BASEPRI, r3
 80042ba:	f3bf 8f6f 	isb	sy
 80042be:	f3bf 8f4f 	dsb	sy
 80042c2:	607b      	str	r3, [r7, #4]
}
 80042c4:	bf00      	nop
 80042c6:	bf00      	nop
 80042c8:	e7fd      	b.n	80042c6 <vTaskSwitchContext+0x5a>
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	4613      	mov	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4a11      	ldr	r2, [pc, #68]	@ (800431c <vTaskSwitchContext+0xb0>)
 80042d6:	4413      	add	r3, r2
 80042d8:	613b      	str	r3, [r7, #16]
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	605a      	str	r2, [r3, #4]
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	3308      	adds	r3, #8
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d104      	bne.n	80042fa <vTaskSwitchContext+0x8e>
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	685a      	ldr	r2, [r3, #4]
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	605a      	str	r2, [r3, #4]
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	4a07      	ldr	r2, [pc, #28]	@ (8004320 <vTaskSwitchContext+0xb4>)
 8004302:	6013      	str	r3, [r2, #0]
}
 8004304:	bf00      	nop
 8004306:	371c      	adds	r7, #28
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	200007f8 	.word	0x200007f8
 8004314:	200007e4 	.word	0x200007e4
 8004318:	200007d8 	.word	0x200007d8
 800431c:	200006d4 	.word	0x200006d4
 8004320:	200006d0 	.word	0x200006d0

08004324 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800432c:	f000 f852 	bl	80043d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004330:	4b06      	ldr	r3, [pc, #24]	@ (800434c <prvIdleTask+0x28>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d9f9      	bls.n	800432c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004338:	4b05      	ldr	r3, [pc, #20]	@ (8004350 <prvIdleTask+0x2c>)
 800433a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	f3bf 8f4f 	dsb	sy
 8004344:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004348:	e7f0      	b.n	800432c <prvIdleTask+0x8>
 800434a:	bf00      	nop
 800434c:	200006d4 	.word	0x200006d4
 8004350:	e000ed04 	.word	0xe000ed04

08004354 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800435a:	2300      	movs	r3, #0
 800435c:	607b      	str	r3, [r7, #4]
 800435e:	e00c      	b.n	800437a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4a12      	ldr	r2, [pc, #72]	@ (80043b4 <prvInitialiseTaskLists+0x60>)
 800436c:	4413      	add	r3, r2
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff fb32 	bl	80039d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	3301      	adds	r3, #1
 8004378:	607b      	str	r3, [r7, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b06      	cmp	r3, #6
 800437e:	d9ef      	bls.n	8004360 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004380:	480d      	ldr	r0, [pc, #52]	@ (80043b8 <prvInitialiseTaskLists+0x64>)
 8004382:	f7ff fb29 	bl	80039d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004386:	480d      	ldr	r0, [pc, #52]	@ (80043bc <prvInitialiseTaskLists+0x68>)
 8004388:	f7ff fb26 	bl	80039d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800438c:	480c      	ldr	r0, [pc, #48]	@ (80043c0 <prvInitialiseTaskLists+0x6c>)
 800438e:	f7ff fb23 	bl	80039d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004392:	480c      	ldr	r0, [pc, #48]	@ (80043c4 <prvInitialiseTaskLists+0x70>)
 8004394:	f7ff fb20 	bl	80039d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004398:	480b      	ldr	r0, [pc, #44]	@ (80043c8 <prvInitialiseTaskLists+0x74>)
 800439a:	f7ff fb1d 	bl	80039d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800439e:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <prvInitialiseTaskLists+0x78>)
 80043a0:	4a05      	ldr	r2, [pc, #20]	@ (80043b8 <prvInitialiseTaskLists+0x64>)
 80043a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80043a4:	4b0a      	ldr	r3, [pc, #40]	@ (80043d0 <prvInitialiseTaskLists+0x7c>)
 80043a6:	4a05      	ldr	r2, [pc, #20]	@ (80043bc <prvInitialiseTaskLists+0x68>)
 80043a8:	601a      	str	r2, [r3, #0]
}
 80043aa:	bf00      	nop
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	200006d4 	.word	0x200006d4
 80043b8:	20000760 	.word	0x20000760
 80043bc:	20000774 	.word	0x20000774
 80043c0:	20000790 	.word	0x20000790
 80043c4:	200007a4 	.word	0x200007a4
 80043c8:	200007bc 	.word	0x200007bc
 80043cc:	20000788 	.word	0x20000788
 80043d0:	2000078c 	.word	0x2000078c

080043d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043da:	e019      	b.n	8004410 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80043dc:	f000 fa2c 	bl	8004838 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043e0:	4b10      	ldr	r3, [pc, #64]	@ (8004424 <prvCheckTasksWaitingTermination+0x50>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3304      	adds	r3, #4
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7ff fb7d 	bl	8003aec <uxListRemove>
				--uxCurrentNumberOfTasks;
 80043f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004428 <prvCheckTasksWaitingTermination+0x54>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	4a0b      	ldr	r2, [pc, #44]	@ (8004428 <prvCheckTasksWaitingTermination+0x54>)
 80043fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80043fc:	4b0b      	ldr	r3, [pc, #44]	@ (800442c <prvCheckTasksWaitingTermination+0x58>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	3b01      	subs	r3, #1
 8004402:	4a0a      	ldr	r2, [pc, #40]	@ (800442c <prvCheckTasksWaitingTermination+0x58>)
 8004404:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004406:	f000 fa49 	bl	800489c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f810 	bl	8004430 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004410:	4b06      	ldr	r3, [pc, #24]	@ (800442c <prvCheckTasksWaitingTermination+0x58>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1e1      	bne.n	80043dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	200007a4 	.word	0x200007a4
 8004428:	200007d0 	.word	0x200007d0
 800442c:	200007b8 	.word	0x200007b8

08004430 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800443e:	2b00      	cmp	r3, #0
 8004440:	d108      	bne.n	8004454 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004446:	4618      	mov	r0, r3
 8004448:	f000 fba4 	bl	8004b94 <vPortFree>
				vPortFree( pxTCB );
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 fba1 	bl	8004b94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004452:	e019      	b.n	8004488 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800445a:	2b01      	cmp	r3, #1
 800445c:	d103      	bne.n	8004466 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fb98 	bl	8004b94 <vPortFree>
	}
 8004464:	e010      	b.n	8004488 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800446c:	2b02      	cmp	r3, #2
 800446e:	d00b      	beq.n	8004488 <prvDeleteTCB+0x58>
	__asm volatile
 8004470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004474:	f383 8811 	msr	BASEPRI, r3
 8004478:	f3bf 8f6f 	isb	sy
 800447c:	f3bf 8f4f 	dsb	sy
 8004480:	60fb      	str	r3, [r7, #12]
}
 8004482:	bf00      	nop
 8004484:	bf00      	nop
 8004486:	e7fd      	b.n	8004484 <prvDeleteTCB+0x54>
	}
 8004488:	bf00      	nop
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004496:	4b0c      	ldr	r3, [pc, #48]	@ (80044c8 <prvResetNextTaskUnblockTime+0x38>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d104      	bne.n	80044aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80044a0:	4b0a      	ldr	r3, [pc, #40]	@ (80044cc <prvResetNextTaskUnblockTime+0x3c>)
 80044a2:	f04f 32ff 	mov.w	r2, #4294967295
 80044a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80044a8:	e008      	b.n	80044bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044aa:	4b07      	ldr	r3, [pc, #28]	@ (80044c8 <prvResetNextTaskUnblockTime+0x38>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	4a04      	ldr	r2, [pc, #16]	@ (80044cc <prvResetNextTaskUnblockTime+0x3c>)
 80044ba:	6013      	str	r3, [r2, #0]
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr
 80044c8:	20000788 	.word	0x20000788
 80044cc:	200007f0 	.word	0x200007f0

080044d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80044d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004504 <xTaskGetSchedulerState+0x34>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d102      	bne.n	80044e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80044de:	2301      	movs	r3, #1
 80044e0:	607b      	str	r3, [r7, #4]
 80044e2:	e008      	b.n	80044f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044e4:	4b08      	ldr	r3, [pc, #32]	@ (8004508 <xTaskGetSchedulerState+0x38>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d102      	bne.n	80044f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80044ec:	2302      	movs	r3, #2
 80044ee:	607b      	str	r3, [r7, #4]
 80044f0:	e001      	b.n	80044f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80044f2:	2300      	movs	r3, #0
 80044f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80044f6:	687b      	ldr	r3, [r7, #4]
	}
 80044f8:	4618      	mov	r0, r3
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	200007dc 	.word	0x200007dc
 8004508:	200007f8 	.word	0x200007f8

0800450c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004516:	4b29      	ldr	r3, [pc, #164]	@ (80045bc <prvAddCurrentTaskToDelayedList+0xb0>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800451c:	4b28      	ldr	r3, [pc, #160]	@ (80045c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	3304      	adds	r3, #4
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff fae2 	bl	8003aec <uxListRemove>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10b      	bne.n	8004546 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800452e:	4b24      	ldr	r3, [pc, #144]	@ (80045c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004534:	2201      	movs	r2, #1
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	43da      	mvns	r2, r3
 800453c:	4b21      	ldr	r3, [pc, #132]	@ (80045c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4013      	ands	r3, r2
 8004542:	4a20      	ldr	r2, [pc, #128]	@ (80045c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004544:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800454c:	d10a      	bne.n	8004564 <prvAddCurrentTaskToDelayedList+0x58>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004554:	4b1a      	ldr	r3, [pc, #104]	@ (80045c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	3304      	adds	r3, #4
 800455a:	4619      	mov	r1, r3
 800455c:	481a      	ldr	r0, [pc, #104]	@ (80045c8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800455e:	f7ff fa68 	bl	8003a32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004562:	e026      	b.n	80045b2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4413      	add	r3, r2
 800456a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800456c:	4b14      	ldr	r3, [pc, #80]	@ (80045c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	429a      	cmp	r2, r3
 800457a:	d209      	bcs.n	8004590 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800457c:	4b13      	ldr	r3, [pc, #76]	@ (80045cc <prvAddCurrentTaskToDelayedList+0xc0>)
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	4b0f      	ldr	r3, [pc, #60]	@ (80045c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	3304      	adds	r3, #4
 8004586:	4619      	mov	r1, r3
 8004588:	4610      	mov	r0, r2
 800458a:	f7ff fa76 	bl	8003a7a <vListInsert>
}
 800458e:	e010      	b.n	80045b2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004590:	4b0f      	ldr	r3, [pc, #60]	@ (80045d0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	4b0a      	ldr	r3, [pc, #40]	@ (80045c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3304      	adds	r3, #4
 800459a:	4619      	mov	r1, r3
 800459c:	4610      	mov	r0, r2
 800459e:	f7ff fa6c 	bl	8003a7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80045a2:	4b0c      	ldr	r3, [pc, #48]	@ (80045d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68ba      	ldr	r2, [r7, #8]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d202      	bcs.n	80045b2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80045ac:	4a09      	ldr	r2, [pc, #36]	@ (80045d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	6013      	str	r3, [r2, #0]
}
 80045b2:	bf00      	nop
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	200007d4 	.word	0x200007d4
 80045c0:	200006d0 	.word	0x200006d0
 80045c4:	200007d8 	.word	0x200007d8
 80045c8:	200007bc 	.word	0x200007bc
 80045cc:	2000078c 	.word	0x2000078c
 80045d0:	20000788 	.word	0x20000788
 80045d4:	200007f0 	.word	0x200007f0

080045d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	3b04      	subs	r3, #4
 80045e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80045f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	3b04      	subs	r3, #4
 80045f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	f023 0201 	bic.w	r2, r3, #1
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	3b04      	subs	r3, #4
 8004606:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004608:	4a0c      	ldr	r2, [pc, #48]	@ (800463c <pxPortInitialiseStack+0x64>)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	3b14      	subs	r3, #20
 8004612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	3b04      	subs	r3, #4
 800461e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f06f 0202 	mvn.w	r2, #2
 8004626:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3b20      	subs	r3, #32
 800462c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800462e:	68fb      	ldr	r3, [r7, #12]
}
 8004630:	4618      	mov	r0, r3
 8004632:	3714      	adds	r7, #20
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	08004641 	.word	0x08004641

08004640 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004646:	2300      	movs	r3, #0
 8004648:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800464a:	4b13      	ldr	r3, [pc, #76]	@ (8004698 <prvTaskExitError+0x58>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004652:	d00b      	beq.n	800466c <prvTaskExitError+0x2c>
	__asm volatile
 8004654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004658:	f383 8811 	msr	BASEPRI, r3
 800465c:	f3bf 8f6f 	isb	sy
 8004660:	f3bf 8f4f 	dsb	sy
 8004664:	60fb      	str	r3, [r7, #12]
}
 8004666:	bf00      	nop
 8004668:	bf00      	nop
 800466a:	e7fd      	b.n	8004668 <prvTaskExitError+0x28>
	__asm volatile
 800466c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004670:	f383 8811 	msr	BASEPRI, r3
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	60bb      	str	r3, [r7, #8]
}
 800467e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004680:	bf00      	nop
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d0fc      	beq.n	8004682 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004688:	bf00      	nop
 800468a:	bf00      	nop
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	20000014 	.word	0x20000014
 800469c:	00000000 	.word	0x00000000

080046a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80046a0:	4b07      	ldr	r3, [pc, #28]	@ (80046c0 <pxCurrentTCBConst2>)
 80046a2:	6819      	ldr	r1, [r3, #0]
 80046a4:	6808      	ldr	r0, [r1, #0]
 80046a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046aa:	f380 8809 	msr	PSP, r0
 80046ae:	f3bf 8f6f 	isb	sy
 80046b2:	f04f 0000 	mov.w	r0, #0
 80046b6:	f380 8811 	msr	BASEPRI, r0
 80046ba:	4770      	bx	lr
 80046bc:	f3af 8000 	nop.w

080046c0 <pxCurrentTCBConst2>:
 80046c0:	200006d0 	.word	0x200006d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80046c4:	bf00      	nop
 80046c6:	bf00      	nop

080046c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80046c8:	4808      	ldr	r0, [pc, #32]	@ (80046ec <prvPortStartFirstTask+0x24>)
 80046ca:	6800      	ldr	r0, [r0, #0]
 80046cc:	6800      	ldr	r0, [r0, #0]
 80046ce:	f380 8808 	msr	MSP, r0
 80046d2:	f04f 0000 	mov.w	r0, #0
 80046d6:	f380 8814 	msr	CONTROL, r0
 80046da:	b662      	cpsie	i
 80046dc:	b661      	cpsie	f
 80046de:	f3bf 8f4f 	dsb	sy
 80046e2:	f3bf 8f6f 	isb	sy
 80046e6:	df00      	svc	0
 80046e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80046ea:	bf00      	nop
 80046ec:	e000ed08 	.word	0xe000ed08

080046f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80046f6:	4b47      	ldr	r3, [pc, #284]	@ (8004814 <xPortStartScheduler+0x124>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a47      	ldr	r2, [pc, #284]	@ (8004818 <xPortStartScheduler+0x128>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d10b      	bne.n	8004718 <xPortStartScheduler+0x28>
	__asm volatile
 8004700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004704:	f383 8811 	msr	BASEPRI, r3
 8004708:	f3bf 8f6f 	isb	sy
 800470c:	f3bf 8f4f 	dsb	sy
 8004710:	60fb      	str	r3, [r7, #12]
}
 8004712:	bf00      	nop
 8004714:	bf00      	nop
 8004716:	e7fd      	b.n	8004714 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004718:	4b3e      	ldr	r3, [pc, #248]	@ (8004814 <xPortStartScheduler+0x124>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a3f      	ldr	r2, [pc, #252]	@ (800481c <xPortStartScheduler+0x12c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d10b      	bne.n	800473a <xPortStartScheduler+0x4a>
	__asm volatile
 8004722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004726:	f383 8811 	msr	BASEPRI, r3
 800472a:	f3bf 8f6f 	isb	sy
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	613b      	str	r3, [r7, #16]
}
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	e7fd      	b.n	8004736 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800473a:	4b39      	ldr	r3, [pc, #228]	@ (8004820 <xPortStartScheduler+0x130>)
 800473c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	b2db      	uxtb	r3, r3
 8004744:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	22ff      	movs	r2, #255	@ 0xff
 800474a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	b2db      	uxtb	r3, r3
 8004752:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004754:	78fb      	ldrb	r3, [r7, #3]
 8004756:	b2db      	uxtb	r3, r3
 8004758:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800475c:	b2da      	uxtb	r2, r3
 800475e:	4b31      	ldr	r3, [pc, #196]	@ (8004824 <xPortStartScheduler+0x134>)
 8004760:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004762:	4b31      	ldr	r3, [pc, #196]	@ (8004828 <xPortStartScheduler+0x138>)
 8004764:	2207      	movs	r2, #7
 8004766:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004768:	e009      	b.n	800477e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800476a:	4b2f      	ldr	r3, [pc, #188]	@ (8004828 <xPortStartScheduler+0x138>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	3b01      	subs	r3, #1
 8004770:	4a2d      	ldr	r2, [pc, #180]	@ (8004828 <xPortStartScheduler+0x138>)
 8004772:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	b2db      	uxtb	r3, r3
 8004778:	005b      	lsls	r3, r3, #1
 800477a:	b2db      	uxtb	r3, r3
 800477c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800477e:	78fb      	ldrb	r3, [r7, #3]
 8004780:	b2db      	uxtb	r3, r3
 8004782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004786:	2b80      	cmp	r3, #128	@ 0x80
 8004788:	d0ef      	beq.n	800476a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800478a:	4b27      	ldr	r3, [pc, #156]	@ (8004828 <xPortStartScheduler+0x138>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f1c3 0307 	rsb	r3, r3, #7
 8004792:	2b04      	cmp	r3, #4
 8004794:	d00b      	beq.n	80047ae <xPortStartScheduler+0xbe>
	__asm volatile
 8004796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479a:	f383 8811 	msr	BASEPRI, r3
 800479e:	f3bf 8f6f 	isb	sy
 80047a2:	f3bf 8f4f 	dsb	sy
 80047a6:	60bb      	str	r3, [r7, #8]
}
 80047a8:	bf00      	nop
 80047aa:	bf00      	nop
 80047ac:	e7fd      	b.n	80047aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80047ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004828 <xPortStartScheduler+0x138>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	021b      	lsls	r3, r3, #8
 80047b4:	4a1c      	ldr	r2, [pc, #112]	@ (8004828 <xPortStartScheduler+0x138>)
 80047b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80047b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004828 <xPortStartScheduler+0x138>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80047c0:	4a19      	ldr	r2, [pc, #100]	@ (8004828 <xPortStartScheduler+0x138>)
 80047c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	b2da      	uxtb	r2, r3
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80047cc:	4b17      	ldr	r3, [pc, #92]	@ (800482c <xPortStartScheduler+0x13c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a16      	ldr	r2, [pc, #88]	@ (800482c <xPortStartScheduler+0x13c>)
 80047d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80047d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80047d8:	4b14      	ldr	r3, [pc, #80]	@ (800482c <xPortStartScheduler+0x13c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a13      	ldr	r2, [pc, #76]	@ (800482c <xPortStartScheduler+0x13c>)
 80047de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80047e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80047e4:	f000 f8da 	bl	800499c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80047e8:	4b11      	ldr	r3, [pc, #68]	@ (8004830 <xPortStartScheduler+0x140>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80047ee:	f000 f8f9 	bl	80049e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80047f2:	4b10      	ldr	r3, [pc, #64]	@ (8004834 <xPortStartScheduler+0x144>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a0f      	ldr	r2, [pc, #60]	@ (8004834 <xPortStartScheduler+0x144>)
 80047f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80047fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80047fe:	f7ff ff63 	bl	80046c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004802:	f7ff fd33 	bl	800426c <vTaskSwitchContext>
	prvTaskExitError();
 8004806:	f7ff ff1b 	bl	8004640 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	3718      	adds	r7, #24
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	e000ed00 	.word	0xe000ed00
 8004818:	410fc271 	.word	0x410fc271
 800481c:	410fc270 	.word	0x410fc270
 8004820:	e000e400 	.word	0xe000e400
 8004824:	200007fc 	.word	0x200007fc
 8004828:	20000800 	.word	0x20000800
 800482c:	e000ed20 	.word	0xe000ed20
 8004830:	20000014 	.word	0x20000014
 8004834:	e000ef34 	.word	0xe000ef34

08004838 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
	__asm volatile
 800483e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004842:	f383 8811 	msr	BASEPRI, r3
 8004846:	f3bf 8f6f 	isb	sy
 800484a:	f3bf 8f4f 	dsb	sy
 800484e:	607b      	str	r3, [r7, #4]
}
 8004850:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004852:	4b10      	ldr	r3, [pc, #64]	@ (8004894 <vPortEnterCritical+0x5c>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	3301      	adds	r3, #1
 8004858:	4a0e      	ldr	r2, [pc, #56]	@ (8004894 <vPortEnterCritical+0x5c>)
 800485a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800485c:	4b0d      	ldr	r3, [pc, #52]	@ (8004894 <vPortEnterCritical+0x5c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d110      	bne.n	8004886 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004864:	4b0c      	ldr	r3, [pc, #48]	@ (8004898 <vPortEnterCritical+0x60>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00b      	beq.n	8004886 <vPortEnterCritical+0x4e>
	__asm volatile
 800486e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004872:	f383 8811 	msr	BASEPRI, r3
 8004876:	f3bf 8f6f 	isb	sy
 800487a:	f3bf 8f4f 	dsb	sy
 800487e:	603b      	str	r3, [r7, #0]
}
 8004880:	bf00      	nop
 8004882:	bf00      	nop
 8004884:	e7fd      	b.n	8004882 <vPortEnterCritical+0x4a>
	}
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	20000014 	.word	0x20000014
 8004898:	e000ed04 	.word	0xe000ed04

0800489c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80048a2:	4b12      	ldr	r3, [pc, #72]	@ (80048ec <vPortExitCritical+0x50>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10b      	bne.n	80048c2 <vPortExitCritical+0x26>
	__asm volatile
 80048aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ae:	f383 8811 	msr	BASEPRI, r3
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	607b      	str	r3, [r7, #4]
}
 80048bc:	bf00      	nop
 80048be:	bf00      	nop
 80048c0:	e7fd      	b.n	80048be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80048c2:	4b0a      	ldr	r3, [pc, #40]	@ (80048ec <vPortExitCritical+0x50>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	3b01      	subs	r3, #1
 80048c8:	4a08      	ldr	r2, [pc, #32]	@ (80048ec <vPortExitCritical+0x50>)
 80048ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80048cc:	4b07      	ldr	r3, [pc, #28]	@ (80048ec <vPortExitCritical+0x50>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d105      	bne.n	80048e0 <vPortExitCritical+0x44>
 80048d4:	2300      	movs	r3, #0
 80048d6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80048de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr
 80048ec:	20000014 	.word	0x20000014

080048f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80048f0:	f3ef 8009 	mrs	r0, PSP
 80048f4:	f3bf 8f6f 	isb	sy
 80048f8:	4b15      	ldr	r3, [pc, #84]	@ (8004950 <pxCurrentTCBConst>)
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	f01e 0f10 	tst.w	lr, #16
 8004900:	bf08      	it	eq
 8004902:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004906:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800490a:	6010      	str	r0, [r2, #0]
 800490c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004910:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004914:	f380 8811 	msr	BASEPRI, r0
 8004918:	f3bf 8f4f 	dsb	sy
 800491c:	f3bf 8f6f 	isb	sy
 8004920:	f7ff fca4 	bl	800426c <vTaskSwitchContext>
 8004924:	f04f 0000 	mov.w	r0, #0
 8004928:	f380 8811 	msr	BASEPRI, r0
 800492c:	bc09      	pop	{r0, r3}
 800492e:	6819      	ldr	r1, [r3, #0]
 8004930:	6808      	ldr	r0, [r1, #0]
 8004932:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004936:	f01e 0f10 	tst.w	lr, #16
 800493a:	bf08      	it	eq
 800493c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004940:	f380 8809 	msr	PSP, r0
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	f3af 8000 	nop.w

08004950 <pxCurrentTCBConst>:
 8004950:	200006d0 	.word	0x200006d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop

08004958 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
	__asm volatile
 800495e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004962:	f383 8811 	msr	BASEPRI, r3
 8004966:	f3bf 8f6f 	isb	sy
 800496a:	f3bf 8f4f 	dsb	sy
 800496e:	607b      	str	r3, [r7, #4]
}
 8004970:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004972:	f7ff fbc1 	bl	80040f8 <xTaskIncrementTick>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d003      	beq.n	8004984 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800497c:	4b06      	ldr	r3, [pc, #24]	@ (8004998 <xPortSysTickHandler+0x40>)
 800497e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	2300      	movs	r3, #0
 8004986:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	f383 8811 	msr	BASEPRI, r3
}
 800498e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004990:	bf00      	nop
 8004992:	3708      	adds	r7, #8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	e000ed04 	.word	0xe000ed04

0800499c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80049a0:	4b0b      	ldr	r3, [pc, #44]	@ (80049d0 <vPortSetupTimerInterrupt+0x34>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80049a6:	4b0b      	ldr	r3, [pc, #44]	@ (80049d4 <vPortSetupTimerInterrupt+0x38>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80049ac:	4b0a      	ldr	r3, [pc, #40]	@ (80049d8 <vPortSetupTimerInterrupt+0x3c>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a0a      	ldr	r2, [pc, #40]	@ (80049dc <vPortSetupTimerInterrupt+0x40>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	099b      	lsrs	r3, r3, #6
 80049b8:	4a09      	ldr	r2, [pc, #36]	@ (80049e0 <vPortSetupTimerInterrupt+0x44>)
 80049ba:	3b01      	subs	r3, #1
 80049bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80049be:	4b04      	ldr	r3, [pc, #16]	@ (80049d0 <vPortSetupTimerInterrupt+0x34>)
 80049c0:	2207      	movs	r2, #7
 80049c2:	601a      	str	r2, [r3, #0]
}
 80049c4:	bf00      	nop
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	e000e010 	.word	0xe000e010
 80049d4:	e000e018 	.word	0xe000e018
 80049d8:	20000008 	.word	0x20000008
 80049dc:	10624dd3 	.word	0x10624dd3
 80049e0:	e000e014 	.word	0xe000e014

080049e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80049e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80049f4 <vPortEnableVFP+0x10>
 80049e8:	6801      	ldr	r1, [r0, #0]
 80049ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80049ee:	6001      	str	r1, [r0, #0]
 80049f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80049f2:	bf00      	nop
 80049f4:	e000ed88 	.word	0xe000ed88

080049f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08a      	sub	sp, #40	@ 0x28
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004a00:	2300      	movs	r3, #0
 8004a02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004a04:	f7ff facc 	bl	8003fa0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004a08:	4b5c      	ldr	r3, [pc, #368]	@ (8004b7c <pvPortMalloc+0x184>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004a10:	f000 f924 	bl	8004c5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004a14:	4b5a      	ldr	r3, [pc, #360]	@ (8004b80 <pvPortMalloc+0x188>)
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f040 8095 	bne.w	8004b4c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d01e      	beq.n	8004a66 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004a28:	2208      	movs	r2, #8
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f003 0307 	and.w	r3, r3, #7
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d015      	beq.n	8004a66 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f023 0307 	bic.w	r3, r3, #7
 8004a40:	3308      	adds	r3, #8
 8004a42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00b      	beq.n	8004a66 <pvPortMalloc+0x6e>
	__asm volatile
 8004a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	617b      	str	r3, [r7, #20]
}
 8004a60:	bf00      	nop
 8004a62:	bf00      	nop
 8004a64:	e7fd      	b.n	8004a62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d06f      	beq.n	8004b4c <pvPortMalloc+0x154>
 8004a6c:	4b45      	ldr	r3, [pc, #276]	@ (8004b84 <pvPortMalloc+0x18c>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d86a      	bhi.n	8004b4c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004a76:	4b44      	ldr	r3, [pc, #272]	@ (8004b88 <pvPortMalloc+0x190>)
 8004a78:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004a7a:	4b43      	ldr	r3, [pc, #268]	@ (8004b88 <pvPortMalloc+0x190>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a80:	e004      	b.n	8004a8c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a84:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d903      	bls.n	8004a9e <pvPortMalloc+0xa6>
 8004a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1f1      	bne.n	8004a82 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004a9e:	4b37      	ldr	r3, [pc, #220]	@ (8004b7c <pvPortMalloc+0x184>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d051      	beq.n	8004b4c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2208      	movs	r2, #8
 8004aae:	4413      	add	r3, r2
 8004ab0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	6a3b      	ldr	r3, [r7, #32]
 8004ab8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abc:	685a      	ldr	r2, [r3, #4]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	1ad2      	subs	r2, r2, r3
 8004ac2:	2308      	movs	r3, #8
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d920      	bls.n	8004b0c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4413      	add	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	f003 0307 	and.w	r3, r3, #7
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00b      	beq.n	8004af4 <pvPortMalloc+0xfc>
	__asm volatile
 8004adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae0:	f383 8811 	msr	BASEPRI, r3
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	613b      	str	r3, [r7, #16]
}
 8004aee:	bf00      	nop
 8004af0:	bf00      	nop
 8004af2:	e7fd      	b.n	8004af0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af6:	685a      	ldr	r2, [r3, #4]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	1ad2      	subs	r2, r2, r3
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004b06:	69b8      	ldr	r0, [r7, #24]
 8004b08:	f000 f90a 	bl	8004d20 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004b84 <pvPortMalloc+0x18c>)
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	4a1b      	ldr	r2, [pc, #108]	@ (8004b84 <pvPortMalloc+0x18c>)
 8004b18:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8004b84 <pvPortMalloc+0x18c>)
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8004b8c <pvPortMalloc+0x194>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d203      	bcs.n	8004b2e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004b26:	4b17      	ldr	r3, [pc, #92]	@ (8004b84 <pvPortMalloc+0x18c>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a18      	ldr	r2, [pc, #96]	@ (8004b8c <pvPortMalloc+0x194>)
 8004b2c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	4b13      	ldr	r3, [pc, #76]	@ (8004b80 <pvPortMalloc+0x188>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	431a      	orrs	r2, r3
 8004b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004b42:	4b13      	ldr	r3, [pc, #76]	@ (8004b90 <pvPortMalloc+0x198>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	3301      	adds	r3, #1
 8004b48:	4a11      	ldr	r2, [pc, #68]	@ (8004b90 <pvPortMalloc+0x198>)
 8004b4a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b4c:	f7ff fa36 	bl	8003fbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00b      	beq.n	8004b72 <pvPortMalloc+0x17a>
	__asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	60fb      	str	r3, [r7, #12]
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	e7fd      	b.n	8004b6e <pvPortMalloc+0x176>
	return pvReturn;
 8004b72:	69fb      	ldr	r3, [r7, #28]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3728      	adds	r7, #40	@ 0x28
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	200013c4 	.word	0x200013c4
 8004b80:	200013d8 	.word	0x200013d8
 8004b84:	200013c8 	.word	0x200013c8
 8004b88:	200013bc 	.word	0x200013bc
 8004b8c:	200013cc 	.word	0x200013cc
 8004b90:	200013d0 	.word	0x200013d0

08004b94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d04f      	beq.n	8004c46 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004ba6:	2308      	movs	r3, #8
 8004ba8:	425b      	negs	r3, r3
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	4413      	add	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	4b25      	ldr	r3, [pc, #148]	@ (8004c50 <vPortFree+0xbc>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10b      	bne.n	8004bda <vPortFree+0x46>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	60fb      	str	r3, [r7, #12]
}
 8004bd4:	bf00      	nop
 8004bd6:	bf00      	nop
 8004bd8:	e7fd      	b.n	8004bd6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00b      	beq.n	8004bfa <vPortFree+0x66>
	__asm volatile
 8004be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be6:	f383 8811 	msr	BASEPRI, r3
 8004bea:	f3bf 8f6f 	isb	sy
 8004bee:	f3bf 8f4f 	dsb	sy
 8004bf2:	60bb      	str	r3, [r7, #8]
}
 8004bf4:	bf00      	nop
 8004bf6:	bf00      	nop
 8004bf8:	e7fd      	b.n	8004bf6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	4b14      	ldr	r3, [pc, #80]	@ (8004c50 <vPortFree+0xbc>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4013      	ands	r3, r2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d01e      	beq.n	8004c46 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d11a      	bne.n	8004c46 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	4b0e      	ldr	r3, [pc, #56]	@ (8004c50 <vPortFree+0xbc>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	43db      	mvns	r3, r3
 8004c1a:	401a      	ands	r2, r3
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004c20:	f7ff f9be 	bl	8003fa0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	4b0a      	ldr	r3, [pc, #40]	@ (8004c54 <vPortFree+0xc0>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	4a09      	ldr	r2, [pc, #36]	@ (8004c54 <vPortFree+0xc0>)
 8004c30:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c32:	6938      	ldr	r0, [r7, #16]
 8004c34:	f000 f874 	bl	8004d20 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004c38:	4b07      	ldr	r3, [pc, #28]	@ (8004c58 <vPortFree+0xc4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	4a06      	ldr	r2, [pc, #24]	@ (8004c58 <vPortFree+0xc4>)
 8004c40:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004c42:	f7ff f9bb 	bl	8003fbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004c46:	bf00      	nop
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	200013d8 	.word	0x200013d8
 8004c54:	200013c8 	.word	0x200013c8
 8004c58:	200013d4 	.word	0x200013d4

08004c5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004c62:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8004c66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004c68:	4b27      	ldr	r3, [pc, #156]	@ (8004d08 <prvHeapInit+0xac>)
 8004c6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f003 0307 	and.w	r3, r3, #7
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00c      	beq.n	8004c90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	3307      	adds	r3, #7
 8004c7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 0307 	bic.w	r3, r3, #7
 8004c82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8004d08 <prvHeapInit+0xac>)
 8004c8c:	4413      	add	r3, r2
 8004c8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004c94:	4a1d      	ldr	r2, [pc, #116]	@ (8004d0c <prvHeapInit+0xb0>)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8004d0c <prvHeapInit+0xb0>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	4413      	add	r3, r2
 8004ca6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004ca8:	2208      	movs	r2, #8
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	1a9b      	subs	r3, r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f023 0307 	bic.w	r3, r3, #7
 8004cb6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	4a15      	ldr	r2, [pc, #84]	@ (8004d10 <prvHeapInit+0xb4>)
 8004cbc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004cbe:	4b14      	ldr	r3, [pc, #80]	@ (8004d10 <prvHeapInit+0xb4>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004cc6:	4b12      	ldr	r3, [pc, #72]	@ (8004d10 <prvHeapInit+0xb4>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	1ad2      	subs	r2, r2, r3
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8004d10 <prvHeapInit+0xb4>)
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8004d14 <prvHeapInit+0xb8>)
 8004cea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	4a09      	ldr	r2, [pc, #36]	@ (8004d18 <prvHeapInit+0xbc>)
 8004cf2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004cf4:	4b09      	ldr	r3, [pc, #36]	@ (8004d1c <prvHeapInit+0xc0>)
 8004cf6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004cfa:	601a      	str	r2, [r3, #0]
}
 8004cfc:	bf00      	nop
 8004cfe:	3714      	adds	r7, #20
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	20000804 	.word	0x20000804
 8004d0c:	200013bc 	.word	0x200013bc
 8004d10:	200013c4 	.word	0x200013c4
 8004d14:	200013cc 	.word	0x200013cc
 8004d18:	200013c8 	.word	0x200013c8
 8004d1c:	200013d8 	.word	0x200013d8

08004d20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004d28:	4b28      	ldr	r3, [pc, #160]	@ (8004dcc <prvInsertBlockIntoFreeList+0xac>)
 8004d2a:	60fb      	str	r3, [r7, #12]
 8004d2c:	e002      	b.n	8004d34 <prvInsertBlockIntoFreeList+0x14>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	60fb      	str	r3, [r7, #12]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d8f7      	bhi.n	8004d2e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	68ba      	ldr	r2, [r7, #8]
 8004d48:	4413      	add	r3, r2
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d108      	bne.n	8004d62 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	441a      	add	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	441a      	add	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d118      	bne.n	8004da8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	4b15      	ldr	r3, [pc, #84]	@ (8004dd0 <prvInsertBlockIntoFreeList+0xb0>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d00d      	beq.n	8004d9e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	441a      	add	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	e008      	b.n	8004db0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd0 <prvInsertBlockIntoFreeList+0xb0>)
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	601a      	str	r2, [r3, #0]
 8004da6:	e003      	b.n	8004db0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d002      	beq.n	8004dbe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004dbe:	bf00      	nop
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	200013bc 	.word	0x200013bc
 8004dd0:	200013c4 	.word	0x200013c4

08004dd4 <std>:
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	b510      	push	{r4, lr}
 8004dd8:	4604      	mov	r4, r0
 8004dda:	e9c0 3300 	strd	r3, r3, [r0]
 8004dde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004de2:	6083      	str	r3, [r0, #8]
 8004de4:	8181      	strh	r1, [r0, #12]
 8004de6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004de8:	81c2      	strh	r2, [r0, #14]
 8004dea:	6183      	str	r3, [r0, #24]
 8004dec:	4619      	mov	r1, r3
 8004dee:	2208      	movs	r2, #8
 8004df0:	305c      	adds	r0, #92	@ 0x5c
 8004df2:	f000 fa1d 	bl	8005230 <memset>
 8004df6:	4b0d      	ldr	r3, [pc, #52]	@ (8004e2c <std+0x58>)
 8004df8:	6263      	str	r3, [r4, #36]	@ 0x24
 8004dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004e30 <std+0x5c>)
 8004dfc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8004e34 <std+0x60>)
 8004e00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e02:	4b0d      	ldr	r3, [pc, #52]	@ (8004e38 <std+0x64>)
 8004e04:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e06:	4b0d      	ldr	r3, [pc, #52]	@ (8004e3c <std+0x68>)
 8004e08:	6224      	str	r4, [r4, #32]
 8004e0a:	429c      	cmp	r4, r3
 8004e0c:	d006      	beq.n	8004e1c <std+0x48>
 8004e0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e12:	4294      	cmp	r4, r2
 8004e14:	d002      	beq.n	8004e1c <std+0x48>
 8004e16:	33d0      	adds	r3, #208	@ 0xd0
 8004e18:	429c      	cmp	r4, r3
 8004e1a:	d105      	bne.n	8004e28 <std+0x54>
 8004e1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e24:	f000 ba7c 	b.w	8005320 <__retarget_lock_init_recursive>
 8004e28:	bd10      	pop	{r4, pc}
 8004e2a:	bf00      	nop
 8004e2c:	08005081 	.word	0x08005081
 8004e30:	080050a3 	.word	0x080050a3
 8004e34:	080050db 	.word	0x080050db
 8004e38:	080050ff 	.word	0x080050ff
 8004e3c:	200013dc 	.word	0x200013dc

08004e40 <stdio_exit_handler>:
 8004e40:	4a02      	ldr	r2, [pc, #8]	@ (8004e4c <stdio_exit_handler+0xc>)
 8004e42:	4903      	ldr	r1, [pc, #12]	@ (8004e50 <stdio_exit_handler+0x10>)
 8004e44:	4803      	ldr	r0, [pc, #12]	@ (8004e54 <stdio_exit_handler+0x14>)
 8004e46:	f000 b869 	b.w	8004f1c <_fwalk_sglue>
 8004e4a:	bf00      	nop
 8004e4c:	20000018 	.word	0x20000018
 8004e50:	08005c05 	.word	0x08005c05
 8004e54:	20000028 	.word	0x20000028

08004e58 <cleanup_stdio>:
 8004e58:	6841      	ldr	r1, [r0, #4]
 8004e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004e8c <cleanup_stdio+0x34>)
 8004e5c:	4299      	cmp	r1, r3
 8004e5e:	b510      	push	{r4, lr}
 8004e60:	4604      	mov	r4, r0
 8004e62:	d001      	beq.n	8004e68 <cleanup_stdio+0x10>
 8004e64:	f000 fece 	bl	8005c04 <_fflush_r>
 8004e68:	68a1      	ldr	r1, [r4, #8]
 8004e6a:	4b09      	ldr	r3, [pc, #36]	@ (8004e90 <cleanup_stdio+0x38>)
 8004e6c:	4299      	cmp	r1, r3
 8004e6e:	d002      	beq.n	8004e76 <cleanup_stdio+0x1e>
 8004e70:	4620      	mov	r0, r4
 8004e72:	f000 fec7 	bl	8005c04 <_fflush_r>
 8004e76:	68e1      	ldr	r1, [r4, #12]
 8004e78:	4b06      	ldr	r3, [pc, #24]	@ (8004e94 <cleanup_stdio+0x3c>)
 8004e7a:	4299      	cmp	r1, r3
 8004e7c:	d004      	beq.n	8004e88 <cleanup_stdio+0x30>
 8004e7e:	4620      	mov	r0, r4
 8004e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e84:	f000 bebe 	b.w	8005c04 <_fflush_r>
 8004e88:	bd10      	pop	{r4, pc}
 8004e8a:	bf00      	nop
 8004e8c:	200013dc 	.word	0x200013dc
 8004e90:	20001444 	.word	0x20001444
 8004e94:	200014ac 	.word	0x200014ac

08004e98 <global_stdio_init.part.0>:
 8004e98:	b510      	push	{r4, lr}
 8004e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec8 <global_stdio_init.part.0+0x30>)
 8004e9c:	4c0b      	ldr	r4, [pc, #44]	@ (8004ecc <global_stdio_init.part.0+0x34>)
 8004e9e:	4a0c      	ldr	r2, [pc, #48]	@ (8004ed0 <global_stdio_init.part.0+0x38>)
 8004ea0:	601a      	str	r2, [r3, #0]
 8004ea2:	4620      	mov	r0, r4
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	2104      	movs	r1, #4
 8004ea8:	f7ff ff94 	bl	8004dd4 <std>
 8004eac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	2109      	movs	r1, #9
 8004eb4:	f7ff ff8e 	bl	8004dd4 <std>
 8004eb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ebc:	2202      	movs	r2, #2
 8004ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ec2:	2112      	movs	r1, #18
 8004ec4:	f7ff bf86 	b.w	8004dd4 <std>
 8004ec8:	20001514 	.word	0x20001514
 8004ecc:	200013dc 	.word	0x200013dc
 8004ed0:	08004e41 	.word	0x08004e41

08004ed4 <__sfp_lock_acquire>:
 8004ed4:	4801      	ldr	r0, [pc, #4]	@ (8004edc <__sfp_lock_acquire+0x8>)
 8004ed6:	f000 ba24 	b.w	8005322 <__retarget_lock_acquire_recursive>
 8004eda:	bf00      	nop
 8004edc:	2000151d 	.word	0x2000151d

08004ee0 <__sfp_lock_release>:
 8004ee0:	4801      	ldr	r0, [pc, #4]	@ (8004ee8 <__sfp_lock_release+0x8>)
 8004ee2:	f000 ba1f 	b.w	8005324 <__retarget_lock_release_recursive>
 8004ee6:	bf00      	nop
 8004ee8:	2000151d 	.word	0x2000151d

08004eec <__sinit>:
 8004eec:	b510      	push	{r4, lr}
 8004eee:	4604      	mov	r4, r0
 8004ef0:	f7ff fff0 	bl	8004ed4 <__sfp_lock_acquire>
 8004ef4:	6a23      	ldr	r3, [r4, #32]
 8004ef6:	b11b      	cbz	r3, 8004f00 <__sinit+0x14>
 8004ef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004efc:	f7ff bff0 	b.w	8004ee0 <__sfp_lock_release>
 8004f00:	4b04      	ldr	r3, [pc, #16]	@ (8004f14 <__sinit+0x28>)
 8004f02:	6223      	str	r3, [r4, #32]
 8004f04:	4b04      	ldr	r3, [pc, #16]	@ (8004f18 <__sinit+0x2c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d1f5      	bne.n	8004ef8 <__sinit+0xc>
 8004f0c:	f7ff ffc4 	bl	8004e98 <global_stdio_init.part.0>
 8004f10:	e7f2      	b.n	8004ef8 <__sinit+0xc>
 8004f12:	bf00      	nop
 8004f14:	08004e59 	.word	0x08004e59
 8004f18:	20001514 	.word	0x20001514

08004f1c <_fwalk_sglue>:
 8004f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f20:	4607      	mov	r7, r0
 8004f22:	4688      	mov	r8, r1
 8004f24:	4614      	mov	r4, r2
 8004f26:	2600      	movs	r6, #0
 8004f28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f2c:	f1b9 0901 	subs.w	r9, r9, #1
 8004f30:	d505      	bpl.n	8004f3e <_fwalk_sglue+0x22>
 8004f32:	6824      	ldr	r4, [r4, #0]
 8004f34:	2c00      	cmp	r4, #0
 8004f36:	d1f7      	bne.n	8004f28 <_fwalk_sglue+0xc>
 8004f38:	4630      	mov	r0, r6
 8004f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f3e:	89ab      	ldrh	r3, [r5, #12]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d907      	bls.n	8004f54 <_fwalk_sglue+0x38>
 8004f44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	d003      	beq.n	8004f54 <_fwalk_sglue+0x38>
 8004f4c:	4629      	mov	r1, r5
 8004f4e:	4638      	mov	r0, r7
 8004f50:	47c0      	blx	r8
 8004f52:	4306      	orrs	r6, r0
 8004f54:	3568      	adds	r5, #104	@ 0x68
 8004f56:	e7e9      	b.n	8004f2c <_fwalk_sglue+0x10>

08004f58 <_puts_r>:
 8004f58:	6a03      	ldr	r3, [r0, #32]
 8004f5a:	b570      	push	{r4, r5, r6, lr}
 8004f5c:	6884      	ldr	r4, [r0, #8]
 8004f5e:	4605      	mov	r5, r0
 8004f60:	460e      	mov	r6, r1
 8004f62:	b90b      	cbnz	r3, 8004f68 <_puts_r+0x10>
 8004f64:	f7ff ffc2 	bl	8004eec <__sinit>
 8004f68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f6a:	07db      	lsls	r3, r3, #31
 8004f6c:	d405      	bmi.n	8004f7a <_puts_r+0x22>
 8004f6e:	89a3      	ldrh	r3, [r4, #12]
 8004f70:	0598      	lsls	r0, r3, #22
 8004f72:	d402      	bmi.n	8004f7a <_puts_r+0x22>
 8004f74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f76:	f000 f9d4 	bl	8005322 <__retarget_lock_acquire_recursive>
 8004f7a:	89a3      	ldrh	r3, [r4, #12]
 8004f7c:	0719      	lsls	r1, r3, #28
 8004f7e:	d502      	bpl.n	8004f86 <_puts_r+0x2e>
 8004f80:	6923      	ldr	r3, [r4, #16]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d135      	bne.n	8004ff2 <_puts_r+0x9a>
 8004f86:	4621      	mov	r1, r4
 8004f88:	4628      	mov	r0, r5
 8004f8a:	f000 f8fb 	bl	8005184 <__swsetup_r>
 8004f8e:	b380      	cbz	r0, 8004ff2 <_puts_r+0x9a>
 8004f90:	f04f 35ff 	mov.w	r5, #4294967295
 8004f94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f96:	07da      	lsls	r2, r3, #31
 8004f98:	d405      	bmi.n	8004fa6 <_puts_r+0x4e>
 8004f9a:	89a3      	ldrh	r3, [r4, #12]
 8004f9c:	059b      	lsls	r3, r3, #22
 8004f9e:	d402      	bmi.n	8004fa6 <_puts_r+0x4e>
 8004fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fa2:	f000 f9bf 	bl	8005324 <__retarget_lock_release_recursive>
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	bd70      	pop	{r4, r5, r6, pc}
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	da04      	bge.n	8004fb8 <_puts_r+0x60>
 8004fae:	69a2      	ldr	r2, [r4, #24]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	dc17      	bgt.n	8004fe4 <_puts_r+0x8c>
 8004fb4:	290a      	cmp	r1, #10
 8004fb6:	d015      	beq.n	8004fe4 <_puts_r+0x8c>
 8004fb8:	6823      	ldr	r3, [r4, #0]
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	6022      	str	r2, [r4, #0]
 8004fbe:	7019      	strb	r1, [r3, #0]
 8004fc0:	68a3      	ldr	r3, [r4, #8]
 8004fc2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	60a3      	str	r3, [r4, #8]
 8004fca:	2900      	cmp	r1, #0
 8004fcc:	d1ed      	bne.n	8004faa <_puts_r+0x52>
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	da11      	bge.n	8004ff6 <_puts_r+0x9e>
 8004fd2:	4622      	mov	r2, r4
 8004fd4:	210a      	movs	r1, #10
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	f000 f895 	bl	8005106 <__swbuf_r>
 8004fdc:	3001      	adds	r0, #1
 8004fde:	d0d7      	beq.n	8004f90 <_puts_r+0x38>
 8004fe0:	250a      	movs	r5, #10
 8004fe2:	e7d7      	b.n	8004f94 <_puts_r+0x3c>
 8004fe4:	4622      	mov	r2, r4
 8004fe6:	4628      	mov	r0, r5
 8004fe8:	f000 f88d 	bl	8005106 <__swbuf_r>
 8004fec:	3001      	adds	r0, #1
 8004fee:	d1e7      	bne.n	8004fc0 <_puts_r+0x68>
 8004ff0:	e7ce      	b.n	8004f90 <_puts_r+0x38>
 8004ff2:	3e01      	subs	r6, #1
 8004ff4:	e7e4      	b.n	8004fc0 <_puts_r+0x68>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	1c5a      	adds	r2, r3, #1
 8004ffa:	6022      	str	r2, [r4, #0]
 8004ffc:	220a      	movs	r2, #10
 8004ffe:	701a      	strb	r2, [r3, #0]
 8005000:	e7ee      	b.n	8004fe0 <_puts_r+0x88>
	...

08005004 <puts>:
 8005004:	4b02      	ldr	r3, [pc, #8]	@ (8005010 <puts+0xc>)
 8005006:	4601      	mov	r1, r0
 8005008:	6818      	ldr	r0, [r3, #0]
 800500a:	f7ff bfa5 	b.w	8004f58 <_puts_r>
 800500e:	bf00      	nop
 8005010:	20000024 	.word	0x20000024

08005014 <sniprintf>:
 8005014:	b40c      	push	{r2, r3}
 8005016:	b530      	push	{r4, r5, lr}
 8005018:	4b18      	ldr	r3, [pc, #96]	@ (800507c <sniprintf+0x68>)
 800501a:	1e0c      	subs	r4, r1, #0
 800501c:	681d      	ldr	r5, [r3, #0]
 800501e:	b09d      	sub	sp, #116	@ 0x74
 8005020:	da08      	bge.n	8005034 <sniprintf+0x20>
 8005022:	238b      	movs	r3, #139	@ 0x8b
 8005024:	602b      	str	r3, [r5, #0]
 8005026:	f04f 30ff 	mov.w	r0, #4294967295
 800502a:	b01d      	add	sp, #116	@ 0x74
 800502c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005030:	b002      	add	sp, #8
 8005032:	4770      	bx	lr
 8005034:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005038:	f8ad 3014 	strh.w	r3, [sp, #20]
 800503c:	f04f 0300 	mov.w	r3, #0
 8005040:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005042:	bf14      	ite	ne
 8005044:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005048:	4623      	moveq	r3, r4
 800504a:	9304      	str	r3, [sp, #16]
 800504c:	9307      	str	r3, [sp, #28]
 800504e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005052:	9002      	str	r0, [sp, #8]
 8005054:	9006      	str	r0, [sp, #24]
 8005056:	f8ad 3016 	strh.w	r3, [sp, #22]
 800505a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800505c:	ab21      	add	r3, sp, #132	@ 0x84
 800505e:	a902      	add	r1, sp, #8
 8005060:	4628      	mov	r0, r5
 8005062:	9301      	str	r3, [sp, #4]
 8005064:	f000 fac2 	bl	80055ec <_svfiprintf_r>
 8005068:	1c43      	adds	r3, r0, #1
 800506a:	bfbc      	itt	lt
 800506c:	238b      	movlt	r3, #139	@ 0x8b
 800506e:	602b      	strlt	r3, [r5, #0]
 8005070:	2c00      	cmp	r4, #0
 8005072:	d0da      	beq.n	800502a <sniprintf+0x16>
 8005074:	9b02      	ldr	r3, [sp, #8]
 8005076:	2200      	movs	r2, #0
 8005078:	701a      	strb	r2, [r3, #0]
 800507a:	e7d6      	b.n	800502a <sniprintf+0x16>
 800507c:	20000024 	.word	0x20000024

08005080 <__sread>:
 8005080:	b510      	push	{r4, lr}
 8005082:	460c      	mov	r4, r1
 8005084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005088:	f000 f8fc 	bl	8005284 <_read_r>
 800508c:	2800      	cmp	r0, #0
 800508e:	bfab      	itete	ge
 8005090:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005092:	89a3      	ldrhlt	r3, [r4, #12]
 8005094:	181b      	addge	r3, r3, r0
 8005096:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800509a:	bfac      	ite	ge
 800509c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800509e:	81a3      	strhlt	r3, [r4, #12]
 80050a0:	bd10      	pop	{r4, pc}

080050a2 <__swrite>:
 80050a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050a6:	461f      	mov	r7, r3
 80050a8:	898b      	ldrh	r3, [r1, #12]
 80050aa:	05db      	lsls	r3, r3, #23
 80050ac:	4605      	mov	r5, r0
 80050ae:	460c      	mov	r4, r1
 80050b0:	4616      	mov	r6, r2
 80050b2:	d505      	bpl.n	80050c0 <__swrite+0x1e>
 80050b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050b8:	2302      	movs	r3, #2
 80050ba:	2200      	movs	r2, #0
 80050bc:	f000 f8d0 	bl	8005260 <_lseek_r>
 80050c0:	89a3      	ldrh	r3, [r4, #12]
 80050c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050ca:	81a3      	strh	r3, [r4, #12]
 80050cc:	4632      	mov	r2, r6
 80050ce:	463b      	mov	r3, r7
 80050d0:	4628      	mov	r0, r5
 80050d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050d6:	f000 b8e7 	b.w	80052a8 <_write_r>

080050da <__sseek>:
 80050da:	b510      	push	{r4, lr}
 80050dc:	460c      	mov	r4, r1
 80050de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050e2:	f000 f8bd 	bl	8005260 <_lseek_r>
 80050e6:	1c43      	adds	r3, r0, #1
 80050e8:	89a3      	ldrh	r3, [r4, #12]
 80050ea:	bf15      	itete	ne
 80050ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80050ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80050f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80050f6:	81a3      	strheq	r3, [r4, #12]
 80050f8:	bf18      	it	ne
 80050fa:	81a3      	strhne	r3, [r4, #12]
 80050fc:	bd10      	pop	{r4, pc}

080050fe <__sclose>:
 80050fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005102:	f000 b89d 	b.w	8005240 <_close_r>

08005106 <__swbuf_r>:
 8005106:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005108:	460e      	mov	r6, r1
 800510a:	4614      	mov	r4, r2
 800510c:	4605      	mov	r5, r0
 800510e:	b118      	cbz	r0, 8005118 <__swbuf_r+0x12>
 8005110:	6a03      	ldr	r3, [r0, #32]
 8005112:	b90b      	cbnz	r3, 8005118 <__swbuf_r+0x12>
 8005114:	f7ff feea 	bl	8004eec <__sinit>
 8005118:	69a3      	ldr	r3, [r4, #24]
 800511a:	60a3      	str	r3, [r4, #8]
 800511c:	89a3      	ldrh	r3, [r4, #12]
 800511e:	071a      	lsls	r2, r3, #28
 8005120:	d501      	bpl.n	8005126 <__swbuf_r+0x20>
 8005122:	6923      	ldr	r3, [r4, #16]
 8005124:	b943      	cbnz	r3, 8005138 <__swbuf_r+0x32>
 8005126:	4621      	mov	r1, r4
 8005128:	4628      	mov	r0, r5
 800512a:	f000 f82b 	bl	8005184 <__swsetup_r>
 800512e:	b118      	cbz	r0, 8005138 <__swbuf_r+0x32>
 8005130:	f04f 37ff 	mov.w	r7, #4294967295
 8005134:	4638      	mov	r0, r7
 8005136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	6922      	ldr	r2, [r4, #16]
 800513c:	1a98      	subs	r0, r3, r2
 800513e:	6963      	ldr	r3, [r4, #20]
 8005140:	b2f6      	uxtb	r6, r6
 8005142:	4283      	cmp	r3, r0
 8005144:	4637      	mov	r7, r6
 8005146:	dc05      	bgt.n	8005154 <__swbuf_r+0x4e>
 8005148:	4621      	mov	r1, r4
 800514a:	4628      	mov	r0, r5
 800514c:	f000 fd5a 	bl	8005c04 <_fflush_r>
 8005150:	2800      	cmp	r0, #0
 8005152:	d1ed      	bne.n	8005130 <__swbuf_r+0x2a>
 8005154:	68a3      	ldr	r3, [r4, #8]
 8005156:	3b01      	subs	r3, #1
 8005158:	60a3      	str	r3, [r4, #8]
 800515a:	6823      	ldr	r3, [r4, #0]
 800515c:	1c5a      	adds	r2, r3, #1
 800515e:	6022      	str	r2, [r4, #0]
 8005160:	701e      	strb	r6, [r3, #0]
 8005162:	6962      	ldr	r2, [r4, #20]
 8005164:	1c43      	adds	r3, r0, #1
 8005166:	429a      	cmp	r2, r3
 8005168:	d004      	beq.n	8005174 <__swbuf_r+0x6e>
 800516a:	89a3      	ldrh	r3, [r4, #12]
 800516c:	07db      	lsls	r3, r3, #31
 800516e:	d5e1      	bpl.n	8005134 <__swbuf_r+0x2e>
 8005170:	2e0a      	cmp	r6, #10
 8005172:	d1df      	bne.n	8005134 <__swbuf_r+0x2e>
 8005174:	4621      	mov	r1, r4
 8005176:	4628      	mov	r0, r5
 8005178:	f000 fd44 	bl	8005c04 <_fflush_r>
 800517c:	2800      	cmp	r0, #0
 800517e:	d0d9      	beq.n	8005134 <__swbuf_r+0x2e>
 8005180:	e7d6      	b.n	8005130 <__swbuf_r+0x2a>
	...

08005184 <__swsetup_r>:
 8005184:	b538      	push	{r3, r4, r5, lr}
 8005186:	4b29      	ldr	r3, [pc, #164]	@ (800522c <__swsetup_r+0xa8>)
 8005188:	4605      	mov	r5, r0
 800518a:	6818      	ldr	r0, [r3, #0]
 800518c:	460c      	mov	r4, r1
 800518e:	b118      	cbz	r0, 8005198 <__swsetup_r+0x14>
 8005190:	6a03      	ldr	r3, [r0, #32]
 8005192:	b90b      	cbnz	r3, 8005198 <__swsetup_r+0x14>
 8005194:	f7ff feaa 	bl	8004eec <__sinit>
 8005198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800519c:	0719      	lsls	r1, r3, #28
 800519e:	d422      	bmi.n	80051e6 <__swsetup_r+0x62>
 80051a0:	06da      	lsls	r2, r3, #27
 80051a2:	d407      	bmi.n	80051b4 <__swsetup_r+0x30>
 80051a4:	2209      	movs	r2, #9
 80051a6:	602a      	str	r2, [r5, #0]
 80051a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051ac:	81a3      	strh	r3, [r4, #12]
 80051ae:	f04f 30ff 	mov.w	r0, #4294967295
 80051b2:	e033      	b.n	800521c <__swsetup_r+0x98>
 80051b4:	0758      	lsls	r0, r3, #29
 80051b6:	d512      	bpl.n	80051de <__swsetup_r+0x5a>
 80051b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80051ba:	b141      	cbz	r1, 80051ce <__swsetup_r+0x4a>
 80051bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80051c0:	4299      	cmp	r1, r3
 80051c2:	d002      	beq.n	80051ca <__swsetup_r+0x46>
 80051c4:	4628      	mov	r0, r5
 80051c6:	f000 f8bd 	bl	8005344 <_free_r>
 80051ca:	2300      	movs	r3, #0
 80051cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80051ce:	89a3      	ldrh	r3, [r4, #12]
 80051d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80051d4:	81a3      	strh	r3, [r4, #12]
 80051d6:	2300      	movs	r3, #0
 80051d8:	6063      	str	r3, [r4, #4]
 80051da:	6923      	ldr	r3, [r4, #16]
 80051dc:	6023      	str	r3, [r4, #0]
 80051de:	89a3      	ldrh	r3, [r4, #12]
 80051e0:	f043 0308 	orr.w	r3, r3, #8
 80051e4:	81a3      	strh	r3, [r4, #12]
 80051e6:	6923      	ldr	r3, [r4, #16]
 80051e8:	b94b      	cbnz	r3, 80051fe <__swsetup_r+0x7a>
 80051ea:	89a3      	ldrh	r3, [r4, #12]
 80051ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80051f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051f4:	d003      	beq.n	80051fe <__swsetup_r+0x7a>
 80051f6:	4621      	mov	r1, r4
 80051f8:	4628      	mov	r0, r5
 80051fa:	f000 fd51 	bl	8005ca0 <__smakebuf_r>
 80051fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005202:	f013 0201 	ands.w	r2, r3, #1
 8005206:	d00a      	beq.n	800521e <__swsetup_r+0x9a>
 8005208:	2200      	movs	r2, #0
 800520a:	60a2      	str	r2, [r4, #8]
 800520c:	6962      	ldr	r2, [r4, #20]
 800520e:	4252      	negs	r2, r2
 8005210:	61a2      	str	r2, [r4, #24]
 8005212:	6922      	ldr	r2, [r4, #16]
 8005214:	b942      	cbnz	r2, 8005228 <__swsetup_r+0xa4>
 8005216:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800521a:	d1c5      	bne.n	80051a8 <__swsetup_r+0x24>
 800521c:	bd38      	pop	{r3, r4, r5, pc}
 800521e:	0799      	lsls	r1, r3, #30
 8005220:	bf58      	it	pl
 8005222:	6962      	ldrpl	r2, [r4, #20]
 8005224:	60a2      	str	r2, [r4, #8]
 8005226:	e7f4      	b.n	8005212 <__swsetup_r+0x8e>
 8005228:	2000      	movs	r0, #0
 800522a:	e7f7      	b.n	800521c <__swsetup_r+0x98>
 800522c:	20000024 	.word	0x20000024

08005230 <memset>:
 8005230:	4402      	add	r2, r0
 8005232:	4603      	mov	r3, r0
 8005234:	4293      	cmp	r3, r2
 8005236:	d100      	bne.n	800523a <memset+0xa>
 8005238:	4770      	bx	lr
 800523a:	f803 1b01 	strb.w	r1, [r3], #1
 800523e:	e7f9      	b.n	8005234 <memset+0x4>

08005240 <_close_r>:
 8005240:	b538      	push	{r3, r4, r5, lr}
 8005242:	4d06      	ldr	r5, [pc, #24]	@ (800525c <_close_r+0x1c>)
 8005244:	2300      	movs	r3, #0
 8005246:	4604      	mov	r4, r0
 8005248:	4608      	mov	r0, r1
 800524a:	602b      	str	r3, [r5, #0]
 800524c:	f7fb fd37 	bl	8000cbe <_close>
 8005250:	1c43      	adds	r3, r0, #1
 8005252:	d102      	bne.n	800525a <_close_r+0x1a>
 8005254:	682b      	ldr	r3, [r5, #0]
 8005256:	b103      	cbz	r3, 800525a <_close_r+0x1a>
 8005258:	6023      	str	r3, [r4, #0]
 800525a:	bd38      	pop	{r3, r4, r5, pc}
 800525c:	20001518 	.word	0x20001518

08005260 <_lseek_r>:
 8005260:	b538      	push	{r3, r4, r5, lr}
 8005262:	4d07      	ldr	r5, [pc, #28]	@ (8005280 <_lseek_r+0x20>)
 8005264:	4604      	mov	r4, r0
 8005266:	4608      	mov	r0, r1
 8005268:	4611      	mov	r1, r2
 800526a:	2200      	movs	r2, #0
 800526c:	602a      	str	r2, [r5, #0]
 800526e:	461a      	mov	r2, r3
 8005270:	f7fb fd4c 	bl	8000d0c <_lseek>
 8005274:	1c43      	adds	r3, r0, #1
 8005276:	d102      	bne.n	800527e <_lseek_r+0x1e>
 8005278:	682b      	ldr	r3, [r5, #0]
 800527a:	b103      	cbz	r3, 800527e <_lseek_r+0x1e>
 800527c:	6023      	str	r3, [r4, #0]
 800527e:	bd38      	pop	{r3, r4, r5, pc}
 8005280:	20001518 	.word	0x20001518

08005284 <_read_r>:
 8005284:	b538      	push	{r3, r4, r5, lr}
 8005286:	4d07      	ldr	r5, [pc, #28]	@ (80052a4 <_read_r+0x20>)
 8005288:	4604      	mov	r4, r0
 800528a:	4608      	mov	r0, r1
 800528c:	4611      	mov	r1, r2
 800528e:	2200      	movs	r2, #0
 8005290:	602a      	str	r2, [r5, #0]
 8005292:	461a      	mov	r2, r3
 8005294:	f7fb fcda 	bl	8000c4c <_read>
 8005298:	1c43      	adds	r3, r0, #1
 800529a:	d102      	bne.n	80052a2 <_read_r+0x1e>
 800529c:	682b      	ldr	r3, [r5, #0]
 800529e:	b103      	cbz	r3, 80052a2 <_read_r+0x1e>
 80052a0:	6023      	str	r3, [r4, #0]
 80052a2:	bd38      	pop	{r3, r4, r5, pc}
 80052a4:	20001518 	.word	0x20001518

080052a8 <_write_r>:
 80052a8:	b538      	push	{r3, r4, r5, lr}
 80052aa:	4d07      	ldr	r5, [pc, #28]	@ (80052c8 <_write_r+0x20>)
 80052ac:	4604      	mov	r4, r0
 80052ae:	4608      	mov	r0, r1
 80052b0:	4611      	mov	r1, r2
 80052b2:	2200      	movs	r2, #0
 80052b4:	602a      	str	r2, [r5, #0]
 80052b6:	461a      	mov	r2, r3
 80052b8:	f7fb fce5 	bl	8000c86 <_write>
 80052bc:	1c43      	adds	r3, r0, #1
 80052be:	d102      	bne.n	80052c6 <_write_r+0x1e>
 80052c0:	682b      	ldr	r3, [r5, #0]
 80052c2:	b103      	cbz	r3, 80052c6 <_write_r+0x1e>
 80052c4:	6023      	str	r3, [r4, #0]
 80052c6:	bd38      	pop	{r3, r4, r5, pc}
 80052c8:	20001518 	.word	0x20001518

080052cc <__errno>:
 80052cc:	4b01      	ldr	r3, [pc, #4]	@ (80052d4 <__errno+0x8>)
 80052ce:	6818      	ldr	r0, [r3, #0]
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	20000024 	.word	0x20000024

080052d8 <__libc_init_array>:
 80052d8:	b570      	push	{r4, r5, r6, lr}
 80052da:	4d0d      	ldr	r5, [pc, #52]	@ (8005310 <__libc_init_array+0x38>)
 80052dc:	4c0d      	ldr	r4, [pc, #52]	@ (8005314 <__libc_init_array+0x3c>)
 80052de:	1b64      	subs	r4, r4, r5
 80052e0:	10a4      	asrs	r4, r4, #2
 80052e2:	2600      	movs	r6, #0
 80052e4:	42a6      	cmp	r6, r4
 80052e6:	d109      	bne.n	80052fc <__libc_init_array+0x24>
 80052e8:	4d0b      	ldr	r5, [pc, #44]	@ (8005318 <__libc_init_array+0x40>)
 80052ea:	4c0c      	ldr	r4, [pc, #48]	@ (800531c <__libc_init_array+0x44>)
 80052ec:	f000 fd96 	bl	8005e1c <_init>
 80052f0:	1b64      	subs	r4, r4, r5
 80052f2:	10a4      	asrs	r4, r4, #2
 80052f4:	2600      	movs	r6, #0
 80052f6:	42a6      	cmp	r6, r4
 80052f8:	d105      	bne.n	8005306 <__libc_init_array+0x2e>
 80052fa:	bd70      	pop	{r4, r5, r6, pc}
 80052fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005300:	4798      	blx	r3
 8005302:	3601      	adds	r6, #1
 8005304:	e7ee      	b.n	80052e4 <__libc_init_array+0xc>
 8005306:	f855 3b04 	ldr.w	r3, [r5], #4
 800530a:	4798      	blx	r3
 800530c:	3601      	adds	r6, #1
 800530e:	e7f2      	b.n	80052f6 <__libc_init_array+0x1e>
 8005310:	08005f90 	.word	0x08005f90
 8005314:	08005f90 	.word	0x08005f90
 8005318:	08005f90 	.word	0x08005f90
 800531c:	08005f94 	.word	0x08005f94

08005320 <__retarget_lock_init_recursive>:
 8005320:	4770      	bx	lr

08005322 <__retarget_lock_acquire_recursive>:
 8005322:	4770      	bx	lr

08005324 <__retarget_lock_release_recursive>:
 8005324:	4770      	bx	lr

08005326 <memcpy>:
 8005326:	440a      	add	r2, r1
 8005328:	4291      	cmp	r1, r2
 800532a:	f100 33ff 	add.w	r3, r0, #4294967295
 800532e:	d100      	bne.n	8005332 <memcpy+0xc>
 8005330:	4770      	bx	lr
 8005332:	b510      	push	{r4, lr}
 8005334:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005338:	f803 4f01 	strb.w	r4, [r3, #1]!
 800533c:	4291      	cmp	r1, r2
 800533e:	d1f9      	bne.n	8005334 <memcpy+0xe>
 8005340:	bd10      	pop	{r4, pc}
	...

08005344 <_free_r>:
 8005344:	b538      	push	{r3, r4, r5, lr}
 8005346:	4605      	mov	r5, r0
 8005348:	2900      	cmp	r1, #0
 800534a:	d041      	beq.n	80053d0 <_free_r+0x8c>
 800534c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005350:	1f0c      	subs	r4, r1, #4
 8005352:	2b00      	cmp	r3, #0
 8005354:	bfb8      	it	lt
 8005356:	18e4      	addlt	r4, r4, r3
 8005358:	f000 f8e0 	bl	800551c <__malloc_lock>
 800535c:	4a1d      	ldr	r2, [pc, #116]	@ (80053d4 <_free_r+0x90>)
 800535e:	6813      	ldr	r3, [r2, #0]
 8005360:	b933      	cbnz	r3, 8005370 <_free_r+0x2c>
 8005362:	6063      	str	r3, [r4, #4]
 8005364:	6014      	str	r4, [r2, #0]
 8005366:	4628      	mov	r0, r5
 8005368:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800536c:	f000 b8dc 	b.w	8005528 <__malloc_unlock>
 8005370:	42a3      	cmp	r3, r4
 8005372:	d908      	bls.n	8005386 <_free_r+0x42>
 8005374:	6820      	ldr	r0, [r4, #0]
 8005376:	1821      	adds	r1, r4, r0
 8005378:	428b      	cmp	r3, r1
 800537a:	bf01      	itttt	eq
 800537c:	6819      	ldreq	r1, [r3, #0]
 800537e:	685b      	ldreq	r3, [r3, #4]
 8005380:	1809      	addeq	r1, r1, r0
 8005382:	6021      	streq	r1, [r4, #0]
 8005384:	e7ed      	b.n	8005362 <_free_r+0x1e>
 8005386:	461a      	mov	r2, r3
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	b10b      	cbz	r3, 8005390 <_free_r+0x4c>
 800538c:	42a3      	cmp	r3, r4
 800538e:	d9fa      	bls.n	8005386 <_free_r+0x42>
 8005390:	6811      	ldr	r1, [r2, #0]
 8005392:	1850      	adds	r0, r2, r1
 8005394:	42a0      	cmp	r0, r4
 8005396:	d10b      	bne.n	80053b0 <_free_r+0x6c>
 8005398:	6820      	ldr	r0, [r4, #0]
 800539a:	4401      	add	r1, r0
 800539c:	1850      	adds	r0, r2, r1
 800539e:	4283      	cmp	r3, r0
 80053a0:	6011      	str	r1, [r2, #0]
 80053a2:	d1e0      	bne.n	8005366 <_free_r+0x22>
 80053a4:	6818      	ldr	r0, [r3, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	6053      	str	r3, [r2, #4]
 80053aa:	4408      	add	r0, r1
 80053ac:	6010      	str	r0, [r2, #0]
 80053ae:	e7da      	b.n	8005366 <_free_r+0x22>
 80053b0:	d902      	bls.n	80053b8 <_free_r+0x74>
 80053b2:	230c      	movs	r3, #12
 80053b4:	602b      	str	r3, [r5, #0]
 80053b6:	e7d6      	b.n	8005366 <_free_r+0x22>
 80053b8:	6820      	ldr	r0, [r4, #0]
 80053ba:	1821      	adds	r1, r4, r0
 80053bc:	428b      	cmp	r3, r1
 80053be:	bf04      	itt	eq
 80053c0:	6819      	ldreq	r1, [r3, #0]
 80053c2:	685b      	ldreq	r3, [r3, #4]
 80053c4:	6063      	str	r3, [r4, #4]
 80053c6:	bf04      	itt	eq
 80053c8:	1809      	addeq	r1, r1, r0
 80053ca:	6021      	streq	r1, [r4, #0]
 80053cc:	6054      	str	r4, [r2, #4]
 80053ce:	e7ca      	b.n	8005366 <_free_r+0x22>
 80053d0:	bd38      	pop	{r3, r4, r5, pc}
 80053d2:	bf00      	nop
 80053d4:	20001524 	.word	0x20001524

080053d8 <sbrk_aligned>:
 80053d8:	b570      	push	{r4, r5, r6, lr}
 80053da:	4e0f      	ldr	r6, [pc, #60]	@ (8005418 <sbrk_aligned+0x40>)
 80053dc:	460c      	mov	r4, r1
 80053de:	6831      	ldr	r1, [r6, #0]
 80053e0:	4605      	mov	r5, r0
 80053e2:	b911      	cbnz	r1, 80053ea <sbrk_aligned+0x12>
 80053e4:	f000 fcd4 	bl	8005d90 <_sbrk_r>
 80053e8:	6030      	str	r0, [r6, #0]
 80053ea:	4621      	mov	r1, r4
 80053ec:	4628      	mov	r0, r5
 80053ee:	f000 fccf 	bl	8005d90 <_sbrk_r>
 80053f2:	1c43      	adds	r3, r0, #1
 80053f4:	d103      	bne.n	80053fe <sbrk_aligned+0x26>
 80053f6:	f04f 34ff 	mov.w	r4, #4294967295
 80053fa:	4620      	mov	r0, r4
 80053fc:	bd70      	pop	{r4, r5, r6, pc}
 80053fe:	1cc4      	adds	r4, r0, #3
 8005400:	f024 0403 	bic.w	r4, r4, #3
 8005404:	42a0      	cmp	r0, r4
 8005406:	d0f8      	beq.n	80053fa <sbrk_aligned+0x22>
 8005408:	1a21      	subs	r1, r4, r0
 800540a:	4628      	mov	r0, r5
 800540c:	f000 fcc0 	bl	8005d90 <_sbrk_r>
 8005410:	3001      	adds	r0, #1
 8005412:	d1f2      	bne.n	80053fa <sbrk_aligned+0x22>
 8005414:	e7ef      	b.n	80053f6 <sbrk_aligned+0x1e>
 8005416:	bf00      	nop
 8005418:	20001520 	.word	0x20001520

0800541c <_malloc_r>:
 800541c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005420:	1ccd      	adds	r5, r1, #3
 8005422:	f025 0503 	bic.w	r5, r5, #3
 8005426:	3508      	adds	r5, #8
 8005428:	2d0c      	cmp	r5, #12
 800542a:	bf38      	it	cc
 800542c:	250c      	movcc	r5, #12
 800542e:	2d00      	cmp	r5, #0
 8005430:	4606      	mov	r6, r0
 8005432:	db01      	blt.n	8005438 <_malloc_r+0x1c>
 8005434:	42a9      	cmp	r1, r5
 8005436:	d904      	bls.n	8005442 <_malloc_r+0x26>
 8005438:	230c      	movs	r3, #12
 800543a:	6033      	str	r3, [r6, #0]
 800543c:	2000      	movs	r0, #0
 800543e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005442:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005518 <_malloc_r+0xfc>
 8005446:	f000 f869 	bl	800551c <__malloc_lock>
 800544a:	f8d8 3000 	ldr.w	r3, [r8]
 800544e:	461c      	mov	r4, r3
 8005450:	bb44      	cbnz	r4, 80054a4 <_malloc_r+0x88>
 8005452:	4629      	mov	r1, r5
 8005454:	4630      	mov	r0, r6
 8005456:	f7ff ffbf 	bl	80053d8 <sbrk_aligned>
 800545a:	1c43      	adds	r3, r0, #1
 800545c:	4604      	mov	r4, r0
 800545e:	d158      	bne.n	8005512 <_malloc_r+0xf6>
 8005460:	f8d8 4000 	ldr.w	r4, [r8]
 8005464:	4627      	mov	r7, r4
 8005466:	2f00      	cmp	r7, #0
 8005468:	d143      	bne.n	80054f2 <_malloc_r+0xd6>
 800546a:	2c00      	cmp	r4, #0
 800546c:	d04b      	beq.n	8005506 <_malloc_r+0xea>
 800546e:	6823      	ldr	r3, [r4, #0]
 8005470:	4639      	mov	r1, r7
 8005472:	4630      	mov	r0, r6
 8005474:	eb04 0903 	add.w	r9, r4, r3
 8005478:	f000 fc8a 	bl	8005d90 <_sbrk_r>
 800547c:	4581      	cmp	r9, r0
 800547e:	d142      	bne.n	8005506 <_malloc_r+0xea>
 8005480:	6821      	ldr	r1, [r4, #0]
 8005482:	1a6d      	subs	r5, r5, r1
 8005484:	4629      	mov	r1, r5
 8005486:	4630      	mov	r0, r6
 8005488:	f7ff ffa6 	bl	80053d8 <sbrk_aligned>
 800548c:	3001      	adds	r0, #1
 800548e:	d03a      	beq.n	8005506 <_malloc_r+0xea>
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	442b      	add	r3, r5
 8005494:	6023      	str	r3, [r4, #0]
 8005496:	f8d8 3000 	ldr.w	r3, [r8]
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	bb62      	cbnz	r2, 80054f8 <_malloc_r+0xdc>
 800549e:	f8c8 7000 	str.w	r7, [r8]
 80054a2:	e00f      	b.n	80054c4 <_malloc_r+0xa8>
 80054a4:	6822      	ldr	r2, [r4, #0]
 80054a6:	1b52      	subs	r2, r2, r5
 80054a8:	d420      	bmi.n	80054ec <_malloc_r+0xd0>
 80054aa:	2a0b      	cmp	r2, #11
 80054ac:	d917      	bls.n	80054de <_malloc_r+0xc2>
 80054ae:	1961      	adds	r1, r4, r5
 80054b0:	42a3      	cmp	r3, r4
 80054b2:	6025      	str	r5, [r4, #0]
 80054b4:	bf18      	it	ne
 80054b6:	6059      	strne	r1, [r3, #4]
 80054b8:	6863      	ldr	r3, [r4, #4]
 80054ba:	bf08      	it	eq
 80054bc:	f8c8 1000 	streq.w	r1, [r8]
 80054c0:	5162      	str	r2, [r4, r5]
 80054c2:	604b      	str	r3, [r1, #4]
 80054c4:	4630      	mov	r0, r6
 80054c6:	f000 f82f 	bl	8005528 <__malloc_unlock>
 80054ca:	f104 000b 	add.w	r0, r4, #11
 80054ce:	1d23      	adds	r3, r4, #4
 80054d0:	f020 0007 	bic.w	r0, r0, #7
 80054d4:	1ac2      	subs	r2, r0, r3
 80054d6:	bf1c      	itt	ne
 80054d8:	1a1b      	subne	r3, r3, r0
 80054da:	50a3      	strne	r3, [r4, r2]
 80054dc:	e7af      	b.n	800543e <_malloc_r+0x22>
 80054de:	6862      	ldr	r2, [r4, #4]
 80054e0:	42a3      	cmp	r3, r4
 80054e2:	bf0c      	ite	eq
 80054e4:	f8c8 2000 	streq.w	r2, [r8]
 80054e8:	605a      	strne	r2, [r3, #4]
 80054ea:	e7eb      	b.n	80054c4 <_malloc_r+0xa8>
 80054ec:	4623      	mov	r3, r4
 80054ee:	6864      	ldr	r4, [r4, #4]
 80054f0:	e7ae      	b.n	8005450 <_malloc_r+0x34>
 80054f2:	463c      	mov	r4, r7
 80054f4:	687f      	ldr	r7, [r7, #4]
 80054f6:	e7b6      	b.n	8005466 <_malloc_r+0x4a>
 80054f8:	461a      	mov	r2, r3
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	42a3      	cmp	r3, r4
 80054fe:	d1fb      	bne.n	80054f8 <_malloc_r+0xdc>
 8005500:	2300      	movs	r3, #0
 8005502:	6053      	str	r3, [r2, #4]
 8005504:	e7de      	b.n	80054c4 <_malloc_r+0xa8>
 8005506:	230c      	movs	r3, #12
 8005508:	6033      	str	r3, [r6, #0]
 800550a:	4630      	mov	r0, r6
 800550c:	f000 f80c 	bl	8005528 <__malloc_unlock>
 8005510:	e794      	b.n	800543c <_malloc_r+0x20>
 8005512:	6005      	str	r5, [r0, #0]
 8005514:	e7d6      	b.n	80054c4 <_malloc_r+0xa8>
 8005516:	bf00      	nop
 8005518:	20001524 	.word	0x20001524

0800551c <__malloc_lock>:
 800551c:	4801      	ldr	r0, [pc, #4]	@ (8005524 <__malloc_lock+0x8>)
 800551e:	f7ff bf00 	b.w	8005322 <__retarget_lock_acquire_recursive>
 8005522:	bf00      	nop
 8005524:	2000151c 	.word	0x2000151c

08005528 <__malloc_unlock>:
 8005528:	4801      	ldr	r0, [pc, #4]	@ (8005530 <__malloc_unlock+0x8>)
 800552a:	f7ff befb 	b.w	8005324 <__retarget_lock_release_recursive>
 800552e:	bf00      	nop
 8005530:	2000151c 	.word	0x2000151c

08005534 <__ssputs_r>:
 8005534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005538:	688e      	ldr	r6, [r1, #8]
 800553a:	461f      	mov	r7, r3
 800553c:	42be      	cmp	r6, r7
 800553e:	680b      	ldr	r3, [r1, #0]
 8005540:	4682      	mov	sl, r0
 8005542:	460c      	mov	r4, r1
 8005544:	4690      	mov	r8, r2
 8005546:	d82d      	bhi.n	80055a4 <__ssputs_r+0x70>
 8005548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800554c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005550:	d026      	beq.n	80055a0 <__ssputs_r+0x6c>
 8005552:	6965      	ldr	r5, [r4, #20]
 8005554:	6909      	ldr	r1, [r1, #16]
 8005556:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800555a:	eba3 0901 	sub.w	r9, r3, r1
 800555e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005562:	1c7b      	adds	r3, r7, #1
 8005564:	444b      	add	r3, r9
 8005566:	106d      	asrs	r5, r5, #1
 8005568:	429d      	cmp	r5, r3
 800556a:	bf38      	it	cc
 800556c:	461d      	movcc	r5, r3
 800556e:	0553      	lsls	r3, r2, #21
 8005570:	d527      	bpl.n	80055c2 <__ssputs_r+0x8e>
 8005572:	4629      	mov	r1, r5
 8005574:	f7ff ff52 	bl	800541c <_malloc_r>
 8005578:	4606      	mov	r6, r0
 800557a:	b360      	cbz	r0, 80055d6 <__ssputs_r+0xa2>
 800557c:	6921      	ldr	r1, [r4, #16]
 800557e:	464a      	mov	r2, r9
 8005580:	f7ff fed1 	bl	8005326 <memcpy>
 8005584:	89a3      	ldrh	r3, [r4, #12]
 8005586:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800558a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800558e:	81a3      	strh	r3, [r4, #12]
 8005590:	6126      	str	r6, [r4, #16]
 8005592:	6165      	str	r5, [r4, #20]
 8005594:	444e      	add	r6, r9
 8005596:	eba5 0509 	sub.w	r5, r5, r9
 800559a:	6026      	str	r6, [r4, #0]
 800559c:	60a5      	str	r5, [r4, #8]
 800559e:	463e      	mov	r6, r7
 80055a0:	42be      	cmp	r6, r7
 80055a2:	d900      	bls.n	80055a6 <__ssputs_r+0x72>
 80055a4:	463e      	mov	r6, r7
 80055a6:	6820      	ldr	r0, [r4, #0]
 80055a8:	4632      	mov	r2, r6
 80055aa:	4641      	mov	r1, r8
 80055ac:	f000 fbb4 	bl	8005d18 <memmove>
 80055b0:	68a3      	ldr	r3, [r4, #8]
 80055b2:	1b9b      	subs	r3, r3, r6
 80055b4:	60a3      	str	r3, [r4, #8]
 80055b6:	6823      	ldr	r3, [r4, #0]
 80055b8:	4433      	add	r3, r6
 80055ba:	6023      	str	r3, [r4, #0]
 80055bc:	2000      	movs	r0, #0
 80055be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055c2:	462a      	mov	r2, r5
 80055c4:	f000 fbf4 	bl	8005db0 <_realloc_r>
 80055c8:	4606      	mov	r6, r0
 80055ca:	2800      	cmp	r0, #0
 80055cc:	d1e0      	bne.n	8005590 <__ssputs_r+0x5c>
 80055ce:	6921      	ldr	r1, [r4, #16]
 80055d0:	4650      	mov	r0, sl
 80055d2:	f7ff feb7 	bl	8005344 <_free_r>
 80055d6:	230c      	movs	r3, #12
 80055d8:	f8ca 3000 	str.w	r3, [sl]
 80055dc:	89a3      	ldrh	r3, [r4, #12]
 80055de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055e2:	81a3      	strh	r3, [r4, #12]
 80055e4:	f04f 30ff 	mov.w	r0, #4294967295
 80055e8:	e7e9      	b.n	80055be <__ssputs_r+0x8a>
	...

080055ec <_svfiprintf_r>:
 80055ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055f0:	4698      	mov	r8, r3
 80055f2:	898b      	ldrh	r3, [r1, #12]
 80055f4:	061b      	lsls	r3, r3, #24
 80055f6:	b09d      	sub	sp, #116	@ 0x74
 80055f8:	4607      	mov	r7, r0
 80055fa:	460d      	mov	r5, r1
 80055fc:	4614      	mov	r4, r2
 80055fe:	d510      	bpl.n	8005622 <_svfiprintf_r+0x36>
 8005600:	690b      	ldr	r3, [r1, #16]
 8005602:	b973      	cbnz	r3, 8005622 <_svfiprintf_r+0x36>
 8005604:	2140      	movs	r1, #64	@ 0x40
 8005606:	f7ff ff09 	bl	800541c <_malloc_r>
 800560a:	6028      	str	r0, [r5, #0]
 800560c:	6128      	str	r0, [r5, #16]
 800560e:	b930      	cbnz	r0, 800561e <_svfiprintf_r+0x32>
 8005610:	230c      	movs	r3, #12
 8005612:	603b      	str	r3, [r7, #0]
 8005614:	f04f 30ff 	mov.w	r0, #4294967295
 8005618:	b01d      	add	sp, #116	@ 0x74
 800561a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800561e:	2340      	movs	r3, #64	@ 0x40
 8005620:	616b      	str	r3, [r5, #20]
 8005622:	2300      	movs	r3, #0
 8005624:	9309      	str	r3, [sp, #36]	@ 0x24
 8005626:	2320      	movs	r3, #32
 8005628:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800562c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005630:	2330      	movs	r3, #48	@ 0x30
 8005632:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80057d0 <_svfiprintf_r+0x1e4>
 8005636:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800563a:	f04f 0901 	mov.w	r9, #1
 800563e:	4623      	mov	r3, r4
 8005640:	469a      	mov	sl, r3
 8005642:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005646:	b10a      	cbz	r2, 800564c <_svfiprintf_r+0x60>
 8005648:	2a25      	cmp	r2, #37	@ 0x25
 800564a:	d1f9      	bne.n	8005640 <_svfiprintf_r+0x54>
 800564c:	ebba 0b04 	subs.w	fp, sl, r4
 8005650:	d00b      	beq.n	800566a <_svfiprintf_r+0x7e>
 8005652:	465b      	mov	r3, fp
 8005654:	4622      	mov	r2, r4
 8005656:	4629      	mov	r1, r5
 8005658:	4638      	mov	r0, r7
 800565a:	f7ff ff6b 	bl	8005534 <__ssputs_r>
 800565e:	3001      	adds	r0, #1
 8005660:	f000 80a7 	beq.w	80057b2 <_svfiprintf_r+0x1c6>
 8005664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005666:	445a      	add	r2, fp
 8005668:	9209      	str	r2, [sp, #36]	@ 0x24
 800566a:	f89a 3000 	ldrb.w	r3, [sl]
 800566e:	2b00      	cmp	r3, #0
 8005670:	f000 809f 	beq.w	80057b2 <_svfiprintf_r+0x1c6>
 8005674:	2300      	movs	r3, #0
 8005676:	f04f 32ff 	mov.w	r2, #4294967295
 800567a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800567e:	f10a 0a01 	add.w	sl, sl, #1
 8005682:	9304      	str	r3, [sp, #16]
 8005684:	9307      	str	r3, [sp, #28]
 8005686:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800568a:	931a      	str	r3, [sp, #104]	@ 0x68
 800568c:	4654      	mov	r4, sl
 800568e:	2205      	movs	r2, #5
 8005690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005694:	484e      	ldr	r0, [pc, #312]	@ (80057d0 <_svfiprintf_r+0x1e4>)
 8005696:	f7fa fd9b 	bl	80001d0 <memchr>
 800569a:	9a04      	ldr	r2, [sp, #16]
 800569c:	b9d8      	cbnz	r0, 80056d6 <_svfiprintf_r+0xea>
 800569e:	06d0      	lsls	r0, r2, #27
 80056a0:	bf44      	itt	mi
 80056a2:	2320      	movmi	r3, #32
 80056a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056a8:	0711      	lsls	r1, r2, #28
 80056aa:	bf44      	itt	mi
 80056ac:	232b      	movmi	r3, #43	@ 0x2b
 80056ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056b2:	f89a 3000 	ldrb.w	r3, [sl]
 80056b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80056b8:	d015      	beq.n	80056e6 <_svfiprintf_r+0xfa>
 80056ba:	9a07      	ldr	r2, [sp, #28]
 80056bc:	4654      	mov	r4, sl
 80056be:	2000      	movs	r0, #0
 80056c0:	f04f 0c0a 	mov.w	ip, #10
 80056c4:	4621      	mov	r1, r4
 80056c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056ca:	3b30      	subs	r3, #48	@ 0x30
 80056cc:	2b09      	cmp	r3, #9
 80056ce:	d94b      	bls.n	8005768 <_svfiprintf_r+0x17c>
 80056d0:	b1b0      	cbz	r0, 8005700 <_svfiprintf_r+0x114>
 80056d2:	9207      	str	r2, [sp, #28]
 80056d4:	e014      	b.n	8005700 <_svfiprintf_r+0x114>
 80056d6:	eba0 0308 	sub.w	r3, r0, r8
 80056da:	fa09 f303 	lsl.w	r3, r9, r3
 80056de:	4313      	orrs	r3, r2
 80056e0:	9304      	str	r3, [sp, #16]
 80056e2:	46a2      	mov	sl, r4
 80056e4:	e7d2      	b.n	800568c <_svfiprintf_r+0xa0>
 80056e6:	9b03      	ldr	r3, [sp, #12]
 80056e8:	1d19      	adds	r1, r3, #4
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	9103      	str	r1, [sp, #12]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	bfbb      	ittet	lt
 80056f2:	425b      	neglt	r3, r3
 80056f4:	f042 0202 	orrlt.w	r2, r2, #2
 80056f8:	9307      	strge	r3, [sp, #28]
 80056fa:	9307      	strlt	r3, [sp, #28]
 80056fc:	bfb8      	it	lt
 80056fe:	9204      	strlt	r2, [sp, #16]
 8005700:	7823      	ldrb	r3, [r4, #0]
 8005702:	2b2e      	cmp	r3, #46	@ 0x2e
 8005704:	d10a      	bne.n	800571c <_svfiprintf_r+0x130>
 8005706:	7863      	ldrb	r3, [r4, #1]
 8005708:	2b2a      	cmp	r3, #42	@ 0x2a
 800570a:	d132      	bne.n	8005772 <_svfiprintf_r+0x186>
 800570c:	9b03      	ldr	r3, [sp, #12]
 800570e:	1d1a      	adds	r2, r3, #4
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	9203      	str	r2, [sp, #12]
 8005714:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005718:	3402      	adds	r4, #2
 800571a:	9305      	str	r3, [sp, #20]
 800571c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80057e0 <_svfiprintf_r+0x1f4>
 8005720:	7821      	ldrb	r1, [r4, #0]
 8005722:	2203      	movs	r2, #3
 8005724:	4650      	mov	r0, sl
 8005726:	f7fa fd53 	bl	80001d0 <memchr>
 800572a:	b138      	cbz	r0, 800573c <_svfiprintf_r+0x150>
 800572c:	9b04      	ldr	r3, [sp, #16]
 800572e:	eba0 000a 	sub.w	r0, r0, sl
 8005732:	2240      	movs	r2, #64	@ 0x40
 8005734:	4082      	lsls	r2, r0
 8005736:	4313      	orrs	r3, r2
 8005738:	3401      	adds	r4, #1
 800573a:	9304      	str	r3, [sp, #16]
 800573c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005740:	4824      	ldr	r0, [pc, #144]	@ (80057d4 <_svfiprintf_r+0x1e8>)
 8005742:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005746:	2206      	movs	r2, #6
 8005748:	f7fa fd42 	bl	80001d0 <memchr>
 800574c:	2800      	cmp	r0, #0
 800574e:	d036      	beq.n	80057be <_svfiprintf_r+0x1d2>
 8005750:	4b21      	ldr	r3, [pc, #132]	@ (80057d8 <_svfiprintf_r+0x1ec>)
 8005752:	bb1b      	cbnz	r3, 800579c <_svfiprintf_r+0x1b0>
 8005754:	9b03      	ldr	r3, [sp, #12]
 8005756:	3307      	adds	r3, #7
 8005758:	f023 0307 	bic.w	r3, r3, #7
 800575c:	3308      	adds	r3, #8
 800575e:	9303      	str	r3, [sp, #12]
 8005760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005762:	4433      	add	r3, r6
 8005764:	9309      	str	r3, [sp, #36]	@ 0x24
 8005766:	e76a      	b.n	800563e <_svfiprintf_r+0x52>
 8005768:	fb0c 3202 	mla	r2, ip, r2, r3
 800576c:	460c      	mov	r4, r1
 800576e:	2001      	movs	r0, #1
 8005770:	e7a8      	b.n	80056c4 <_svfiprintf_r+0xd8>
 8005772:	2300      	movs	r3, #0
 8005774:	3401      	adds	r4, #1
 8005776:	9305      	str	r3, [sp, #20]
 8005778:	4619      	mov	r1, r3
 800577a:	f04f 0c0a 	mov.w	ip, #10
 800577e:	4620      	mov	r0, r4
 8005780:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005784:	3a30      	subs	r2, #48	@ 0x30
 8005786:	2a09      	cmp	r2, #9
 8005788:	d903      	bls.n	8005792 <_svfiprintf_r+0x1a6>
 800578a:	2b00      	cmp	r3, #0
 800578c:	d0c6      	beq.n	800571c <_svfiprintf_r+0x130>
 800578e:	9105      	str	r1, [sp, #20]
 8005790:	e7c4      	b.n	800571c <_svfiprintf_r+0x130>
 8005792:	fb0c 2101 	mla	r1, ip, r1, r2
 8005796:	4604      	mov	r4, r0
 8005798:	2301      	movs	r3, #1
 800579a:	e7f0      	b.n	800577e <_svfiprintf_r+0x192>
 800579c:	ab03      	add	r3, sp, #12
 800579e:	9300      	str	r3, [sp, #0]
 80057a0:	462a      	mov	r2, r5
 80057a2:	4b0e      	ldr	r3, [pc, #56]	@ (80057dc <_svfiprintf_r+0x1f0>)
 80057a4:	a904      	add	r1, sp, #16
 80057a6:	4638      	mov	r0, r7
 80057a8:	f3af 8000 	nop.w
 80057ac:	1c42      	adds	r2, r0, #1
 80057ae:	4606      	mov	r6, r0
 80057b0:	d1d6      	bne.n	8005760 <_svfiprintf_r+0x174>
 80057b2:	89ab      	ldrh	r3, [r5, #12]
 80057b4:	065b      	lsls	r3, r3, #25
 80057b6:	f53f af2d 	bmi.w	8005614 <_svfiprintf_r+0x28>
 80057ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80057bc:	e72c      	b.n	8005618 <_svfiprintf_r+0x2c>
 80057be:	ab03      	add	r3, sp, #12
 80057c0:	9300      	str	r3, [sp, #0]
 80057c2:	462a      	mov	r2, r5
 80057c4:	4b05      	ldr	r3, [pc, #20]	@ (80057dc <_svfiprintf_r+0x1f0>)
 80057c6:	a904      	add	r1, sp, #16
 80057c8:	4638      	mov	r0, r7
 80057ca:	f000 f879 	bl	80058c0 <_printf_i>
 80057ce:	e7ed      	b.n	80057ac <_svfiprintf_r+0x1c0>
 80057d0:	08005f54 	.word	0x08005f54
 80057d4:	08005f5e 	.word	0x08005f5e
 80057d8:	00000000 	.word	0x00000000
 80057dc:	08005535 	.word	0x08005535
 80057e0:	08005f5a 	.word	0x08005f5a

080057e4 <_printf_common>:
 80057e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057e8:	4616      	mov	r6, r2
 80057ea:	4698      	mov	r8, r3
 80057ec:	688a      	ldr	r2, [r1, #8]
 80057ee:	690b      	ldr	r3, [r1, #16]
 80057f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80057f4:	4293      	cmp	r3, r2
 80057f6:	bfb8      	it	lt
 80057f8:	4613      	movlt	r3, r2
 80057fa:	6033      	str	r3, [r6, #0]
 80057fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005800:	4607      	mov	r7, r0
 8005802:	460c      	mov	r4, r1
 8005804:	b10a      	cbz	r2, 800580a <_printf_common+0x26>
 8005806:	3301      	adds	r3, #1
 8005808:	6033      	str	r3, [r6, #0]
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	0699      	lsls	r1, r3, #26
 800580e:	bf42      	ittt	mi
 8005810:	6833      	ldrmi	r3, [r6, #0]
 8005812:	3302      	addmi	r3, #2
 8005814:	6033      	strmi	r3, [r6, #0]
 8005816:	6825      	ldr	r5, [r4, #0]
 8005818:	f015 0506 	ands.w	r5, r5, #6
 800581c:	d106      	bne.n	800582c <_printf_common+0x48>
 800581e:	f104 0a19 	add.w	sl, r4, #25
 8005822:	68e3      	ldr	r3, [r4, #12]
 8005824:	6832      	ldr	r2, [r6, #0]
 8005826:	1a9b      	subs	r3, r3, r2
 8005828:	42ab      	cmp	r3, r5
 800582a:	dc26      	bgt.n	800587a <_printf_common+0x96>
 800582c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005830:	6822      	ldr	r2, [r4, #0]
 8005832:	3b00      	subs	r3, #0
 8005834:	bf18      	it	ne
 8005836:	2301      	movne	r3, #1
 8005838:	0692      	lsls	r2, r2, #26
 800583a:	d42b      	bmi.n	8005894 <_printf_common+0xb0>
 800583c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005840:	4641      	mov	r1, r8
 8005842:	4638      	mov	r0, r7
 8005844:	47c8      	blx	r9
 8005846:	3001      	adds	r0, #1
 8005848:	d01e      	beq.n	8005888 <_printf_common+0xa4>
 800584a:	6823      	ldr	r3, [r4, #0]
 800584c:	6922      	ldr	r2, [r4, #16]
 800584e:	f003 0306 	and.w	r3, r3, #6
 8005852:	2b04      	cmp	r3, #4
 8005854:	bf02      	ittt	eq
 8005856:	68e5      	ldreq	r5, [r4, #12]
 8005858:	6833      	ldreq	r3, [r6, #0]
 800585a:	1aed      	subeq	r5, r5, r3
 800585c:	68a3      	ldr	r3, [r4, #8]
 800585e:	bf0c      	ite	eq
 8005860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005864:	2500      	movne	r5, #0
 8005866:	4293      	cmp	r3, r2
 8005868:	bfc4      	itt	gt
 800586a:	1a9b      	subgt	r3, r3, r2
 800586c:	18ed      	addgt	r5, r5, r3
 800586e:	2600      	movs	r6, #0
 8005870:	341a      	adds	r4, #26
 8005872:	42b5      	cmp	r5, r6
 8005874:	d11a      	bne.n	80058ac <_printf_common+0xc8>
 8005876:	2000      	movs	r0, #0
 8005878:	e008      	b.n	800588c <_printf_common+0xa8>
 800587a:	2301      	movs	r3, #1
 800587c:	4652      	mov	r2, sl
 800587e:	4641      	mov	r1, r8
 8005880:	4638      	mov	r0, r7
 8005882:	47c8      	blx	r9
 8005884:	3001      	adds	r0, #1
 8005886:	d103      	bne.n	8005890 <_printf_common+0xac>
 8005888:	f04f 30ff 	mov.w	r0, #4294967295
 800588c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005890:	3501      	adds	r5, #1
 8005892:	e7c6      	b.n	8005822 <_printf_common+0x3e>
 8005894:	18e1      	adds	r1, r4, r3
 8005896:	1c5a      	adds	r2, r3, #1
 8005898:	2030      	movs	r0, #48	@ 0x30
 800589a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800589e:	4422      	add	r2, r4
 80058a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80058a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80058a8:	3302      	adds	r3, #2
 80058aa:	e7c7      	b.n	800583c <_printf_common+0x58>
 80058ac:	2301      	movs	r3, #1
 80058ae:	4622      	mov	r2, r4
 80058b0:	4641      	mov	r1, r8
 80058b2:	4638      	mov	r0, r7
 80058b4:	47c8      	blx	r9
 80058b6:	3001      	adds	r0, #1
 80058b8:	d0e6      	beq.n	8005888 <_printf_common+0xa4>
 80058ba:	3601      	adds	r6, #1
 80058bc:	e7d9      	b.n	8005872 <_printf_common+0x8e>
	...

080058c0 <_printf_i>:
 80058c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058c4:	7e0f      	ldrb	r7, [r1, #24]
 80058c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80058c8:	2f78      	cmp	r7, #120	@ 0x78
 80058ca:	4691      	mov	r9, r2
 80058cc:	4680      	mov	r8, r0
 80058ce:	460c      	mov	r4, r1
 80058d0:	469a      	mov	sl, r3
 80058d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80058d6:	d807      	bhi.n	80058e8 <_printf_i+0x28>
 80058d8:	2f62      	cmp	r7, #98	@ 0x62
 80058da:	d80a      	bhi.n	80058f2 <_printf_i+0x32>
 80058dc:	2f00      	cmp	r7, #0
 80058de:	f000 80d1 	beq.w	8005a84 <_printf_i+0x1c4>
 80058e2:	2f58      	cmp	r7, #88	@ 0x58
 80058e4:	f000 80b8 	beq.w	8005a58 <_printf_i+0x198>
 80058e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80058f0:	e03a      	b.n	8005968 <_printf_i+0xa8>
 80058f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80058f6:	2b15      	cmp	r3, #21
 80058f8:	d8f6      	bhi.n	80058e8 <_printf_i+0x28>
 80058fa:	a101      	add	r1, pc, #4	@ (adr r1, 8005900 <_printf_i+0x40>)
 80058fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005900:	08005959 	.word	0x08005959
 8005904:	0800596d 	.word	0x0800596d
 8005908:	080058e9 	.word	0x080058e9
 800590c:	080058e9 	.word	0x080058e9
 8005910:	080058e9 	.word	0x080058e9
 8005914:	080058e9 	.word	0x080058e9
 8005918:	0800596d 	.word	0x0800596d
 800591c:	080058e9 	.word	0x080058e9
 8005920:	080058e9 	.word	0x080058e9
 8005924:	080058e9 	.word	0x080058e9
 8005928:	080058e9 	.word	0x080058e9
 800592c:	08005a6b 	.word	0x08005a6b
 8005930:	08005997 	.word	0x08005997
 8005934:	08005a25 	.word	0x08005a25
 8005938:	080058e9 	.word	0x080058e9
 800593c:	080058e9 	.word	0x080058e9
 8005940:	08005a8d 	.word	0x08005a8d
 8005944:	080058e9 	.word	0x080058e9
 8005948:	08005997 	.word	0x08005997
 800594c:	080058e9 	.word	0x080058e9
 8005950:	080058e9 	.word	0x080058e9
 8005954:	08005a2d 	.word	0x08005a2d
 8005958:	6833      	ldr	r3, [r6, #0]
 800595a:	1d1a      	adds	r2, r3, #4
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6032      	str	r2, [r6, #0]
 8005960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005964:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005968:	2301      	movs	r3, #1
 800596a:	e09c      	b.n	8005aa6 <_printf_i+0x1e6>
 800596c:	6833      	ldr	r3, [r6, #0]
 800596e:	6820      	ldr	r0, [r4, #0]
 8005970:	1d19      	adds	r1, r3, #4
 8005972:	6031      	str	r1, [r6, #0]
 8005974:	0606      	lsls	r6, r0, #24
 8005976:	d501      	bpl.n	800597c <_printf_i+0xbc>
 8005978:	681d      	ldr	r5, [r3, #0]
 800597a:	e003      	b.n	8005984 <_printf_i+0xc4>
 800597c:	0645      	lsls	r5, r0, #25
 800597e:	d5fb      	bpl.n	8005978 <_printf_i+0xb8>
 8005980:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005984:	2d00      	cmp	r5, #0
 8005986:	da03      	bge.n	8005990 <_printf_i+0xd0>
 8005988:	232d      	movs	r3, #45	@ 0x2d
 800598a:	426d      	negs	r5, r5
 800598c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005990:	4858      	ldr	r0, [pc, #352]	@ (8005af4 <_printf_i+0x234>)
 8005992:	230a      	movs	r3, #10
 8005994:	e011      	b.n	80059ba <_printf_i+0xfa>
 8005996:	6821      	ldr	r1, [r4, #0]
 8005998:	6833      	ldr	r3, [r6, #0]
 800599a:	0608      	lsls	r0, r1, #24
 800599c:	f853 5b04 	ldr.w	r5, [r3], #4
 80059a0:	d402      	bmi.n	80059a8 <_printf_i+0xe8>
 80059a2:	0649      	lsls	r1, r1, #25
 80059a4:	bf48      	it	mi
 80059a6:	b2ad      	uxthmi	r5, r5
 80059a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80059aa:	4852      	ldr	r0, [pc, #328]	@ (8005af4 <_printf_i+0x234>)
 80059ac:	6033      	str	r3, [r6, #0]
 80059ae:	bf14      	ite	ne
 80059b0:	230a      	movne	r3, #10
 80059b2:	2308      	moveq	r3, #8
 80059b4:	2100      	movs	r1, #0
 80059b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80059ba:	6866      	ldr	r6, [r4, #4]
 80059bc:	60a6      	str	r6, [r4, #8]
 80059be:	2e00      	cmp	r6, #0
 80059c0:	db05      	blt.n	80059ce <_printf_i+0x10e>
 80059c2:	6821      	ldr	r1, [r4, #0]
 80059c4:	432e      	orrs	r6, r5
 80059c6:	f021 0104 	bic.w	r1, r1, #4
 80059ca:	6021      	str	r1, [r4, #0]
 80059cc:	d04b      	beq.n	8005a66 <_printf_i+0x1a6>
 80059ce:	4616      	mov	r6, r2
 80059d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80059d4:	fb03 5711 	mls	r7, r3, r1, r5
 80059d8:	5dc7      	ldrb	r7, [r0, r7]
 80059da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80059de:	462f      	mov	r7, r5
 80059e0:	42bb      	cmp	r3, r7
 80059e2:	460d      	mov	r5, r1
 80059e4:	d9f4      	bls.n	80059d0 <_printf_i+0x110>
 80059e6:	2b08      	cmp	r3, #8
 80059e8:	d10b      	bne.n	8005a02 <_printf_i+0x142>
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	07df      	lsls	r7, r3, #31
 80059ee:	d508      	bpl.n	8005a02 <_printf_i+0x142>
 80059f0:	6923      	ldr	r3, [r4, #16]
 80059f2:	6861      	ldr	r1, [r4, #4]
 80059f4:	4299      	cmp	r1, r3
 80059f6:	bfde      	ittt	le
 80059f8:	2330      	movle	r3, #48	@ 0x30
 80059fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80059fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a02:	1b92      	subs	r2, r2, r6
 8005a04:	6122      	str	r2, [r4, #16]
 8005a06:	f8cd a000 	str.w	sl, [sp]
 8005a0a:	464b      	mov	r3, r9
 8005a0c:	aa03      	add	r2, sp, #12
 8005a0e:	4621      	mov	r1, r4
 8005a10:	4640      	mov	r0, r8
 8005a12:	f7ff fee7 	bl	80057e4 <_printf_common>
 8005a16:	3001      	adds	r0, #1
 8005a18:	d14a      	bne.n	8005ab0 <_printf_i+0x1f0>
 8005a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a1e:	b004      	add	sp, #16
 8005a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a24:	6823      	ldr	r3, [r4, #0]
 8005a26:	f043 0320 	orr.w	r3, r3, #32
 8005a2a:	6023      	str	r3, [r4, #0]
 8005a2c:	4832      	ldr	r0, [pc, #200]	@ (8005af8 <_printf_i+0x238>)
 8005a2e:	2778      	movs	r7, #120	@ 0x78
 8005a30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a34:	6823      	ldr	r3, [r4, #0]
 8005a36:	6831      	ldr	r1, [r6, #0]
 8005a38:	061f      	lsls	r7, r3, #24
 8005a3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a3e:	d402      	bmi.n	8005a46 <_printf_i+0x186>
 8005a40:	065f      	lsls	r7, r3, #25
 8005a42:	bf48      	it	mi
 8005a44:	b2ad      	uxthmi	r5, r5
 8005a46:	6031      	str	r1, [r6, #0]
 8005a48:	07d9      	lsls	r1, r3, #31
 8005a4a:	bf44      	itt	mi
 8005a4c:	f043 0320 	orrmi.w	r3, r3, #32
 8005a50:	6023      	strmi	r3, [r4, #0]
 8005a52:	b11d      	cbz	r5, 8005a5c <_printf_i+0x19c>
 8005a54:	2310      	movs	r3, #16
 8005a56:	e7ad      	b.n	80059b4 <_printf_i+0xf4>
 8005a58:	4826      	ldr	r0, [pc, #152]	@ (8005af4 <_printf_i+0x234>)
 8005a5a:	e7e9      	b.n	8005a30 <_printf_i+0x170>
 8005a5c:	6823      	ldr	r3, [r4, #0]
 8005a5e:	f023 0320 	bic.w	r3, r3, #32
 8005a62:	6023      	str	r3, [r4, #0]
 8005a64:	e7f6      	b.n	8005a54 <_printf_i+0x194>
 8005a66:	4616      	mov	r6, r2
 8005a68:	e7bd      	b.n	80059e6 <_printf_i+0x126>
 8005a6a:	6833      	ldr	r3, [r6, #0]
 8005a6c:	6825      	ldr	r5, [r4, #0]
 8005a6e:	6961      	ldr	r1, [r4, #20]
 8005a70:	1d18      	adds	r0, r3, #4
 8005a72:	6030      	str	r0, [r6, #0]
 8005a74:	062e      	lsls	r6, r5, #24
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	d501      	bpl.n	8005a7e <_printf_i+0x1be>
 8005a7a:	6019      	str	r1, [r3, #0]
 8005a7c:	e002      	b.n	8005a84 <_printf_i+0x1c4>
 8005a7e:	0668      	lsls	r0, r5, #25
 8005a80:	d5fb      	bpl.n	8005a7a <_printf_i+0x1ba>
 8005a82:	8019      	strh	r1, [r3, #0]
 8005a84:	2300      	movs	r3, #0
 8005a86:	6123      	str	r3, [r4, #16]
 8005a88:	4616      	mov	r6, r2
 8005a8a:	e7bc      	b.n	8005a06 <_printf_i+0x146>
 8005a8c:	6833      	ldr	r3, [r6, #0]
 8005a8e:	1d1a      	adds	r2, r3, #4
 8005a90:	6032      	str	r2, [r6, #0]
 8005a92:	681e      	ldr	r6, [r3, #0]
 8005a94:	6862      	ldr	r2, [r4, #4]
 8005a96:	2100      	movs	r1, #0
 8005a98:	4630      	mov	r0, r6
 8005a9a:	f7fa fb99 	bl	80001d0 <memchr>
 8005a9e:	b108      	cbz	r0, 8005aa4 <_printf_i+0x1e4>
 8005aa0:	1b80      	subs	r0, r0, r6
 8005aa2:	6060      	str	r0, [r4, #4]
 8005aa4:	6863      	ldr	r3, [r4, #4]
 8005aa6:	6123      	str	r3, [r4, #16]
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005aae:	e7aa      	b.n	8005a06 <_printf_i+0x146>
 8005ab0:	6923      	ldr	r3, [r4, #16]
 8005ab2:	4632      	mov	r2, r6
 8005ab4:	4649      	mov	r1, r9
 8005ab6:	4640      	mov	r0, r8
 8005ab8:	47d0      	blx	sl
 8005aba:	3001      	adds	r0, #1
 8005abc:	d0ad      	beq.n	8005a1a <_printf_i+0x15a>
 8005abe:	6823      	ldr	r3, [r4, #0]
 8005ac0:	079b      	lsls	r3, r3, #30
 8005ac2:	d413      	bmi.n	8005aec <_printf_i+0x22c>
 8005ac4:	68e0      	ldr	r0, [r4, #12]
 8005ac6:	9b03      	ldr	r3, [sp, #12]
 8005ac8:	4298      	cmp	r0, r3
 8005aca:	bfb8      	it	lt
 8005acc:	4618      	movlt	r0, r3
 8005ace:	e7a6      	b.n	8005a1e <_printf_i+0x15e>
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	4632      	mov	r2, r6
 8005ad4:	4649      	mov	r1, r9
 8005ad6:	4640      	mov	r0, r8
 8005ad8:	47d0      	blx	sl
 8005ada:	3001      	adds	r0, #1
 8005adc:	d09d      	beq.n	8005a1a <_printf_i+0x15a>
 8005ade:	3501      	adds	r5, #1
 8005ae0:	68e3      	ldr	r3, [r4, #12]
 8005ae2:	9903      	ldr	r1, [sp, #12]
 8005ae4:	1a5b      	subs	r3, r3, r1
 8005ae6:	42ab      	cmp	r3, r5
 8005ae8:	dcf2      	bgt.n	8005ad0 <_printf_i+0x210>
 8005aea:	e7eb      	b.n	8005ac4 <_printf_i+0x204>
 8005aec:	2500      	movs	r5, #0
 8005aee:	f104 0619 	add.w	r6, r4, #25
 8005af2:	e7f5      	b.n	8005ae0 <_printf_i+0x220>
 8005af4:	08005f65 	.word	0x08005f65
 8005af8:	08005f76 	.word	0x08005f76

08005afc <__sflush_r>:
 8005afc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b04:	0716      	lsls	r6, r2, #28
 8005b06:	4605      	mov	r5, r0
 8005b08:	460c      	mov	r4, r1
 8005b0a:	d454      	bmi.n	8005bb6 <__sflush_r+0xba>
 8005b0c:	684b      	ldr	r3, [r1, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	dc02      	bgt.n	8005b18 <__sflush_r+0x1c>
 8005b12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	dd48      	ble.n	8005baa <__sflush_r+0xae>
 8005b18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b1a:	2e00      	cmp	r6, #0
 8005b1c:	d045      	beq.n	8005baa <__sflush_r+0xae>
 8005b1e:	2300      	movs	r3, #0
 8005b20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005b24:	682f      	ldr	r7, [r5, #0]
 8005b26:	6a21      	ldr	r1, [r4, #32]
 8005b28:	602b      	str	r3, [r5, #0]
 8005b2a:	d030      	beq.n	8005b8e <__sflush_r+0x92>
 8005b2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b2e:	89a3      	ldrh	r3, [r4, #12]
 8005b30:	0759      	lsls	r1, r3, #29
 8005b32:	d505      	bpl.n	8005b40 <__sflush_r+0x44>
 8005b34:	6863      	ldr	r3, [r4, #4]
 8005b36:	1ad2      	subs	r2, r2, r3
 8005b38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b3a:	b10b      	cbz	r3, 8005b40 <__sflush_r+0x44>
 8005b3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b3e:	1ad2      	subs	r2, r2, r3
 8005b40:	2300      	movs	r3, #0
 8005b42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b44:	6a21      	ldr	r1, [r4, #32]
 8005b46:	4628      	mov	r0, r5
 8005b48:	47b0      	blx	r6
 8005b4a:	1c43      	adds	r3, r0, #1
 8005b4c:	89a3      	ldrh	r3, [r4, #12]
 8005b4e:	d106      	bne.n	8005b5e <__sflush_r+0x62>
 8005b50:	6829      	ldr	r1, [r5, #0]
 8005b52:	291d      	cmp	r1, #29
 8005b54:	d82b      	bhi.n	8005bae <__sflush_r+0xb2>
 8005b56:	4a2a      	ldr	r2, [pc, #168]	@ (8005c00 <__sflush_r+0x104>)
 8005b58:	40ca      	lsrs	r2, r1
 8005b5a:	07d6      	lsls	r6, r2, #31
 8005b5c:	d527      	bpl.n	8005bae <__sflush_r+0xb2>
 8005b5e:	2200      	movs	r2, #0
 8005b60:	6062      	str	r2, [r4, #4]
 8005b62:	04d9      	lsls	r1, r3, #19
 8005b64:	6922      	ldr	r2, [r4, #16]
 8005b66:	6022      	str	r2, [r4, #0]
 8005b68:	d504      	bpl.n	8005b74 <__sflush_r+0x78>
 8005b6a:	1c42      	adds	r2, r0, #1
 8005b6c:	d101      	bne.n	8005b72 <__sflush_r+0x76>
 8005b6e:	682b      	ldr	r3, [r5, #0]
 8005b70:	b903      	cbnz	r3, 8005b74 <__sflush_r+0x78>
 8005b72:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b76:	602f      	str	r7, [r5, #0]
 8005b78:	b1b9      	cbz	r1, 8005baa <__sflush_r+0xae>
 8005b7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b7e:	4299      	cmp	r1, r3
 8005b80:	d002      	beq.n	8005b88 <__sflush_r+0x8c>
 8005b82:	4628      	mov	r0, r5
 8005b84:	f7ff fbde 	bl	8005344 <_free_r>
 8005b88:	2300      	movs	r3, #0
 8005b8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b8c:	e00d      	b.n	8005baa <__sflush_r+0xae>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	4628      	mov	r0, r5
 8005b92:	47b0      	blx	r6
 8005b94:	4602      	mov	r2, r0
 8005b96:	1c50      	adds	r0, r2, #1
 8005b98:	d1c9      	bne.n	8005b2e <__sflush_r+0x32>
 8005b9a:	682b      	ldr	r3, [r5, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d0c6      	beq.n	8005b2e <__sflush_r+0x32>
 8005ba0:	2b1d      	cmp	r3, #29
 8005ba2:	d001      	beq.n	8005ba8 <__sflush_r+0xac>
 8005ba4:	2b16      	cmp	r3, #22
 8005ba6:	d11e      	bne.n	8005be6 <__sflush_r+0xea>
 8005ba8:	602f      	str	r7, [r5, #0]
 8005baa:	2000      	movs	r0, #0
 8005bac:	e022      	b.n	8005bf4 <__sflush_r+0xf8>
 8005bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bb2:	b21b      	sxth	r3, r3
 8005bb4:	e01b      	b.n	8005bee <__sflush_r+0xf2>
 8005bb6:	690f      	ldr	r7, [r1, #16]
 8005bb8:	2f00      	cmp	r7, #0
 8005bba:	d0f6      	beq.n	8005baa <__sflush_r+0xae>
 8005bbc:	0793      	lsls	r3, r2, #30
 8005bbe:	680e      	ldr	r6, [r1, #0]
 8005bc0:	bf08      	it	eq
 8005bc2:	694b      	ldreq	r3, [r1, #20]
 8005bc4:	600f      	str	r7, [r1, #0]
 8005bc6:	bf18      	it	ne
 8005bc8:	2300      	movne	r3, #0
 8005bca:	eba6 0807 	sub.w	r8, r6, r7
 8005bce:	608b      	str	r3, [r1, #8]
 8005bd0:	f1b8 0f00 	cmp.w	r8, #0
 8005bd4:	dde9      	ble.n	8005baa <__sflush_r+0xae>
 8005bd6:	6a21      	ldr	r1, [r4, #32]
 8005bd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005bda:	4643      	mov	r3, r8
 8005bdc:	463a      	mov	r2, r7
 8005bde:	4628      	mov	r0, r5
 8005be0:	47b0      	blx	r6
 8005be2:	2800      	cmp	r0, #0
 8005be4:	dc08      	bgt.n	8005bf8 <__sflush_r+0xfc>
 8005be6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bee:	81a3      	strh	r3, [r4, #12]
 8005bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bf8:	4407      	add	r7, r0
 8005bfa:	eba8 0800 	sub.w	r8, r8, r0
 8005bfe:	e7e7      	b.n	8005bd0 <__sflush_r+0xd4>
 8005c00:	20400001 	.word	0x20400001

08005c04 <_fflush_r>:
 8005c04:	b538      	push	{r3, r4, r5, lr}
 8005c06:	690b      	ldr	r3, [r1, #16]
 8005c08:	4605      	mov	r5, r0
 8005c0a:	460c      	mov	r4, r1
 8005c0c:	b913      	cbnz	r3, 8005c14 <_fflush_r+0x10>
 8005c0e:	2500      	movs	r5, #0
 8005c10:	4628      	mov	r0, r5
 8005c12:	bd38      	pop	{r3, r4, r5, pc}
 8005c14:	b118      	cbz	r0, 8005c1e <_fflush_r+0x1a>
 8005c16:	6a03      	ldr	r3, [r0, #32]
 8005c18:	b90b      	cbnz	r3, 8005c1e <_fflush_r+0x1a>
 8005c1a:	f7ff f967 	bl	8004eec <__sinit>
 8005c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d0f3      	beq.n	8005c0e <_fflush_r+0xa>
 8005c26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c28:	07d0      	lsls	r0, r2, #31
 8005c2a:	d404      	bmi.n	8005c36 <_fflush_r+0x32>
 8005c2c:	0599      	lsls	r1, r3, #22
 8005c2e:	d402      	bmi.n	8005c36 <_fflush_r+0x32>
 8005c30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c32:	f7ff fb76 	bl	8005322 <__retarget_lock_acquire_recursive>
 8005c36:	4628      	mov	r0, r5
 8005c38:	4621      	mov	r1, r4
 8005c3a:	f7ff ff5f 	bl	8005afc <__sflush_r>
 8005c3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c40:	07da      	lsls	r2, r3, #31
 8005c42:	4605      	mov	r5, r0
 8005c44:	d4e4      	bmi.n	8005c10 <_fflush_r+0xc>
 8005c46:	89a3      	ldrh	r3, [r4, #12]
 8005c48:	059b      	lsls	r3, r3, #22
 8005c4a:	d4e1      	bmi.n	8005c10 <_fflush_r+0xc>
 8005c4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c4e:	f7ff fb69 	bl	8005324 <__retarget_lock_release_recursive>
 8005c52:	e7dd      	b.n	8005c10 <_fflush_r+0xc>

08005c54 <__swhatbuf_r>:
 8005c54:	b570      	push	{r4, r5, r6, lr}
 8005c56:	460c      	mov	r4, r1
 8005c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c5c:	2900      	cmp	r1, #0
 8005c5e:	b096      	sub	sp, #88	@ 0x58
 8005c60:	4615      	mov	r5, r2
 8005c62:	461e      	mov	r6, r3
 8005c64:	da0d      	bge.n	8005c82 <__swhatbuf_r+0x2e>
 8005c66:	89a3      	ldrh	r3, [r4, #12]
 8005c68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c6c:	f04f 0100 	mov.w	r1, #0
 8005c70:	bf14      	ite	ne
 8005c72:	2340      	movne	r3, #64	@ 0x40
 8005c74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c78:	2000      	movs	r0, #0
 8005c7a:	6031      	str	r1, [r6, #0]
 8005c7c:	602b      	str	r3, [r5, #0]
 8005c7e:	b016      	add	sp, #88	@ 0x58
 8005c80:	bd70      	pop	{r4, r5, r6, pc}
 8005c82:	466a      	mov	r2, sp
 8005c84:	f000 f862 	bl	8005d4c <_fstat_r>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	dbec      	blt.n	8005c66 <__swhatbuf_r+0x12>
 8005c8c:	9901      	ldr	r1, [sp, #4]
 8005c8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c96:	4259      	negs	r1, r3
 8005c98:	4159      	adcs	r1, r3
 8005c9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c9e:	e7eb      	b.n	8005c78 <__swhatbuf_r+0x24>

08005ca0 <__smakebuf_r>:
 8005ca0:	898b      	ldrh	r3, [r1, #12]
 8005ca2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ca4:	079d      	lsls	r5, r3, #30
 8005ca6:	4606      	mov	r6, r0
 8005ca8:	460c      	mov	r4, r1
 8005caa:	d507      	bpl.n	8005cbc <__smakebuf_r+0x1c>
 8005cac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005cb0:	6023      	str	r3, [r4, #0]
 8005cb2:	6123      	str	r3, [r4, #16]
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	6163      	str	r3, [r4, #20]
 8005cb8:	b003      	add	sp, #12
 8005cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cbc:	ab01      	add	r3, sp, #4
 8005cbe:	466a      	mov	r2, sp
 8005cc0:	f7ff ffc8 	bl	8005c54 <__swhatbuf_r>
 8005cc4:	9f00      	ldr	r7, [sp, #0]
 8005cc6:	4605      	mov	r5, r0
 8005cc8:	4639      	mov	r1, r7
 8005cca:	4630      	mov	r0, r6
 8005ccc:	f7ff fba6 	bl	800541c <_malloc_r>
 8005cd0:	b948      	cbnz	r0, 8005ce6 <__smakebuf_r+0x46>
 8005cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cd6:	059a      	lsls	r2, r3, #22
 8005cd8:	d4ee      	bmi.n	8005cb8 <__smakebuf_r+0x18>
 8005cda:	f023 0303 	bic.w	r3, r3, #3
 8005cde:	f043 0302 	orr.w	r3, r3, #2
 8005ce2:	81a3      	strh	r3, [r4, #12]
 8005ce4:	e7e2      	b.n	8005cac <__smakebuf_r+0xc>
 8005ce6:	89a3      	ldrh	r3, [r4, #12]
 8005ce8:	6020      	str	r0, [r4, #0]
 8005cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cee:	81a3      	strh	r3, [r4, #12]
 8005cf0:	9b01      	ldr	r3, [sp, #4]
 8005cf2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005cf6:	b15b      	cbz	r3, 8005d10 <__smakebuf_r+0x70>
 8005cf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cfc:	4630      	mov	r0, r6
 8005cfe:	f000 f837 	bl	8005d70 <_isatty_r>
 8005d02:	b128      	cbz	r0, 8005d10 <__smakebuf_r+0x70>
 8005d04:	89a3      	ldrh	r3, [r4, #12]
 8005d06:	f023 0303 	bic.w	r3, r3, #3
 8005d0a:	f043 0301 	orr.w	r3, r3, #1
 8005d0e:	81a3      	strh	r3, [r4, #12]
 8005d10:	89a3      	ldrh	r3, [r4, #12]
 8005d12:	431d      	orrs	r5, r3
 8005d14:	81a5      	strh	r5, [r4, #12]
 8005d16:	e7cf      	b.n	8005cb8 <__smakebuf_r+0x18>

08005d18 <memmove>:
 8005d18:	4288      	cmp	r0, r1
 8005d1a:	b510      	push	{r4, lr}
 8005d1c:	eb01 0402 	add.w	r4, r1, r2
 8005d20:	d902      	bls.n	8005d28 <memmove+0x10>
 8005d22:	4284      	cmp	r4, r0
 8005d24:	4623      	mov	r3, r4
 8005d26:	d807      	bhi.n	8005d38 <memmove+0x20>
 8005d28:	1e43      	subs	r3, r0, #1
 8005d2a:	42a1      	cmp	r1, r4
 8005d2c:	d008      	beq.n	8005d40 <memmove+0x28>
 8005d2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d36:	e7f8      	b.n	8005d2a <memmove+0x12>
 8005d38:	4402      	add	r2, r0
 8005d3a:	4601      	mov	r1, r0
 8005d3c:	428a      	cmp	r2, r1
 8005d3e:	d100      	bne.n	8005d42 <memmove+0x2a>
 8005d40:	bd10      	pop	{r4, pc}
 8005d42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d4a:	e7f7      	b.n	8005d3c <memmove+0x24>

08005d4c <_fstat_r>:
 8005d4c:	b538      	push	{r3, r4, r5, lr}
 8005d4e:	4d07      	ldr	r5, [pc, #28]	@ (8005d6c <_fstat_r+0x20>)
 8005d50:	2300      	movs	r3, #0
 8005d52:	4604      	mov	r4, r0
 8005d54:	4608      	mov	r0, r1
 8005d56:	4611      	mov	r1, r2
 8005d58:	602b      	str	r3, [r5, #0]
 8005d5a:	f7fa ffbc 	bl	8000cd6 <_fstat>
 8005d5e:	1c43      	adds	r3, r0, #1
 8005d60:	d102      	bne.n	8005d68 <_fstat_r+0x1c>
 8005d62:	682b      	ldr	r3, [r5, #0]
 8005d64:	b103      	cbz	r3, 8005d68 <_fstat_r+0x1c>
 8005d66:	6023      	str	r3, [r4, #0]
 8005d68:	bd38      	pop	{r3, r4, r5, pc}
 8005d6a:	bf00      	nop
 8005d6c:	20001518 	.word	0x20001518

08005d70 <_isatty_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	4d06      	ldr	r5, [pc, #24]	@ (8005d8c <_isatty_r+0x1c>)
 8005d74:	2300      	movs	r3, #0
 8005d76:	4604      	mov	r4, r0
 8005d78:	4608      	mov	r0, r1
 8005d7a:	602b      	str	r3, [r5, #0]
 8005d7c:	f7fa ffbb 	bl	8000cf6 <_isatty>
 8005d80:	1c43      	adds	r3, r0, #1
 8005d82:	d102      	bne.n	8005d8a <_isatty_r+0x1a>
 8005d84:	682b      	ldr	r3, [r5, #0]
 8005d86:	b103      	cbz	r3, 8005d8a <_isatty_r+0x1a>
 8005d88:	6023      	str	r3, [r4, #0]
 8005d8a:	bd38      	pop	{r3, r4, r5, pc}
 8005d8c:	20001518 	.word	0x20001518

08005d90 <_sbrk_r>:
 8005d90:	b538      	push	{r3, r4, r5, lr}
 8005d92:	4d06      	ldr	r5, [pc, #24]	@ (8005dac <_sbrk_r+0x1c>)
 8005d94:	2300      	movs	r3, #0
 8005d96:	4604      	mov	r4, r0
 8005d98:	4608      	mov	r0, r1
 8005d9a:	602b      	str	r3, [r5, #0]
 8005d9c:	f7fa ffc4 	bl	8000d28 <_sbrk>
 8005da0:	1c43      	adds	r3, r0, #1
 8005da2:	d102      	bne.n	8005daa <_sbrk_r+0x1a>
 8005da4:	682b      	ldr	r3, [r5, #0]
 8005da6:	b103      	cbz	r3, 8005daa <_sbrk_r+0x1a>
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	bd38      	pop	{r3, r4, r5, pc}
 8005dac:	20001518 	.word	0x20001518

08005db0 <_realloc_r>:
 8005db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005db4:	4607      	mov	r7, r0
 8005db6:	4614      	mov	r4, r2
 8005db8:	460d      	mov	r5, r1
 8005dba:	b921      	cbnz	r1, 8005dc6 <_realloc_r+0x16>
 8005dbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc0:	4611      	mov	r1, r2
 8005dc2:	f7ff bb2b 	b.w	800541c <_malloc_r>
 8005dc6:	b92a      	cbnz	r2, 8005dd4 <_realloc_r+0x24>
 8005dc8:	f7ff fabc 	bl	8005344 <_free_r>
 8005dcc:	4625      	mov	r5, r4
 8005dce:	4628      	mov	r0, r5
 8005dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dd4:	f000 f81a 	bl	8005e0c <_malloc_usable_size_r>
 8005dd8:	4284      	cmp	r4, r0
 8005dda:	4606      	mov	r6, r0
 8005ddc:	d802      	bhi.n	8005de4 <_realloc_r+0x34>
 8005dde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005de2:	d8f4      	bhi.n	8005dce <_realloc_r+0x1e>
 8005de4:	4621      	mov	r1, r4
 8005de6:	4638      	mov	r0, r7
 8005de8:	f7ff fb18 	bl	800541c <_malloc_r>
 8005dec:	4680      	mov	r8, r0
 8005dee:	b908      	cbnz	r0, 8005df4 <_realloc_r+0x44>
 8005df0:	4645      	mov	r5, r8
 8005df2:	e7ec      	b.n	8005dce <_realloc_r+0x1e>
 8005df4:	42b4      	cmp	r4, r6
 8005df6:	4622      	mov	r2, r4
 8005df8:	4629      	mov	r1, r5
 8005dfa:	bf28      	it	cs
 8005dfc:	4632      	movcs	r2, r6
 8005dfe:	f7ff fa92 	bl	8005326 <memcpy>
 8005e02:	4629      	mov	r1, r5
 8005e04:	4638      	mov	r0, r7
 8005e06:	f7ff fa9d 	bl	8005344 <_free_r>
 8005e0a:	e7f1      	b.n	8005df0 <_realloc_r+0x40>

08005e0c <_malloc_usable_size_r>:
 8005e0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e10:	1f18      	subs	r0, r3, #4
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	bfbc      	itt	lt
 8005e16:	580b      	ldrlt	r3, [r1, r0]
 8005e18:	18c0      	addlt	r0, r0, r3
 8005e1a:	4770      	bx	lr

08005e1c <_init>:
 8005e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1e:	bf00      	nop
 8005e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e22:	bc08      	pop	{r3}
 8005e24:	469e      	mov	lr, r3
 8005e26:	4770      	bx	lr

08005e28 <_fini>:
 8005e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e2a:	bf00      	nop
 8005e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e2e:	bc08      	pop	{r3}
 8005e30:	469e      	mov	lr, r3
 8005e32:	4770      	bx	lr
