$version Generated by VerilatedVcd $end
$date Sat Oct 15 16:53:31 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $scope module bug_tb $end
   $var wire 32 * CLOCK_CYCLE [31:0] $end
   $var wire 32 ) CLOCK_HALF_PERIOD [31:0] $end
   $var wire  1 ( clk $end
   $var wire  1 # rst $end
   $var wire  1 $ varA $end
   $var wire  1 % varB $end
   $var wire  1 & varC $end
   $var wire  1 ' varD $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
0&
0'
0(
b00000000000000000000000000000101 )
b00000000000000000000000000001010 *
#5
1(
#10
0(
#15
1(
#20
