// Seed: 478564167
module module_0 ();
  assign id_1 = id_1;
  logic [7:0] id_2 = id_1[1 : 1];
  always begin
    assume ((1 ? id_2[1] : 1));
  end
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    output tri id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    output uwire id_8,
    input wand id_9,
    input wire id_10,
    input wor id_11,
    input uwire id_12,
    output wire id_13,
    input tri1 id_14,
    output tri1 id_15
);
  assign id_0 = id_10;
  module_0();
endmodule
