{
	"label": "06. RISC-V Interrupts and Exceptions",
	"position": 6,
	"link": {
		"type": "generated-index",
		"description": "Master RISC-V interrupt and exception architecture, including interrupt controller (PLIC/CLINT), exception handling mechanisms, and interrupt prioritization."
	}
}
