# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../intelight.srcs/sources_1/new/enable_file.v" \
"../../../../intelight.srcs/sources_1/new/register_file.v" \
"../../../../intelight.srcs/sources_1/new/arith_file.v" \
"../../../../intelight.srcs/sources_1/new/mux_file.v" \
"../../../../intelight.srcs/sources_1/new/SD.v" \
"../../../../intelight.srcs/sources_1/new/max_file.v" \
"../../../../intelight.srcs/sources_1/new/RD.v" \
"../../../../intelight.srcs/sources_1/new/PG.v" \
"../../../../intelight.srcs/sources_1/new/QA.v" \
"../../../../intelight.srcs/sources_1/new/CU.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" \
"../../../../intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" \
"../../../../intelight.ip_user_files/bd/system/sim/system.v" \
"../../../../intelight.srcs/sim_1/new/system_wrapper_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
