{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708134551906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708134551907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 22:49:11 2024 " "Processing started: Fri Feb 16 22:49:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708134551907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134551907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134551907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708134552437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708134552437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl3.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL3 " "Found entity 1: PBL3" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file d_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg " "Found entity 1: decod_numeros_7seg" {  } { { "decod_numeros_7seg.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/MUX_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_4 " "Found entity 1: decod_2_4" {  } { { "decod_2_4.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_display.v 0 0 " "Found 0 design units, including 0 entities, in source file modulo_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_desc_lim2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_desc_lim2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_desc_lim2 " "Found entity 1: contador_2bit_desc_lim2" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_desc_lim2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_desc_lim5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_desc_lim5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_desc_lim5 " "Found entity 1: contador_4bit_desc_lim5" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_desc_lim5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bit_padrao.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bit_padrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bit_padrao " "Found entity 1: contador_3bit_padrao" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_3bit_padrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a9.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a9.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a9 " "Found entity 1: decod_numeros_7seg_0a9" {  } { { "decod_numeros_7seg_0a9.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg_0a9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a3.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a3 " "Found entity 1: decod_numeros_7seg_0a3" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg_0a3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_asc_lim9.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_asc_lim9.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_asc_lim9 " "Found entity 1: contador_4bit_asc_lim9" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_asc_lim9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_asc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_asc " "Found entity 1: contador_2bit_asc" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_asc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file div_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clock " "Found entity 1: div_clock" {  } { { "div_clock.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/div_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134562573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134562573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "recarga_auto PBL3.v(27) " "Verilog HDL Implicit Net warning at PBL3.v(27): created implicit net for \"recarga_auto\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_recaregar PBL3.v(30) " "Verilog HDL Implicit Net warning at PBL3.v(30): created implicit net for \"pode_recaregar\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_zerada PBL3.v(31) " "Verilog HDL Implicit Net warning at PBL3.v(31): created implicit net for \"r_zerada\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_diminuir PBL3.v(32) " "Verilog HDL Implicit Net warning at PBL3.v(32): created implicit net for \"pode_diminuir\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_r PBL3.v(39) " "Verilog HDL Implicit Net warning at PBL3.v(39): created implicit net for \"unidade_completa_r\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minimo_rolhas PBL3.v(40) " "Verilog HDL Implicit Net warning at PBL3.v(40): created implicit net for \"minimo_rolhas\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_g PBL3.v(61) " "Verilog HDL Implicit Net warning at PBL3.v(61): created implicit net for \"unidade_completa_g\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL3 " "Elaborating entity \"PBL3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708134562630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:divisor " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:divisor\"" {  } { { "PBL3.v" "divisor" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 div_clock.v(24) " "Verilog HDL assignment warning at div_clock.v(24): truncated value with size 32 to match size of target (14)" {  } { { "div_clock.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/div_clock.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134562647 "|PBL3|div_clock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3bit_padrao contador_3bit_padrao:recargas_disponiveis " "Elaborating entity \"contador_3bit_padrao\" for hierarchy \"contador_3bit_padrao:recargas_disponiveis\"" {  } { { "PBL3.v" "recargas_disponiveis" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_3bit_padrao.v(13) " "Verilog HDL assignment warning at contador_3bit_padrao.v(13): truncated value with size 32 to match size of target (3)" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_3bit_padrao.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134562649 "|PBL3|contador_3bit_padrao:recargas_disponiveis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_desc_lim5 contador_4bit_desc_lim5:cont_unidade_rolha " "Elaborating entity \"contador_4bit_desc_lim5\" for hierarchy \"contador_4bit_desc_lim5:cont_unidade_rolha\"" {  } { { "PBL3.v" "cont_unidade_rolha" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_desc_lim5.v(24) " "Verilog HDL assignment warning at contador_4bit_desc_lim5.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_desc_lim5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134562650 "|PBL3|contador_4bit_desc_lim5:cont_unidade_rolha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bit_desc_lim2 contador_2bit_desc_lim2:cont_dezena_rolha " "Elaborating entity \"contador_2bit_desc_lim2\" for hierarchy \"contador_2bit_desc_lim2:cont_dezena_rolha\"" {  } { { "PBL3.v" "cont_dezena_rolha" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_2bit_desc_lim2.v(24) " "Verilog HDL assignment warning at contador_2bit_desc_lim2.v(24): truncated value with size 32 to match size of target (2)" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_desc_lim2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134562651 "|PBL3|contador_2bit_desc_lim2:teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_numeros_7seg_0a9 decod_numeros_7seg_0a9:decod_unidade_r " "Elaborating entity \"decod_numeros_7seg_0a9\" for hierarchy \"decod_numeros_7seg_0a9:decod_unidade_r\"" {  } { { "PBL3.v" "decod_unidade_r" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_numeros_7seg_0a3 decod_numeros_7seg_0a3:decod_dezena_r " "Elaborating entity \"decod_numeros_7seg_0a3\" for hierarchy \"decod_numeros_7seg_0a3:decod_dezena_r\"" {  } { { "PBL3.v" "decod_dezena_r" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562653 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sB decod_numeros_7seg_0a3.v(3) " "Output port \"sB\" at decod_numeros_7seg_0a3.v(3) has no driver" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg_0a3.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708134562654 "|PBL3|decod_numeros_7seg_0a3:decod_dezena_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_asc_lim9 contador_4bit_asc_lim9:cont_unidade_gar " "Elaborating entity \"contador_4bit_asc_lim9\" for hierarchy \"contador_4bit_asc_lim9:cont_unidade_gar\"" {  } { { "PBL3.v" "cont_unidade_gar" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_asc_lim9.v(24) " "Verilog HDL assignment warning at contador_4bit_asc_lim9.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_asc_lim9.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134562655 "|PBL3|contador_4bit_asc_lim9:cont_unidade_gar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bit_asc contador_2bit_asc:cont_dig_7seg " "Elaborating entity \"contador_2bit_asc\" for hierarchy \"contador_2bit_asc:cont_dig_7seg\"" {  } { { "PBL3.v" "cont_dig_7seg" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_2bit_asc.v(24) " "Verilog HDL assignment warning at contador_2bit_asc.v(24): truncated value with size 32 to match size of target (2)" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_asc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134562657 "|PBL3|contador_2bit_asc:cont_dig_7seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_4 decod_2_4:decod_dig_7seg " "Elaborating entity \"decod_2_4\" for hierarchy \"decod_2_4:decod_dig_7seg\"" {  } { { "PBL3.v" "decod_dig_7seg" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 MUX_4_1:mux_4_1_7seg " "Elaborating entity \"MUX_4_1\" for hierarchy \"MUX_4_1:mux_4_1_7seg\"" {  } { { "PBL3.v" "mux_4_1_7seg" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134562659 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708134562882 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_desc_lim2.v" 15 -1 0 } } { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_desc_lim5.v" 15 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708134562922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708134562950 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708134562950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708134562950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708134562950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708134563009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 22:49:23 2024 " "Processing ended: Fri Feb 16 22:49:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708134563009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708134563009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708134563009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134563009 ""}
