# Traffic Control on FPGA
A system verilog-based FPGA project simulating a smart traffic light controller, built for the BASYS3 board.
## Features
- ðŸš¥  traffic control logic.
- ðŸŸ¢ open to improvement finite state machines for efficient state transitions.
- âš¡ Hardware-specific optimizations for BASYS3 FPGA.

![GitHub repo size](https://img.shields.io/github/repo-size/username/repo)
![GitHub last commit](https://img.shields.io/github/last-commit/username/repo)
![GitHub stars](https://img.shields.io/github/stars/username/repo?style=social)

- ## Table of Contents
1. [Introduction](#introduction)
2. [Getting Started](#getting-started)
3. [Installation](#installation)
4. [Usage](#usage)
5. [Architecture](#architecture)
6. [Contributing](#contributing)
7. [License](#license)
