
BSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d0c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08006ed4  08006ed4  00016ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ef4  08006ef4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006ef4  08006ef4  00016ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006efc  08006efc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006efc  08006efc  00016efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f00  08006f00  00016f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  2000000c  08006f10  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08006f10  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e03  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f8  00000000  00000000  00033e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00036638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  00037640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002641a  00000000  00000000  00038550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000137a5  00000000  00000000  0005e96a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef9e5  00000000  00000000  0007210f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00161af4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000445c  00000000  00000000  00161b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08006ebc 	.word	0x08006ebc

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	08006ebc 	.word	0x08006ebc

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2iz>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009ac:	d215      	bcs.n	80009da <__aeabi_d2iz+0x36>
 80009ae:	d511      	bpl.n	80009d4 <__aeabi_d2iz+0x30>
 80009b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b8:	d912      	bls.n	80009e0 <__aeabi_d2iz+0x3c>
 80009ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009ca:	fa23 f002 	lsr.w	r0, r3, r2
 80009ce:	bf18      	it	ne
 80009d0:	4240      	negne	r0, r0
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009de:	d105      	bne.n	80009ec <__aeabi_d2iz+0x48>
 80009e0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009e4:	bf08      	it	eq
 80009e6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop

080009f4 <__aeabi_d2uiz>:
 80009f4:	004a      	lsls	r2, r1, #1
 80009f6:	d211      	bcs.n	8000a1c <__aeabi_d2uiz+0x28>
 80009f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009fc:	d211      	bcs.n	8000a22 <__aeabi_d2uiz+0x2e>
 80009fe:	d50d      	bpl.n	8000a1c <__aeabi_d2uiz+0x28>
 8000a00:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a04:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a08:	d40e      	bmi.n	8000a28 <__aeabi_d2uiz+0x34>
 8000a0a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a12:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a16:	fa23 f002 	lsr.w	r0, r3, r2
 8000a1a:	4770      	bx	lr
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a26:	d102      	bne.n	8000a2e <__aeabi_d2uiz+0x3a>
 8000a28:	f04f 30ff 	mov.w	r0, #4294967295
 8000a2c:	4770      	bx	lr
 8000a2e:	f04f 0000 	mov.w	r0, #0
 8000a32:	4770      	bx	lr

08000a34 <__aeabi_uldivmod>:
 8000a34:	b953      	cbnz	r3, 8000a4c <__aeabi_uldivmod+0x18>
 8000a36:	b94a      	cbnz	r2, 8000a4c <__aeabi_uldivmod+0x18>
 8000a38:	2900      	cmp	r1, #0
 8000a3a:	bf08      	it	eq
 8000a3c:	2800      	cmpeq	r0, #0
 8000a3e:	bf1c      	itt	ne
 8000a40:	f04f 31ff 	movne.w	r1, #4294967295
 8000a44:	f04f 30ff 	movne.w	r0, #4294967295
 8000a48:	f000 b974 	b.w	8000d34 <__aeabi_idiv0>
 8000a4c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a50:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a54:	f000 f806 	bl	8000a64 <__udivmoddi4>
 8000a58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a60:	b004      	add	sp, #16
 8000a62:	4770      	bx	lr

08000a64 <__udivmoddi4>:
 8000a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a68:	9d08      	ldr	r5, [sp, #32]
 8000a6a:	4604      	mov	r4, r0
 8000a6c:	468e      	mov	lr, r1
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d14d      	bne.n	8000b0e <__udivmoddi4+0xaa>
 8000a72:	428a      	cmp	r2, r1
 8000a74:	4694      	mov	ip, r2
 8000a76:	d969      	bls.n	8000b4c <__udivmoddi4+0xe8>
 8000a78:	fab2 f282 	clz	r2, r2
 8000a7c:	b152      	cbz	r2, 8000a94 <__udivmoddi4+0x30>
 8000a7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000a82:	f1c2 0120 	rsb	r1, r2, #32
 8000a86:	fa20 f101 	lsr.w	r1, r0, r1
 8000a8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000a92:	4094      	lsls	r4, r2
 8000a94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a98:	0c21      	lsrs	r1, r4, #16
 8000a9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000a9e:	fa1f f78c 	uxth.w	r7, ip
 8000aa2:	fb08 e316 	mls	r3, r8, r6, lr
 8000aa6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000aaa:	fb06 f107 	mul.w	r1, r6, r7
 8000aae:	4299      	cmp	r1, r3
 8000ab0:	d90a      	bls.n	8000ac8 <__udivmoddi4+0x64>
 8000ab2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ab6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000aba:	f080 811f 	bcs.w	8000cfc <__udivmoddi4+0x298>
 8000abe:	4299      	cmp	r1, r3
 8000ac0:	f240 811c 	bls.w	8000cfc <__udivmoddi4+0x298>
 8000ac4:	3e02      	subs	r6, #2
 8000ac6:	4463      	add	r3, ip
 8000ac8:	1a5b      	subs	r3, r3, r1
 8000aca:	b2a4      	uxth	r4, r4
 8000acc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ad0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ad4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ad8:	fb00 f707 	mul.w	r7, r0, r7
 8000adc:	42a7      	cmp	r7, r4
 8000ade:	d90a      	bls.n	8000af6 <__udivmoddi4+0x92>
 8000ae0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ae4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ae8:	f080 810a 	bcs.w	8000d00 <__udivmoddi4+0x29c>
 8000aec:	42a7      	cmp	r7, r4
 8000aee:	f240 8107 	bls.w	8000d00 <__udivmoddi4+0x29c>
 8000af2:	4464      	add	r4, ip
 8000af4:	3802      	subs	r0, #2
 8000af6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000afa:	1be4      	subs	r4, r4, r7
 8000afc:	2600      	movs	r6, #0
 8000afe:	b11d      	cbz	r5, 8000b08 <__udivmoddi4+0xa4>
 8000b00:	40d4      	lsrs	r4, r2
 8000b02:	2300      	movs	r3, #0
 8000b04:	e9c5 4300 	strd	r4, r3, [r5]
 8000b08:	4631      	mov	r1, r6
 8000b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b0e:	428b      	cmp	r3, r1
 8000b10:	d909      	bls.n	8000b26 <__udivmoddi4+0xc2>
 8000b12:	2d00      	cmp	r5, #0
 8000b14:	f000 80ef 	beq.w	8000cf6 <__udivmoddi4+0x292>
 8000b18:	2600      	movs	r6, #0
 8000b1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000b1e:	4630      	mov	r0, r6
 8000b20:	4631      	mov	r1, r6
 8000b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b26:	fab3 f683 	clz	r6, r3
 8000b2a:	2e00      	cmp	r6, #0
 8000b2c:	d14a      	bne.n	8000bc4 <__udivmoddi4+0x160>
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d302      	bcc.n	8000b38 <__udivmoddi4+0xd4>
 8000b32:	4282      	cmp	r2, r0
 8000b34:	f200 80f9 	bhi.w	8000d2a <__udivmoddi4+0x2c6>
 8000b38:	1a84      	subs	r4, r0, r2
 8000b3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b3e:	2001      	movs	r0, #1
 8000b40:	469e      	mov	lr, r3
 8000b42:	2d00      	cmp	r5, #0
 8000b44:	d0e0      	beq.n	8000b08 <__udivmoddi4+0xa4>
 8000b46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b4a:	e7dd      	b.n	8000b08 <__udivmoddi4+0xa4>
 8000b4c:	b902      	cbnz	r2, 8000b50 <__udivmoddi4+0xec>
 8000b4e:	deff      	udf	#255	; 0xff
 8000b50:	fab2 f282 	clz	r2, r2
 8000b54:	2a00      	cmp	r2, #0
 8000b56:	f040 8092 	bne.w	8000c7e <__udivmoddi4+0x21a>
 8000b5a:	eba1 010c 	sub.w	r1, r1, ip
 8000b5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b62:	fa1f fe8c 	uxth.w	lr, ip
 8000b66:	2601      	movs	r6, #1
 8000b68:	0c20      	lsrs	r0, r4, #16
 8000b6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000b72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b76:	fb0e f003 	mul.w	r0, lr, r3
 8000b7a:	4288      	cmp	r0, r1
 8000b7c:	d908      	bls.n	8000b90 <__udivmoddi4+0x12c>
 8000b7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000b82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000b86:	d202      	bcs.n	8000b8e <__udivmoddi4+0x12a>
 8000b88:	4288      	cmp	r0, r1
 8000b8a:	f200 80cb 	bhi.w	8000d24 <__udivmoddi4+0x2c0>
 8000b8e:	4643      	mov	r3, r8
 8000b90:	1a09      	subs	r1, r1, r0
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b98:	fb07 1110 	mls	r1, r7, r0, r1
 8000b9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ba0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ba4:	45a6      	cmp	lr, r4
 8000ba6:	d908      	bls.n	8000bba <__udivmoddi4+0x156>
 8000ba8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bb0:	d202      	bcs.n	8000bb8 <__udivmoddi4+0x154>
 8000bb2:	45a6      	cmp	lr, r4
 8000bb4:	f200 80bb 	bhi.w	8000d2e <__udivmoddi4+0x2ca>
 8000bb8:	4608      	mov	r0, r1
 8000bba:	eba4 040e 	sub.w	r4, r4, lr
 8000bbe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000bc2:	e79c      	b.n	8000afe <__udivmoddi4+0x9a>
 8000bc4:	f1c6 0720 	rsb	r7, r6, #32
 8000bc8:	40b3      	lsls	r3, r6
 8000bca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bce:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bd2:	fa20 f407 	lsr.w	r4, r0, r7
 8000bd6:	fa01 f306 	lsl.w	r3, r1, r6
 8000bda:	431c      	orrs	r4, r3
 8000bdc:	40f9      	lsrs	r1, r7
 8000bde:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000be2:	fa00 f306 	lsl.w	r3, r0, r6
 8000be6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bea:	0c20      	lsrs	r0, r4, #16
 8000bec:	fa1f fe8c 	uxth.w	lr, ip
 8000bf0:	fb09 1118 	mls	r1, r9, r8, r1
 8000bf4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bf8:	fb08 f00e 	mul.w	r0, r8, lr
 8000bfc:	4288      	cmp	r0, r1
 8000bfe:	fa02 f206 	lsl.w	r2, r2, r6
 8000c02:	d90b      	bls.n	8000c1c <__udivmoddi4+0x1b8>
 8000c04:	eb1c 0101 	adds.w	r1, ip, r1
 8000c08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c0c:	f080 8088 	bcs.w	8000d20 <__udivmoddi4+0x2bc>
 8000c10:	4288      	cmp	r0, r1
 8000c12:	f240 8085 	bls.w	8000d20 <__udivmoddi4+0x2bc>
 8000c16:	f1a8 0802 	sub.w	r8, r8, #2
 8000c1a:	4461      	add	r1, ip
 8000c1c:	1a09      	subs	r1, r1, r0
 8000c1e:	b2a4      	uxth	r4, r4
 8000c20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c24:	fb09 1110 	mls	r1, r9, r0, r1
 8000c28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c30:	458e      	cmp	lr, r1
 8000c32:	d908      	bls.n	8000c46 <__udivmoddi4+0x1e2>
 8000c34:	eb1c 0101 	adds.w	r1, ip, r1
 8000c38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c3c:	d26c      	bcs.n	8000d18 <__udivmoddi4+0x2b4>
 8000c3e:	458e      	cmp	lr, r1
 8000c40:	d96a      	bls.n	8000d18 <__udivmoddi4+0x2b4>
 8000c42:	3802      	subs	r0, #2
 8000c44:	4461      	add	r1, ip
 8000c46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000c4e:	eba1 010e 	sub.w	r1, r1, lr
 8000c52:	42a1      	cmp	r1, r4
 8000c54:	46c8      	mov	r8, r9
 8000c56:	46a6      	mov	lr, r4
 8000c58:	d356      	bcc.n	8000d08 <__udivmoddi4+0x2a4>
 8000c5a:	d053      	beq.n	8000d04 <__udivmoddi4+0x2a0>
 8000c5c:	b15d      	cbz	r5, 8000c76 <__udivmoddi4+0x212>
 8000c5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000c62:	eb61 010e 	sbc.w	r1, r1, lr
 8000c66:	fa01 f707 	lsl.w	r7, r1, r7
 8000c6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000c6e:	40f1      	lsrs	r1, r6
 8000c70:	431f      	orrs	r7, r3
 8000c72:	e9c5 7100 	strd	r7, r1, [r5]
 8000c76:	2600      	movs	r6, #0
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	f1c2 0320 	rsb	r3, r2, #32
 8000c82:	40d8      	lsrs	r0, r3
 8000c84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c88:	fa21 f303 	lsr.w	r3, r1, r3
 8000c8c:	4091      	lsls	r1, r2
 8000c8e:	4301      	orrs	r1, r0
 8000c90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c94:	fa1f fe8c 	uxth.w	lr, ip
 8000c98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000c9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000ca0:	0c0b      	lsrs	r3, r1, #16
 8000ca2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ca6:	fb00 f60e 	mul.w	r6, r0, lr
 8000caa:	429e      	cmp	r6, r3
 8000cac:	fa04 f402 	lsl.w	r4, r4, r2
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0x260>
 8000cb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cba:	d22f      	bcs.n	8000d1c <__udivmoddi4+0x2b8>
 8000cbc:	429e      	cmp	r6, r3
 8000cbe:	d92d      	bls.n	8000d1c <__udivmoddi4+0x2b8>
 8000cc0:	3802      	subs	r0, #2
 8000cc2:	4463      	add	r3, ip
 8000cc4:	1b9b      	subs	r3, r3, r6
 8000cc6:	b289      	uxth	r1, r1
 8000cc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ccc:	fb07 3316 	mls	r3, r7, r6, r3
 8000cd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	d908      	bls.n	8000cee <__udivmoddi4+0x28a>
 8000cdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ce0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ce4:	d216      	bcs.n	8000d14 <__udivmoddi4+0x2b0>
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d914      	bls.n	8000d14 <__udivmoddi4+0x2b0>
 8000cea:	3e02      	subs	r6, #2
 8000cec:	4461      	add	r1, ip
 8000cee:	1ac9      	subs	r1, r1, r3
 8000cf0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000cf4:	e738      	b.n	8000b68 <__udivmoddi4+0x104>
 8000cf6:	462e      	mov	r6, r5
 8000cf8:	4628      	mov	r0, r5
 8000cfa:	e705      	b.n	8000b08 <__udivmoddi4+0xa4>
 8000cfc:	4606      	mov	r6, r0
 8000cfe:	e6e3      	b.n	8000ac8 <__udivmoddi4+0x64>
 8000d00:	4618      	mov	r0, r3
 8000d02:	e6f8      	b.n	8000af6 <__udivmoddi4+0x92>
 8000d04:	454b      	cmp	r3, r9
 8000d06:	d2a9      	bcs.n	8000c5c <__udivmoddi4+0x1f8>
 8000d08:	ebb9 0802 	subs.w	r8, r9, r2
 8000d0c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d10:	3801      	subs	r0, #1
 8000d12:	e7a3      	b.n	8000c5c <__udivmoddi4+0x1f8>
 8000d14:	4646      	mov	r6, r8
 8000d16:	e7ea      	b.n	8000cee <__udivmoddi4+0x28a>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	e794      	b.n	8000c46 <__udivmoddi4+0x1e2>
 8000d1c:	4640      	mov	r0, r8
 8000d1e:	e7d1      	b.n	8000cc4 <__udivmoddi4+0x260>
 8000d20:	46d0      	mov	r8, sl
 8000d22:	e77b      	b.n	8000c1c <__udivmoddi4+0x1b8>
 8000d24:	3b02      	subs	r3, #2
 8000d26:	4461      	add	r1, ip
 8000d28:	e732      	b.n	8000b90 <__udivmoddi4+0x12c>
 8000d2a:	4630      	mov	r0, r6
 8000d2c:	e709      	b.n	8000b42 <__udivmoddi4+0xde>
 8000d2e:	4464      	add	r4, ip
 8000d30:	3802      	subs	r0, #2
 8000d32:	e742      	b.n	8000bba <__udivmoddi4+0x156>

08000d34 <__aeabi_idiv0>:
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop

08000d38 <HAL_TIM_PeriodElapsedCallback>:
extern uint8_t g_uCAN_Rx_Data[8];
extern uint32_t FLAG_RxCplt;


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)//sequence timer. generate per 1ms
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM6)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a0f      	ldr	r2, [pc, #60]	; (8000d84 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d116      	bne.n	8000d78 <HAL_TIM_PeriodElapsedCallback+0x40>
  {
	  gTick++;
 8000d4a:	4b0f      	ldr	r3, [pc, #60]	; (8000d88 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	4a0d      	ldr	r2, [pc, #52]	; (8000d88 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000d52:	6013      	str	r3, [r2, #0]
	  if((gTick%10) == 0){Tick_100ms++;}
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000d56:	6819      	ldr	r1, [r3, #0]
 8000d58:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000d5a:	fba3 2301 	umull	r2, r3, r3, r1
 8000d5e:	08da      	lsrs	r2, r3, #3
 8000d60:	4613      	mov	r3, r2
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	4413      	add	r3, r2
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	1aca      	subs	r2, r1, r3
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	d104      	bne.n	8000d78 <HAL_TIM_PeriodElapsedCallback+0x40>
 8000d6e:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3301      	adds	r3, #1
 8000d74:	4a06      	ldr	r2, [pc, #24]	; (8000d90 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000d76:	6013      	str	r3, [r2, #0]
  }
}
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	40001000 	.word	0x40001000
 8000d88:	20000028 	.word	0x20000028
 8000d8c:	cccccccd 	.word	0xcccccccd
 8000d90:	2000002c 	.word	0x2000002c

08000d94 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == USS_Data1_Pin) {
 8000d9e:	88fb      	ldrh	r3, [r7, #6]
 8000da0:	2b40      	cmp	r3, #64	; 0x40
 8000da2:	d103      	bne.n	8000dac <HAL_GPIO_EXTI_Callback+0x18>
    	USS_end = gTick;
 8000da4:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <HAL_GPIO_EXTI_Callback+0x24>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a04      	ldr	r2, [pc, #16]	; (8000dbc <HAL_GPIO_EXTI_Callback+0x28>)
 8000daa:	6013      	str	r3, [r2, #0]
    }

}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	20000028 	.word	0x20000028
 8000dbc:	20000048 	.word	0x20000048

08000dc0 <controlMotor>:

void controlMotor()
{
 8000dc0:	b598      	push	{r3, r4, r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
    static int count = 0;
    if(motor_sw)
 8000dc4:	4b35      	ldr	r3, [pc, #212]	; (8000e9c <controlMotor+0xdc>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d060      	beq.n	8000e8e <controlMotor+0xce>
    {
        if(motor_disable_flag)
 8000dcc:	4b34      	ldr	r3, [pc, #208]	; (8000ea0 <controlMotor+0xe0>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d004      	beq.n	8000dde <controlMotor+0x1e>
        {
            enable();
 8000dd4:	f001 f8b6 	bl	8001f44 <enable>
            motor_disable_flag = 0;
 8000dd8:	4b31      	ldr	r3, [pc, #196]	; (8000ea0 <controlMotor+0xe0>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
        }
        if(motor_break == 1)
 8000dde:	4b31      	ldr	r3, [pc, #196]	; (8000ea4 <controlMotor+0xe4>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d11e      	bne.n	8000e24 <controlMotor+0x64>
        {
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 8000de6:	4b30      	ldr	r3, [pc, #192]	; (8000ea8 <controlMotor+0xe8>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dee:	4610      	mov	r0, r2
 8000df0:	4619      	mov	r1, r3
 8000df2:	f7ff fdd7 	bl	80009a4 <__aeabi_d2iz>
 8000df6:	4603      	mov	r3, r0
 8000df8:	b21c      	sxth	r4, r3
 8000dfa:	4b2b      	ldr	r3, [pc, #172]	; (8000ea8 <controlMotor+0xe8>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000e02:	4610      	mov	r0, r2
 8000e04:	4619      	mov	r1, r3
 8000e06:	f7ff fdcd 	bl	80009a4 <__aeabi_d2iz>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	b21b      	sxth	r3, r3
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4620      	mov	r0, r4
 8000e12:	f001 f993 	bl	800213c <control>
            motor_break = 2;
 8000e16:	4b23      	ldr	r3, [pc, #140]	; (8000ea4 <controlMotor+0xe4>)
 8000e18:	2202      	movs	r2, #2
 8000e1a:	601a      	str	r2, [r3, #0]
            count = 0;
 8000e1c:	4b23      	ldr	r3, [pc, #140]	; (8000eac <controlMotor+0xec>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
    else
    {
        disable();
        motor_disable_flag = 1;
    }
}
 8000e22:	e039      	b.n	8000e98 <controlMotor+0xd8>
        else if(motor_break == 2)
 8000e24:	4b1f      	ldr	r3, [pc, #124]	; (8000ea4 <controlMotor+0xe4>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d124      	bne.n	8000e76 <controlMotor+0xb6>
            count ++;
 8000e2c:	4b1f      	ldr	r3, [pc, #124]	; (8000eac <controlMotor+0xec>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3301      	adds	r3, #1
 8000e32:	4a1e      	ldr	r2, [pc, #120]	; (8000eac <controlMotor+0xec>)
 8000e34:	6013      	str	r3, [r2, #0]
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 8000e36:	4b1c      	ldr	r3, [pc, #112]	; (8000ea8 <controlMotor+0xe8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e3e:	4610      	mov	r0, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	f7ff fdaf 	bl	80009a4 <__aeabi_d2iz>
 8000e46:	4603      	mov	r3, r0
 8000e48:	b21c      	sxth	r4, r3
 8000e4a:	4b17      	ldr	r3, [pc, #92]	; (8000ea8 <controlMotor+0xe8>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	f7ff fda5 	bl	80009a4 <__aeabi_d2iz>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	b21b      	sxth	r3, r3
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4620      	mov	r0, r4
 8000e62:	f001 f96b 	bl	800213c <control>
            if(count == 20)
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <controlMotor+0xec>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b14      	cmp	r3, #20
 8000e6c:	d114      	bne.n	8000e98 <controlMotor+0xd8>
                motor_break = 3;
 8000e6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ea4 <controlMotor+0xe4>)
 8000e70:	2203      	movs	r2, #3
 8000e72:	601a      	str	r2, [r3, #0]
}
 8000e74:	e010      	b.n	8000e98 <controlMotor+0xd8>
        else if(motor_break == 3)
 8000e76:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <controlMotor+0xe4>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2b03      	cmp	r3, #3
 8000e7c:	d10c      	bne.n	8000e98 <controlMotor+0xd8>
            control(0,0);
 8000e7e:	2100      	movs	r1, #0
 8000e80:	2000      	movs	r0, #0
 8000e82:	f001 f95b 	bl	800213c <control>
            count = 0;
 8000e86:	4b09      	ldr	r3, [pc, #36]	; (8000eac <controlMotor+0xec>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
}
 8000e8c:	e004      	b.n	8000e98 <controlMotor+0xd8>
        disable();
 8000e8e:	f001 f8b9 	bl	8002004 <disable>
        motor_disable_flag = 1;
 8000e92:	4b03      	ldr	r3, [pc, #12]	; (8000ea0 <controlMotor+0xe0>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	601a      	str	r2, [r3, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	bd98      	pop	{r3, r4, r7, pc}
 8000e9c:	2000003c 	.word	0x2000003c
 8000ea0:	20000044 	.word	0x20000044
 8000ea4:	20000040 	.word	0x20000040
 8000ea8:	2000004c 	.word	0x2000004c
 8000eac:	20000054 	.word	0x20000054

08000eb0 <toRPM>:


int toRPM()
{
 8000eb0:	b5b0      	push	{r4, r5, r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
    motor->cmd_motor_rpm_right = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v + (WHEEL_DISTANCE/2)*motor->cmd_w);
 8000eb4:	4b28      	ldr	r3, [pc, #160]	; (8000f58 <toRPM+0xa8>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8000ebc:	4b26      	ldr	r3, [pc, #152]	; (8000f58 <toRPM+0xa8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8000ec4:	a320      	add	r3, pc, #128	; (adr r3, 8000f48 <toRPM+0x98>)
 8000ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eca:	f7ff fb59 	bl	8000580 <__aeabi_dmul>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	4620      	mov	r0, r4
 8000ed4:	4629      	mov	r1, r5
 8000ed6:	f7ff f99d 	bl	8000214 <__adddf3>
 8000eda:	4602      	mov	r2, r0
 8000edc:	460b      	mov	r3, r1
 8000ede:	4610      	mov	r0, r2
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4b1d      	ldr	r3, [pc, #116]	; (8000f58 <toRPM+0xa8>)
 8000ee4:	681c      	ldr	r4, [r3, #0]
 8000ee6:	a31a      	add	r3, pc, #104	; (adr r3, 8000f50 <toRPM+0xa0>)
 8000ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eec:	f7ff fb48 	bl	8000580 <__aeabi_dmul>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	e9c4 2302 	strd	r2, r3, [r4, #8]
    motor->cmd_motor_rpm_left = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v - (WHEEL_DISTANCE/2)*motor->cmd_w);
 8000ef8:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <toRPM+0xa8>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8000f00:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <toRPM+0xa8>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8000f08:	a30f      	add	r3, pc, #60	; (adr r3, 8000f48 <toRPM+0x98>)
 8000f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0e:	f7ff fb37 	bl	8000580 <__aeabi_dmul>
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	4620      	mov	r0, r4
 8000f18:	4629      	mov	r1, r5
 8000f1a:	f7ff f979 	bl	8000210 <__aeabi_dsub>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	460b      	mov	r3, r1
 8000f22:	4610      	mov	r0, r2
 8000f24:	4619      	mov	r1, r3
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <toRPM+0xa8>)
 8000f28:	681c      	ldr	r4, [r3, #0]
 8000f2a:	a309      	add	r3, pc, #36	; (adr r3, 8000f50 <toRPM+0xa0>)
 8000f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f30:	f7ff fb26 	bl	8000580 <__aeabi_dmul>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	e9c4 2300 	strd	r2, r3, [r4]
    return 0;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	bdb0      	pop	{r4, r5, r7, pc}
 8000f42:	bf00      	nop
 8000f44:	f3af 8000 	nop.w
 8000f48:	0e560419 	.word	0x0e560419
 8000f4c:	3fcdb22d 	.word	0x3fcdb22d
 8000f50:	31bcaa49 	.word	0x31bcaa49
 8000f54:	40625d31 	.word	0x40625d31
 8000f58:	2000004c 	.word	0x2000004c

08000f5c <parseCmdvel>:

void parseCmdvel(uint8_t *msg)
{
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
    /*cmd_v lower/cmd_v upper/cmd_w lower/cmd_w upper/ x / x / x / x */
    int16_t temp;
    temp = ((int16_t)msg[0]|(int16_t)msg[1]<<8);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	b21a      	sxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	021b      	lsls	r3, r3, #8
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	4313      	orrs	r3, r2
 8000f76:	81fb      	strh	r3, [r7, #14]
    motor->cmd_v = (double)temp/SIGNIFICANT_FIGURES;
 8000f78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fa95 	bl	80004ac <__aeabi_i2d>
 8000f82:	4b19      	ldr	r3, [pc, #100]	; (8000fe8 <parseCmdvel+0x8c>)
 8000f84:	681c      	ldr	r4, [r3, #0]
 8000f86:	f04f 0200 	mov.w	r2, #0
 8000f8a:	4b18      	ldr	r3, [pc, #96]	; (8000fec <parseCmdvel+0x90>)
 8000f8c:	f7ff fc22 	bl	80007d4 <__aeabi_ddiv>
 8000f90:	4602      	mov	r2, r0
 8000f92:	460b      	mov	r3, r1
 8000f94:	e9c4 2308 	strd	r2, r3, [r4, #32]
    temp = ((int16_t)msg[2]|(int16_t)msg[3]<<8);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	b21a      	sxth	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3303      	adds	r3, #3
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	021b      	lsls	r3, r3, #8
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	81fb      	strh	r3, [r7, #14]
    motor->cmd_w = (double)temp/SIGNIFICANT_FIGURES;
 8000fae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fa7a 	bl	80004ac <__aeabi_i2d>
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	; (8000fe8 <parseCmdvel+0x8c>)
 8000fba:	681c      	ldr	r4, [r3, #0]
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <parseCmdvel+0x90>)
 8000fc2:	f7ff fc07 	bl	80007d4 <__aeabi_ddiv>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
    motor_sw = msg[4];
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	791a      	ldrb	r2, [r3, #4]
 8000fd2:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <parseCmdvel+0x94>)
 8000fd4:	701a      	strb	r2, [r3, #0]
    toRPM();
 8000fd6:	f7ff ff6b 	bl	8000eb0 <toRPM>
    motor_break = 1;
 8000fda:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <parseCmdvel+0x98>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	601a      	str	r2, [r3, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd90      	pop	{r4, r7, pc}
 8000fe8:	2000004c 	.word	0x2000004c
 8000fec:	40590000 	.word	0x40590000
 8000ff0:	2000003c 	.word	0x2000003c
 8000ff4:	20000040 	.word	0x20000040

08000ff8 <sendEnc>:



void sendEnc(int id)
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b087      	sub	sp, #28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
    /*enc_v lower/enc_v upper/enc_w lower/enc_w upper/Undefined/Undefined/Undefined/Undefined*/
    char packit[8];
    int index=0;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]

    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES)) & 0xff;
 8001004:	4b5f      	ldr	r3, [pc, #380]	; (8001184 <sendEnc+0x18c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	4b5d      	ldr	r3, [pc, #372]	; (8001188 <sendEnc+0x190>)
 8001012:	f7ff fab5 	bl	8000580 <__aeabi_dmul>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4610      	mov	r0, r2
 800101c:	4619      	mov	r1, r3
 800101e:	f7ff fcc1 	bl	80009a4 <__aeabi_d2iz>
 8001022:	4603      	mov	r3, r0
 8001024:	b219      	sxth	r1, r3
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	617a      	str	r2, [r7, #20]
 800102c:	b2ca      	uxtb	r2, r1
 800102e:	3318      	adds	r3, #24
 8001030:	443b      	add	r3, r7
 8001032:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES))>>8 & 0xff;
 8001036:	4b53      	ldr	r3, [pc, #332]	; (8001184 <sendEnc+0x18c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	4b51      	ldr	r3, [pc, #324]	; (8001188 <sendEnc+0x190>)
 8001044:	f7ff fa9c 	bl	8000580 <__aeabi_dmul>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	f7ff fca8 	bl	80009a4 <__aeabi_d2iz>
 8001054:	4603      	mov	r3, r0
 8001056:	b21b      	sxth	r3, r3
 8001058:	121b      	asrs	r3, r3, #8
 800105a:	b219      	sxth	r1, r3
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	1c5a      	adds	r2, r3, #1
 8001060:	617a      	str	r2, [r7, #20]
 8001062:	b2ca      	uxtb	r2, r1
 8001064:	3318      	adds	r3, #24
 8001066:	443b      	add	r3, r7
 8001068:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES)) & 0xff;
 800106c:	4b45      	ldr	r3, [pc, #276]	; (8001184 <sendEnc+0x18c>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	4b43      	ldr	r3, [pc, #268]	; (8001188 <sendEnc+0x190>)
 800107a:	f7ff fa81 	bl	8000580 <__aeabi_dmul>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	f7ff fc8d 	bl	80009a4 <__aeabi_d2iz>
 800108a:	4603      	mov	r3, r0
 800108c:	b219      	sxth	r1, r3
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	1c5a      	adds	r2, r3, #1
 8001092:	617a      	str	r2, [r7, #20]
 8001094:	b2ca      	uxtb	r2, r1
 8001096:	3318      	adds	r3, #24
 8001098:	443b      	add	r3, r7
 800109a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES))>>8 & 0xff;
 800109e:	4b39      	ldr	r3, [pc, #228]	; (8001184 <sendEnc+0x18c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	4b37      	ldr	r3, [pc, #220]	; (8001188 <sendEnc+0x190>)
 80010ac:	f7ff fa68 	bl	8000580 <__aeabi_dmul>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4610      	mov	r0, r2
 80010b6:	4619      	mov	r1, r3
 80010b8:	f7ff fc74 	bl	80009a4 <__aeabi_d2iz>
 80010bc:	4603      	mov	r3, r0
 80010be:	b21b      	sxth	r3, r3
 80010c0:	121b      	asrs	r3, r3, #8
 80010c2:	b219      	sxth	r1, r3
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	1c5a      	adds	r2, r3, #1
 80010c8:	617a      	str	r2, [r7, #20]
 80010ca:	b2ca      	uxtb	r2, r1
 80010cc:	3318      	adds	r3, #24
 80010ce:	443b      	add	r3, r7
 80010d0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= (sensor_state->motor[1]<<1) | sensor_state->motor[0];
 80010d4:	4b2d      	ldr	r3, [pc, #180]	; (800118c <sendEnc+0x194>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	7c1b      	ldrb	r3, [r3, #16]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	b25a      	sxtb	r2, r3
 80010de:	4b2b      	ldr	r3, [pc, #172]	; (800118c <sendEnc+0x194>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	7bdb      	ldrb	r3, [r3, #15]
 80010e4:	b25b      	sxtb	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b259      	sxtb	r1, r3
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	1c5a      	adds	r2, r3, #1
 80010ee:	617a      	str	r2, [r7, #20]
 80010f0:	b2ca      	uxtb	r2, r1
 80010f2:	3318      	adds	r3, #24
 80010f4:	443b      	add	r3, r7
 80010f6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->RCURR * 100;
 80010fa:	4b22      	ldr	r3, [pc, #136]	; (8001184 <sendEnc+0x18c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	4b20      	ldr	r3, [pc, #128]	; (8001188 <sendEnc+0x190>)
 8001108:	f7ff fa3a 	bl	8000580 <__aeabi_dmul>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	697c      	ldr	r4, [r7, #20]
 8001116:	1c63      	adds	r3, r4, #1
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	f7ff fc6b 	bl	80009f4 <__aeabi_d2uiz>
 800111e:	4603      	mov	r3, r0
 8001120:	b2da      	uxtb	r2, r3
 8001122:	f104 0318 	add.w	r3, r4, #24
 8001126:	443b      	add	r3, r7
 8001128:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->LCURR * 100;
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <sendEnc+0x18c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	4b13      	ldr	r3, [pc, #76]	; (8001188 <sendEnc+0x190>)
 800113a:	f7ff fa21 	bl	8000580 <__aeabi_dmul>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4610      	mov	r0, r2
 8001144:	4619      	mov	r1, r3
 8001146:	697c      	ldr	r4, [r7, #20]
 8001148:	1c63      	adds	r3, r4, #1
 800114a:	617b      	str	r3, [r7, #20]
 800114c:	f7ff fc52 	bl	80009f4 <__aeabi_d2uiz>
 8001150:	4603      	mov	r3, r0
 8001152:	b2da      	uxtb	r2, r3
 8001154:	f104 0318 	add.w	r3, r4, #24
 8001158:	443b      	add	r3, r7
 800115a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]=0;
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	1c5a      	adds	r2, r3, #1
 8001162:	617a      	str	r2, [r7, #20]
 8001164:	3318      	adds	r3, #24
 8001166:	443b      	add	r3, r7
 8001168:	2200      	movs	r2, #0
 800116a:	f803 2c0c 	strb.w	r2, [r3, #-12]

    sendCan(id, packit, 8, 1);//test
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f107 010c 	add.w	r1, r7, #12
 8001174:	2301      	movs	r3, #1
 8001176:	2208      	movs	r2, #8
 8001178:	f000 faf0 	bl	800175c <sendCan>
}
 800117c:	bf00      	nop
 800117e:	371c      	adds	r7, #28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd90      	pop	{r4, r7, pc}
 8001184:	2000004c 	.word	0x2000004c
 8001188:	40590000 	.word	0x40590000
 800118c:	20000050 	.word	0x20000050

08001190 <toVW>:


int toVW(void)
{
 8001190:	b598      	push	{r3, r4, r7, lr}
 8001192:	af00      	add	r7, sp, #0

    motor->real_motor_rpm_left=(double)motor->LRPM;
 8001194:	4b2c      	ldr	r3, [pc, #176]	; (8001248 <toVW+0xb8>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 800119c:	4a2a      	ldr	r2, [pc, #168]	; (8001248 <toVW+0xb8>)
 800119e:	6814      	ldr	r4, [r2, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f983 	bl	80004ac <__aeabi_i2d>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	e9c4 2304 	strd	r2, r3, [r4, #16]
    motor->real_motor_rpm_right=(double)motor->RRPM;
 80011ae:	4b26      	ldr	r3, [pc, #152]	; (8001248 <toVW+0xb8>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80011b6:	4a24      	ldr	r2, [pc, #144]	; (8001248 <toVW+0xb8>)
 80011b8:	6814      	ldr	r4, [r2, #0]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff f976 	bl	80004ac <__aeabi_i2d>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	e9c4 2306 	strd	r2, r3, [r4, #24]

    motor->real_v = (motor->real_motor_rpm_left+motor->real_motor_rpm_right)*(Math_PI*WHEEL_RADIUS/60);
 80011c8:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <toVW+0xb8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80011d0:	4b1d      	ldr	r3, [pc, #116]	; (8001248 <toVW+0xb8>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80011d8:	f7ff f81c 	bl	8000214 <__adddf3>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4610      	mov	r0, r2
 80011e2:	4619      	mov	r1, r3
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <toVW+0xb8>)
 80011e6:	681c      	ldr	r4, [r3, #0]
 80011e8:	a313      	add	r3, pc, #76	; (adr r3, 8001238 <toVW+0xa8>)
 80011ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ee:	f7ff f9c7 	bl	8000580 <__aeabi_dmul>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
    motor->real_w = (motor->real_motor_rpm_right-motor->real_motor_rpm_left)*((Math_PI*WHEEL_RADIUS)/(30*WHEEL_DISTANCE));
 80011fa:	4b13      	ldr	r3, [pc, #76]	; (8001248 <toVW+0xb8>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001202:	4b11      	ldr	r3, [pc, #68]	; (8001248 <toVW+0xb8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800120a:	f7ff f801 	bl	8000210 <__aeabi_dsub>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <toVW+0xb8>)
 8001218:	681c      	ldr	r4, [r3, #0]
 800121a:	a309      	add	r3, pc, #36	; (adr r3, 8001240 <toVW+0xb0>)
 800121c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001220:	f7ff f9ae 	bl	8000580 <__aeabi_dmul>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
    return 0;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	bd98      	pop	{r3, r4, r7, pc}
 8001232:	bf00      	nop
 8001234:	f3af 8000 	nop.w
 8001238:	306c65e9 	.word	0x306c65e9
 800123c:	3f6be16e 	.word	0x3f6be16e
 8001240:	5313b470 	.word	0x5313b470
 8001244:	3f8e0b32 	.word	0x3f8e0b32
 8001248:	2000004c 	.word	0x2000004c

0800124c <parseEnc>:


void parseEnc(uint8_t *msg)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
    /*PID(216)/Motor1 status/Motor1 rpm lower/Motor1 rpm upper/Motor2 status/Motor2 rpm lower/Motor2 rpm upper/temperature(deg)*/
    if(msg[0]==PID_PNT_MONITOR)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2bd8      	cmp	r3, #216	; 0xd8
 800125a:	d136      	bne.n	80012ca <parseEnc+0x7e>
    {

        motor->LRPM=((int16_t)msg[2] | ((int16_t)msg[3]<<8));
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3302      	adds	r3, #2
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b219      	sxth	r1, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	3303      	adds	r3, #3
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	021b      	lsls	r3, r3, #8
 800126c:	b21a      	sxth	r2, r3
 800126e:	4b34      	ldr	r3, [pc, #208]	; (8001340 <parseEnc+0xf4>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	430a      	orrs	r2, r1
 8001274:	b212      	sxth	r2, r2
 8001276:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        motor->RRPM=((int16_t)msg[5] | ((int16_t)msg[6]<<8));
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	3305      	adds	r3, #5
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	b219      	sxth	r1, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	3306      	adds	r3, #6
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21a      	sxth	r2, r3
 800128c:	4b2c      	ldr	r3, [pc, #176]	; (8001340 <parseEnc+0xf4>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	430a      	orrs	r2, r1
 8001292:	b212      	sxth	r2, r2
 8001294:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
        motor->LRPM=-1*(motor->LRPM);
 8001298:	4b29      	ldr	r3, [pc, #164]	; (8001340 <parseEnc+0xf4>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	425b      	negs	r3, r3
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	4b26      	ldr	r3, [pc, #152]	; (8001340 <parseEnc+0xf4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	b212      	sxth	r2, r2
 80012ac:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        sensor_state->motor[0] = msg[1];
 80012b0:	4b24      	ldr	r3, [pc, #144]	; (8001344 <parseEnc+0xf8>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	7852      	ldrb	r2, [r2, #1]
 80012b8:	73da      	strb	r2, [r3, #15]
        sensor_state->motor[1] = msg[4];
 80012ba:	4b22      	ldr	r3, [pc, #136]	; (8001344 <parseEnc+0xf8>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	7912      	ldrb	r2, [r2, #4]
 80012c2:	741a      	strb	r2, [r3, #16]

        toVW();
 80012c4:	f7ff ff64 	bl	8001190 <toVW>
    }
    else if(msg[0]==PID_MAIN_DATA2)
    {
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
    }
}
 80012c8:	e036      	b.n	8001338 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2bc1      	cmp	r3, #193	; 0xc1
 80012d0:	d117      	bne.n	8001302 <parseEnc+0xb6>
        motor->RCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3304      	adds	r3, #4
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	461a      	mov	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	3305      	adds	r3, #5
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	4313      	orrs	r3, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff f8e1 	bl	80004ac <__aeabi_i2d>
 80012ea:	4b15      	ldr	r3, [pc, #84]	; (8001340 <parseEnc+0xf4>)
 80012ec:	681c      	ldr	r4, [r3, #0]
 80012ee:	f04f 0200 	mov.w	r2, #0
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <parseEnc+0xfc>)
 80012f4:	f7ff fa6e 	bl	80007d4 <__aeabi_ddiv>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
}
 8001300:	e01a      	b.n	8001338 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA2)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2bc8      	cmp	r3, #200	; 0xc8
 8001308:	d116      	bne.n	8001338 <parseEnc+0xec>
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3304      	adds	r3, #4
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	461a      	mov	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3305      	adds	r3, #5
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	4313      	orrs	r3, r2
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff f8c5 	bl	80004ac <__aeabi_i2d>
 8001322:	4b07      	ldr	r3, [pc, #28]	; (8001340 <parseEnc+0xf4>)
 8001324:	681c      	ldr	r4, [r3, #0]
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	4b07      	ldr	r3, [pc, #28]	; (8001348 <parseEnc+0xfc>)
 800132c:	f7ff fa52 	bl	80007d4 <__aeabi_ddiv>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bd90      	pop	{r4, r7, pc}
 8001340:	2000004c 	.word	0x2000004c
 8001344:	20000050 	.word	0x20000050
 8001348:	40240000 	.word	0x40240000

0800134c <parseEnc114>:

void parseEnc114(uint8_t *msg)
{
 800134c:	b590      	push	{r4, r7, lr}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
        int16_t rrpm,lrpm;
        lrpm = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3304      	adds	r3, #4
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	b21a      	sxth	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3305      	adds	r3, #5
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	021b      	lsls	r3, r3, #8
 8001364:	b21b      	sxth	r3, r3
 8001366:	4313      	orrs	r3, r2
 8001368:	81fb      	strh	r3, [r7, #14]
        rrpm = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3306      	adds	r3, #6
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b21a      	sxth	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3307      	adds	r3, #7
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	b21b      	sxth	r3, r3
 800137c:	4313      	orrs	r3, r2
 800137e:	81bb      	strh	r3, [r7, #12]

        motor->LRPM = (-lrpm) / 10.0;
 8001380:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001384:	425b      	negs	r3, r3
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f890 	bl	80004ac <__aeabi_i2d>
 800138c:	f04f 0200 	mov.w	r2, #0
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <parseEnc114+0x9c>)
 8001392:	f7ff fa1f 	bl	80007d4 <__aeabi_ddiv>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4914      	ldr	r1, [pc, #80]	; (80013ec <parseEnc114+0xa0>)
 800139c:	680c      	ldr	r4, [r1, #0]
 800139e:	4610      	mov	r0, r2
 80013a0:	4619      	mov	r1, r3
 80013a2:	f7ff faff 	bl	80009a4 <__aeabi_d2iz>
 80013a6:	4603      	mov	r3, r0
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
        motor->RRPM = (rrpm) / 10.0;
 80013ae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f87a 	bl	80004ac <__aeabi_i2d>
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	4b0a      	ldr	r3, [pc, #40]	; (80013e8 <parseEnc114+0x9c>)
 80013be:	f7ff fa09 	bl	80007d4 <__aeabi_ddiv>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4909      	ldr	r1, [pc, #36]	; (80013ec <parseEnc114+0xa0>)
 80013c8:	680c      	ldr	r4, [r1, #0]
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fae9 	bl	80009a4 <__aeabi_d2iz>
 80013d2:	4603      	mov	r3, r0
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

        toVW();
 80013da:	f7ff fed9 	bl	8001190 <toVW>
}
 80013de:	bf00      	nop
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40240000 	.word	0x40240000
 80013ec:	2000004c 	.word	0x2000004c

080013f0 <parseState114>:

void parseState114(uint8_t *msg)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
    sensor_state->motor[0] = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3304      	adds	r3, #4
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	b25a      	sxtb	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3305      	adds	r3, #5
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	b25b      	sxtb	r3, r3
 800140a:	4313      	orrs	r3, r2
 800140c:	b25a      	sxtb	r2, r3
 800140e:	4b12      	ldr	r3, [pc, #72]	; (8001458 <parseState114+0x68>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	b2d2      	uxtb	r2, r2
 8001414:	73da      	strb	r2, [r3, #15]
    sensor_state->motor[1] = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	3306      	adds	r3, #6
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	b25a      	sxtb	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	3307      	adds	r3, #7
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	021b      	lsls	r3, r3, #8
 8001426:	b25b      	sxtb	r3, r3
 8001428:	4313      	orrs	r3, r2
 800142a:	b25a      	sxtb	r2, r3
 800142c:	4b0a      	ldr	r3, [pc, #40]	; (8001458 <parseState114+0x68>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	b2d2      	uxtb	r2, r2
 8001432:	741a      	strb	r2, [r3, #16]
    if(!(sensor_state->motor[0] == 0x00 && sensor_state->motor[1] == 0x00))
 8001434:	4b08      	ldr	r3, [pc, #32]	; (8001458 <parseState114+0x68>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	7bdb      	ldrb	r3, [r3, #15]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d104      	bne.n	8001448 <parseState114+0x58>
 800143e:	4b06      	ldr	r3, [pc, #24]	; (8001458 <parseState114+0x68>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	7c1b      	ldrb	r3, [r3, #16]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d003      	beq.n	8001450 <parseState114+0x60>
    {
        reset();
 8001448:	f000 fe2b 	bl	80020a2 <reset>
        startMotor();
 800144c:	f000 fd6f 	bl	8001f2e <startMotor>
    }
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000050 	.word	0x20000050

0800145c <spinonce>:

void spinonce(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	; 0x28
 8001460:	af00      	add	r7, sp, #0

	uint8_t canbuf[8]={10, 20, 30, 40, 50, 60, 70, 80};
 8001462:	4a8d      	ldr	r2, [pc, #564]	; (8001698 <spinonce+0x23c>)
 8001464:	f107 030c 	add.w	r3, r7, #12
 8001468:	e892 0003 	ldmia.w	r2, {r0, r1}
 800146c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t buf[8];
    int index = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
    int tmpindex = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	61bb      	str	r3, [r7, #24]

    uint32_t CanId = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	623b      	str	r3, [r7, #32]
    uint8_t motor_sw = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	75fb      	strb	r3, [r7, #23]
	double cmd_motor_rpm_right;
    double cmd_v;
    double cmd_w;


	CanInit(0x100,0x1104);//filter id, mask
 8001480:	f241 1104 	movw	r1, #4356	; 0x1104
 8001484:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001488:	f000 f91c 	bl	80016c4 <CanInit>


	while(1)
	{
    	if(Tick_100ms>toggle_seq+5) {		//for monitor iteration.
 800148c:	4b83      	ldr	r3, [pc, #524]	; (800169c <spinonce+0x240>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	1d5a      	adds	r2, r3, #5
 8001492:	4b83      	ldr	r3, [pc, #524]	; (80016a0 <spinonce+0x244>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	429a      	cmp	r2, r3
 8001498:	d208      	bcs.n	80014ac <spinonce+0x50>
    		toggle_seq = Tick_100ms;
 800149a:	4b81      	ldr	r3, [pc, #516]	; (80016a0 <spinonce+0x244>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a7f      	ldr	r2, [pc, #508]	; (800169c <spinonce+0x240>)
 80014a0:	6013      	str	r3, [r2, #0]
    		HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
 80014a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014a6:	487f      	ldr	r0, [pc, #508]	; (80016a4 <spinonce+0x248>)
 80014a8:	f002 fb2d 	bl	8003b06 <HAL_GPIO_TogglePin>
    	}

    	if(gTick>controlmotor_seq+4) {		//about controlmotor do it!!!!!
 80014ac:	4b7e      	ldr	r3, [pc, #504]	; (80016a8 <spinonce+0x24c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	1d1a      	adds	r2, r3, #4
 80014b2:	4b7e      	ldr	r3, [pc, #504]	; (80016ac <spinonce+0x250>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d209      	bcs.n	80014ce <spinonce+0x72>
    		controlmotor_seq = Tick_100ms;
 80014ba:	4b79      	ldr	r3, [pc, #484]	; (80016a0 <spinonce+0x244>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a7a      	ldr	r2, [pc, #488]	; (80016a8 <spinonce+0x24c>)
 80014c0:	6013      	str	r3, [r2, #0]

    		controlMotor();
 80014c2:	f7ff fc7d 	bl	8000dc0 <controlMotor>
            sendEnc(CANID3);
 80014c6:	f240 70d1 	movw	r0, #2001	; 0x7d1
 80014ca:	f7ff fd95 	bl	8000ff8 <sendEnc>
    	}


		if((Tick_100ms>send2002)){
 80014ce:	4b74      	ldr	r3, [pc, #464]	; (80016a0 <spinonce+0x244>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	4b77      	ldr	r3, [pc, #476]	; (80016b0 <spinonce+0x254>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d949      	bls.n	800156e <spinonce+0x112>
			send2002 = Tick_100ms;
 80014da:	4b71      	ldr	r3, [pc, #452]	; (80016a0 <spinonce+0x244>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a74      	ldr	r2, [pc, #464]	; (80016b0 <spinonce+0x254>)
 80014e0:	6013      	str	r3, [r2, #0]

			    buf[index++] = 0;
 80014e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e4:	1c5a      	adds	r2, r3, #1
 80014e6:	627a      	str	r2, [r7, #36]	; 0x24
 80014e8:	3328      	adds	r3, #40	; 0x28
 80014ea:	443b      	add	r3, r7
 80014ec:	2200      	movs	r2, #0
 80014ee:	f803 2c24 	strb.w	r2, [r3, #-36]
			    buf[index++] = 0;
 80014f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f4:	1c5a      	adds	r2, r3, #1
 80014f6:	627a      	str	r2, [r7, #36]	; 0x24
 80014f8:	3328      	adds	r3, #40	; 0x28
 80014fa:	443b      	add	r3, r7
 80014fc:	2200      	movs	r2, #0
 80014fe:	f803 2c24 	strb.w	r2, [r3, #-36]
			    buf[index++] = 0;
 8001502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001504:	1c5a      	adds	r2, r3, #1
 8001506:	627a      	str	r2, [r7, #36]	; 0x24
 8001508:	3328      	adds	r3, #40	; 0x28
 800150a:	443b      	add	r3, r7
 800150c:	2200      	movs	r2, #0
 800150e:	f803 2c24 	strb.w	r2, [r3, #-36]
			    buf[index++] = 0;
 8001512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001514:	1c5a      	adds	r2, r3, #1
 8001516:	627a      	str	r2, [r7, #36]	; 0x24
 8001518:	3328      	adds	r3, #40	; 0x28
 800151a:	443b      	add	r3, r7
 800151c:	2200      	movs	r2, #0
 800151e:	f803 2c24 	strb.w	r2, [r3, #-36]
			    buf[index++] = 0;
 8001522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	627a      	str	r2, [r7, #36]	; 0x24
 8001528:	3328      	adds	r3, #40	; 0x28
 800152a:	443b      	add	r3, r7
 800152c:	2200      	movs	r2, #0
 800152e:	f803 2c24 	strb.w	r2, [r3, #-36]
			    buf[index++] = 0;
 8001532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001534:	1c5a      	adds	r2, r3, #1
 8001536:	627a      	str	r2, [r7, #36]	; 0x24
 8001538:	3328      	adds	r3, #40	; 0x28
 800153a:	443b      	add	r3, r7
 800153c:	2200      	movs	r2, #0
 800153e:	f803 2c24 	strb.w	r2, [r3, #-36]
			    buf[index++] = 0;
 8001542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001544:	1c5a      	adds	r2, r3, #1
 8001546:	627a      	str	r2, [r7, #36]	; 0x24
 8001548:	3328      	adds	r3, #40	; 0x28
 800154a:	443b      	add	r3, r7
 800154c:	2200      	movs	r2, #0
 800154e:	f803 2c24 	strb.w	r2, [r3, #-36]
			    buf[index] = 0;
 8001552:	1d3a      	adds	r2, r7, #4
 8001554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001556:	4413      	add	r3, r2
 8001558:	2200      	movs	r2, #0
 800155a:	701a      	strb	r2, [r3, #0]

			sendCan(2002, buf, 8, 1);//test
 800155c:	1d39      	adds	r1, r7, #4
 800155e:	2301      	movs	r3, #1
 8001560:	2208      	movs	r2, #8
 8001562:	f240 70d2 	movw	r0, #2002	; 0x7d2
 8001566:	f000 f8f9 	bl	800175c <sendCan>
			index = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	627b      	str	r3, [r7, #36]	; 0x24


		}
		if(FLAG_RxCplt){
 800156e:	4b51      	ldr	r3, [pc, #324]	; (80016b4 <spinonce+0x258>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d08a      	beq.n	800148c <spinonce+0x30>
    		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
 800157a:	e00c      	b.n	8001596 <spinonce+0x13a>
 800157c:	4a4e      	ldr	r2, [pc, #312]	; (80016b8 <spinonce+0x25c>)
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	4413      	add	r3, r2
 8001582:	7819      	ldrb	r1, [r3, #0]
 8001584:	f107 020c 	add.w	r2, r7, #12
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	4413      	add	r3, r2
 800158c:	460a      	mov	r2, r1
 800158e:	701a      	strb	r2, [r3, #0]
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	3301      	adds	r3, #1
 8001594:	61fb      	str	r3, [r7, #28]
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	2b07      	cmp	r3, #7
 800159a:	ddef      	ble.n	800157c <spinonce+0x120>
    		FLAG_RxCplt=0;
 800159c:	4b45      	ldr	r3, [pc, #276]	; (80016b4 <spinonce+0x258>)
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
			if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}
 80015a2:	4b46      	ldr	r3, [pc, #280]	; (80016bc <spinonce+0x260>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	4b45      	ldr	r3, [pc, #276]	; (80016bc <spinonce+0x260>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d903      	bls.n	80015b6 <spinonce+0x15a>
 80015ae:	4b43      	ldr	r3, [pc, #268]	; (80016bc <spinonce+0x260>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	623b      	str	r3, [r7, #32]
 80015b4:	e002      	b.n	80015bc <spinonce+0x160>
			else {CanId = g_tCan_Rx_Header.ExtId;}
 80015b6:	4b41      	ldr	r3, [pc, #260]	; (80016bc <spinonce+0x260>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	623b      	str	r3, [r7, #32]

    		switch(CanId)
 80015bc:	6a3b      	ldr	r3, [r7, #32]
 80015be:	4a40      	ldr	r2, [pc, #256]	; (80016c0 <spinonce+0x264>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d03b      	beq.n	800163c <spinonce+0x1e0>
 80015c4:	6a3b      	ldr	r3, [r7, #32]
 80015c6:	4a3e      	ldr	r2, [pc, #248]	; (80016c0 <spinonce+0x264>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d85c      	bhi.n	8001686 <spinonce+0x22a>
 80015cc:	6a3b      	ldr	r3, [r7, #32]
 80015ce:	f640 72a1 	movw	r2, #4001	; 0xfa1
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d052      	beq.n	800167c <spinonce+0x220>
 80015d6:	6a3b      	ldr	r3, [r7, #32]
 80015d8:	f640 72a1 	movw	r2, #4001	; 0xfa1
 80015dc:	4293      	cmp	r3, r2
 80015de:	d852      	bhi.n	8001686 <spinonce+0x22a>
 80015e0:	6a3b      	ldr	r3, [r7, #32]
 80015e2:	f640 32b9 	movw	r2, #3001	; 0xbb9
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d04a      	beq.n	8001680 <spinonce+0x224>
 80015ea:	6a3b      	ldr	r3, [r7, #32]
 80015ec:	f640 32b9 	movw	r2, #3001	; 0xbb9
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d848      	bhi.n	8001686 <spinonce+0x22a>
 80015f4:	6a3b      	ldr	r3, [r7, #32]
 80015f6:	f240 7201 	movw	r2, #1793	; 0x701
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d03b      	beq.n	8001676 <spinonce+0x21a>
 80015fe:	6a3b      	ldr	r3, [r7, #32]
 8001600:	f240 7201 	movw	r2, #1793	; 0x701
 8001604:	4293      	cmp	r3, r2
 8001606:	d83e      	bhi.n	8001686 <spinonce+0x22a>
 8001608:	6a3b      	ldr	r3, [r7, #32]
 800160a:	f240 5281 	movw	r2, #1409	; 0x581
 800160e:	4293      	cmp	r3, r2
 8001610:	d01a      	beq.n	8001648 <spinonce+0x1ec>
 8001612:	6a3b      	ldr	r3, [r7, #32]
 8001614:	f240 5281 	movw	r2, #1409	; 0x581
 8001618:	4293      	cmp	r3, r2
 800161a:	d834      	bhi.n	8001686 <spinonce+0x22a>
 800161c:	6a3b      	ldr	r3, [r7, #32]
 800161e:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001622:	4293      	cmp	r3, r2
 8001624:	d004      	beq.n	8001630 <spinonce+0x1d4>
 8001626:	6a3b      	ldr	r3, [r7, #32]
 8001628:	f240 32ea 	movw	r2, #1002	; 0x3ea
 800162c:	4293      	cmp	r3, r2
            	 parseCmdvel(canbuf);
                break;

            case CANID2:
                //parseState(msg);
                break;
 800162e:	e02a      	b.n	8001686 <spinonce+0x22a>
            	 parseCmdvel(canbuf);
 8001630:	f107 030c 	add.w	r3, r7, #12
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fc91 	bl	8000f5c <parseCmdvel>
                break;
 800163a:	e024      	b.n	8001686 <spinonce+0x22a>
                break;
            case CANID6:
                //parsePmm(msg);
                break;
            case CANID7:
            	parseEnc(canbuf);
 800163c:	f107 030c 	add.w	r3, r7, #12
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fe03 	bl	800124c <parseEnc>
                break;
 8001646:	e01e      	b.n	8001686 <spinonce+0x22a>
            case MOTOR114_RES_ID:

                if(canbuf[1] == 0x6c && canbuf[2] == 0x60)
 8001648:	7b7b      	ldrb	r3, [r7, #13]
 800164a:	2b6c      	cmp	r3, #108	; 0x6c
 800164c:	d107      	bne.n	800165e <spinonce+0x202>
 800164e:	7bbb      	ldrb	r3, [r7, #14]
 8001650:	2b60      	cmp	r3, #96	; 0x60
 8001652:	d104      	bne.n	800165e <spinonce+0x202>
                    parseEnc114(canbuf);
 8001654:	f107 030c 	add.w	r3, r7, #12
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff fe77 	bl	800134c <parseEnc114>
                if(canbuf[1] == 0x3f && canbuf[2] == 0x60)
 800165e:	7b7b      	ldrb	r3, [r7, #13]
 8001660:	2b3f      	cmp	r3, #63	; 0x3f
 8001662:	d10f      	bne.n	8001684 <spinonce+0x228>
 8001664:	7bbb      	ldrb	r3, [r7, #14]
 8001666:	2b60      	cmp	r3, #96	; 0x60
 8001668:	d10c      	bne.n	8001684 <spinonce+0x228>
                    parseState114(canbuf);
 800166a:	f107 030c 	add.w	r3, r7, #12
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff febe 	bl	80013f0 <parseState114>
                break;
 8001674:	e006      	b.n	8001684 <spinonce+0x228>
            case MOTOR114_START_ID:
                startMotor();
 8001676:	f000 fc5a 	bl	8001f2e <startMotor>
                break;
 800167a:	e004      	b.n	8001686 <spinonce+0x22a>
                break;
 800167c:	bf00      	nop
 800167e:	e002      	b.n	8001686 <spinonce+0x22a>
                break;
 8001680:	bf00      	nop
 8001682:	e000      	b.n	8001686 <spinonce+0x22a>
                break;
 8001684:	bf00      	nop
    		}

		    g_tCan_Rx_Header.StdId=0;
 8001686:	4b0d      	ldr	r3, [pc, #52]	; (80016bc <spinonce+0x260>)
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
			g_tCan_Rx_Header.ExtId=0;
 800168c:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <spinonce+0x260>)
 800168e:	2200      	movs	r2, #0
 8001690:	605a      	str	r2, [r3, #4]
			CanId = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	623b      	str	r3, [r7, #32]
    	if(Tick_100ms>toggle_seq+5) {		//for monitor iteration.
 8001696:	e6f9      	b.n	800148c <spinonce+0x30>
 8001698:	08006ed4 	.word	0x08006ed4
 800169c:	20000030 	.word	0x20000030
 80016a0:	2000002c 	.word	0x2000002c
 80016a4:	40020400 	.word	0x40020400
 80016a8:	20000038 	.word	0x20000038
 80016ac:	20000028 	.word	0x20000028
 80016b0:	20000034 	.word	0x20000034
 80016b4:	20000058 	.word	0x20000058
 80016b8:	2000005c 	.word	0x2000005c
 80016bc:	20000064 	.word	0x20000064
 80016c0:	00b8b701 	.word	0x00b8b701

080016c4 <CanInit>:
CAN_RxHeaderTypeDef 	g_tCan_Rx_Header;

CAN_FilterTypeDef       sFilterConfig;

void CanInit(uint32_t id, uint32_t mask)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 80016ce:	4b21      	ldr	r3, [pc, #132]	; (8001754 <CanInit+0x90>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80016d4:	4b1f      	ldr	r3, [pc, #124]	; (8001754 <CanInit+0x90>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80016da:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <CanInit+0x90>)
 80016dc:	2201      	movs	r2, #1
 80016de:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id & 0xFFFF0000) >> 16;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	0c1b      	lsrs	r3, r3, #16
 80016e4:	4a1b      	ldr	r2, [pc, #108]	; (8001754 <CanInit+0x90>)
 80016e6:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = id  & 0x0000FFF8;
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80016ee:	4013      	ands	r3, r2
 80016f0:	4a18      	ldr	r2, [pc, #96]	; (8001754 <CanInit+0x90>)
 80016f2:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask & 0xFFFF0000) >> 16;
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	0c1b      	lsrs	r3, r3, #16
 80016f8:	4a16      	ldr	r2, [pc, #88]	; (8001754 <CanInit+0x90>)
 80016fa:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = mask  & 0x0000FFF8;
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001702:	4013      	ands	r3, r2
 8001704:	4a13      	ldr	r2, [pc, #76]	; (8001754 <CanInit+0x90>)
 8001706:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001708:	4b12      	ldr	r3, [pc, #72]	; (8001754 <CanInit+0x90>)
 800170a:	2200      	movs	r2, #0
 800170c:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 800170e:	4b11      	ldr	r3, [pc, #68]	; (8001754 <CanInit+0x90>)
 8001710:	2201      	movs	r2, #1
 8001712:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 8001714:	4b0f      	ldr	r3, [pc, #60]	; (8001754 <CanInit+0x90>)
 8001716:	2200      	movs	r2, #0
 8001718:	625a      	str	r2, [r3, #36]	; 0x24
	#endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 800171a:	480f      	ldr	r0, [pc, #60]	; (8001758 <CanInit+0x94>)
 800171c:	f001 f9ce 	bl	8002abc <HAL_CAN_Start>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <CanInit+0x66>
 8001726:	f000 fb63 	bl	8001df0 <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 800172a:	2102      	movs	r1, #2
 800172c:	480a      	ldr	r0, [pc, #40]	; (8001758 <CanInit+0x94>)
 800172e:	f001 fc2b 	bl	8002f88 <HAL_CAN_ActivateNotification>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d000      	beq.n	800173a <CanInit+0x76>
 8001738:	e7fe      	b.n	8001738 <CanInit+0x74>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800173a:	4906      	ldr	r1, [pc, #24]	; (8001754 <CanInit+0x90>)
 800173c:	4806      	ldr	r0, [pc, #24]	; (8001758 <CanInit+0x94>)
 800173e:	f001 f8dd 	bl	80028fc <HAL_CAN_ConfigFilter>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <CanInit+0x88>
    {
		/* Filter configuration Error */
		Error_Handler();
 8001748:	f000 fb52 	bl	8001df0 <Error_Handler>
    }
}
 800174c:	bf00      	nop
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000080 	.word	0x20000080
 8001758:	200000a8 	.word	0x200000a8

0800175c <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08c      	sub	sp, #48	; 0x30
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	4611      	mov	r1, r2
 8001768:	461a      	mov	r2, r3
 800176a:	460b      	mov	r3, r1
 800176c:	71fb      	strb	r3, [r7, #7]
 800176e:	4613      	mov	r3, r2
 8001770:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 800177a:	2300      	movs	r3, #0
 800177c:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 800177e:	79bb      	ldrb	r3, [r7, #6]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <sendCan+0x2c>
 8001784:	2304      	movs	r3, #4
 8001786:	e000      	b.n	800178a <sendCan+0x2e>
 8001788:	2300      	movs	r3, #0
 800178a:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = ENABLE;
 8001790:	2301      	movs	r3, #1
 8001792:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 8001796:	480d      	ldr	r0, [pc, #52]	; (80017cc <sendCan+0x70>)
 8001798:	f001 faaf 	bl	8002cfa <HAL_CAN_GetTxMailboxesFreeLevel>
 800179c:	4603      	mov	r3, r0
 800179e:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00d      	beq.n	80017c2 <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 80017a6:	f107 0310 	add.w	r3, r7, #16
 80017aa:	f107 0114 	add.w	r1, r7, #20
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	4806      	ldr	r0, [pc, #24]	; (80017cc <sendCan+0x70>)
 80017b2:	f001 f9c7 	bl	8002b44 <HAL_CAN_AddTxMessage>
 80017b6:	4603      	mov	r3, r0
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 80017ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d000      	beq.n	80017c2 <sendCan+0x66>
 80017c0:	e7fe      	b.n	80017c0 <sendCan+0x64>
    }
}
 80017c2:	bf00      	nop
 80017c4:	3730      	adds	r7, #48	; 0x30
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200000a8 	.word	0x200000a8

080017d0 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* Get RX message */

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80017da:	4a0a      	ldr	r2, [pc, #40]	; (8001804 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80017dc:	2100      	movs	r1, #0
 80017de:	480a      	ldr	r0, [pc, #40]	; (8001808 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80017e0:	f001 fac0 	bl	8002d64 <HAL_CAN_GetRxMessage>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d000      	beq.n	80017ec <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 80017ea:	e7fe      	b.n	80017ea <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 80017ec:	4b07      	ldr	r3, [pc, #28]	; (800180c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	3301      	adds	r3, #1
 80017f2:	4a06      	ldr	r2, [pc, #24]	; (800180c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80017f4:	6013      	str	r3, [r2, #0]

}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	2000005c 	.word	0x2000005c
 8001804:	20000064 	.word	0x20000064
 8001808:	200000a8 	.word	0x200000a8
 800180c:	20000058 	.word	0x20000058

08001810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001814:	f000 ff19 	bl	800264a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001818:	f000 f814 	bl	8001844 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800181c:	f000 f9c2 	bl	8001ba4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001820:	f000 f990 	bl	8001b44 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8001824:	f000 f87a 	bl	800191c <MX_CAN1_Init>
  MX_TIM2_Init();
 8001828:	f000 f8ae 	bl	8001988 <MX_TIM2_Init>
  MX_UART8_Init();
 800182c:	f000 f95a 	bl	8001ae4 <MX_UART8_Init>
  MX_TIM6_Init();
 8001830:	f000 f922 	bl	8001a78 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_Base_Start_IT (&htim3);//system timer
  HAL_TIM_Base_Start_IT (&htim6);//tmp timer, 100hz
 8001834:	4802      	ldr	r0, [pc, #8]	; (8001840 <main+0x30>)
 8001836:	f003 fafb 	bl	8004e30 <HAL_TIM_Base_Start_IT>
//	  printf("%d %d %d %d\n", adcval[0], adcval[1], adcval[2], adcval[3]);
	  //HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
//	  if(testflag == 1){HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);testflag=0;}
//	  printf("SystemCoreClock is %d Hz\r\n", SystemCoreClock);
	  //HAL_Delay(200);
	  spinonce();
 800183a:	f7ff fe0f 	bl	800145c <spinonce>
 800183e:	e7fc      	b.n	800183a <main+0x2a>
 8001840:	2000011c 	.word	0x2000011c

08001844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b094      	sub	sp, #80	; 0x50
 8001848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800184a:	f107 0320 	add.w	r3, r7, #32
 800184e:	2230      	movs	r2, #48	; 0x30
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f005 fb2a 	bl	8006eac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001858:	f107 030c 	add.w	r3, r7, #12
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001868:	4b2a      	ldr	r3, [pc, #168]	; (8001914 <SystemClock_Config+0xd0>)
 800186a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186c:	4a29      	ldr	r2, [pc, #164]	; (8001914 <SystemClock_Config+0xd0>)
 800186e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001872:	6413      	str	r3, [r2, #64]	; 0x40
 8001874:	4b27      	ldr	r3, [pc, #156]	; (8001914 <SystemClock_Config+0xd0>)
 8001876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001880:	4b25      	ldr	r3, [pc, #148]	; (8001918 <SystemClock_Config+0xd4>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a24      	ldr	r2, [pc, #144]	; (8001918 <SystemClock_Config+0xd4>)
 8001886:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b22      	ldr	r3, [pc, #136]	; (8001918 <SystemClock_Config+0xd4>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001898:	2301      	movs	r3, #1
 800189a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800189c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a2:	2302      	movs	r3, #2
 80018a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018ac:	2304      	movs	r3, #4
 80018ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80018b0:	23d8      	movs	r3, #216	; 0xd8
 80018b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018b4:	2302      	movs	r3, #2
 80018b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80018b8:	2302      	movs	r3, #2
 80018ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018bc:	f107 0320 	add.w	r3, r7, #32
 80018c0:	4618      	mov	r0, r3
 80018c2:	f002 f9a3 	bl	8003c0c <HAL_RCC_OscConfig>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80018cc:	f000 fa90 	bl	8001df0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018d0:	f002 f94c 	bl	8003b6c <HAL_PWREx_EnableOverDrive>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80018da:	f000 fa89 	bl	8001df0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018de:	230f      	movs	r3, #15
 80018e0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e2:	2302      	movs	r3, #2
 80018e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	2107      	movs	r1, #7
 80018fc:	4618      	mov	r0, r3
 80018fe:	f002 fc29 	bl	8004154 <HAL_RCC_ClockConfig>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001908:	f000 fa72 	bl	8001df0 <Error_Handler>
  }
}
 800190c:	bf00      	nop
 800190e:	3750      	adds	r7, #80	; 0x50
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40023800 	.word	0x40023800
 8001918:	40007000 	.word	0x40007000

0800191c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001920:	4b17      	ldr	r3, [pc, #92]	; (8001980 <MX_CAN1_Init+0x64>)
 8001922:	4a18      	ldr	r2, [pc, #96]	; (8001984 <MX_CAN1_Init+0x68>)
 8001924:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 27;
 8001926:	4b16      	ldr	r3, [pc, #88]	; (8001980 <MX_CAN1_Init+0x64>)
 8001928:	221b      	movs	r2, #27
 800192a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800192c:	4b14      	ldr	r3, [pc, #80]	; (8001980 <MX_CAN1_Init+0x64>)
 800192e:	2200      	movs	r2, #0
 8001930:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001932:	4b13      	ldr	r3, [pc, #76]	; (8001980 <MX_CAN1_Init+0x64>)
 8001934:	2200      	movs	r2, #0
 8001936:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <MX_CAN1_Init+0x64>)
 800193a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800193e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001940:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <MX_CAN1_Init+0x64>)
 8001942:	2200      	movs	r2, #0
 8001944:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001946:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <MX_CAN1_Init+0x64>)
 8001948:	2200      	movs	r2, #0
 800194a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <MX_CAN1_Init+0x64>)
 800194e:	2201      	movs	r2, #1
 8001950:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <MX_CAN1_Init+0x64>)
 8001954:	2200      	movs	r2, #0
 8001956:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001958:	4b09      	ldr	r3, [pc, #36]	; (8001980 <MX_CAN1_Init+0x64>)
 800195a:	2200      	movs	r2, #0
 800195c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800195e:	4b08      	ldr	r3, [pc, #32]	; (8001980 <MX_CAN1_Init+0x64>)
 8001960:	2200      	movs	r2, #0
 8001962:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001964:	4b06      	ldr	r3, [pc, #24]	; (8001980 <MX_CAN1_Init+0x64>)
 8001966:	2200      	movs	r2, #0
 8001968:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800196a:	4805      	ldr	r0, [pc, #20]	; (8001980 <MX_CAN1_Init+0x64>)
 800196c:	f000 feca 	bl	8002704 <HAL_CAN_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001976:	f000 fa3b 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200000a8 	.word	0x200000a8
 8001984:	40006400 	.word	0x40006400

08001988 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08e      	sub	sp, #56	; 0x38
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800198e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199c:	f107 031c 	add.w	r3, r7, #28
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a8:	463b      	mov	r3, r7
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
 80019b4:	611a      	str	r2, [r3, #16]
 80019b6:	615a      	str	r2, [r3, #20]
 80019b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019ba:	4b2e      	ldr	r3, [pc, #184]	; (8001a74 <MX_TIM2_Init+0xec>)
 80019bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 80019c2:	4b2c      	ldr	r3, [pc, #176]	; (8001a74 <MX_TIM2_Init+0xec>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c8:	4b2a      	ldr	r3, [pc, #168]	; (8001a74 <MX_TIM2_Init+0xec>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 843-1;
 80019ce:	4b29      	ldr	r3, [pc, #164]	; (8001a74 <MX_TIM2_Init+0xec>)
 80019d0:	f240 324a 	movw	r2, #842	; 0x34a
 80019d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d6:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <MX_TIM2_Init+0xec>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019dc:	4b25      	ldr	r3, [pc, #148]	; (8001a74 <MX_TIM2_Init+0xec>)
 80019de:	2200      	movs	r2, #0
 80019e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019e2:	4824      	ldr	r0, [pc, #144]	; (8001a74 <MX_TIM2_Init+0xec>)
 80019e4:	f003 f9cc 	bl	8004d80 <HAL_TIM_Base_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80019ee:	f000 f9ff 	bl	8001df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019f6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019fc:	4619      	mov	r1, r3
 80019fe:	481d      	ldr	r0, [pc, #116]	; (8001a74 <MX_TIM2_Init+0xec>)
 8001a00:	f003 fd22 	bl	8005448 <HAL_TIM_ConfigClockSource>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a0a:	f000 f9f1 	bl	8001df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a0e:	4819      	ldr	r0, [pc, #100]	; (8001a74 <MX_TIM2_Init+0xec>)
 8001a10:	f003 fa86 	bl	8004f20 <HAL_TIM_PWM_Init>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a1a:	f000 f9e9 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a26:	f107 031c 	add.w	r3, r7, #28
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4811      	ldr	r0, [pc, #68]	; (8001a74 <MX_TIM2_Init+0xec>)
 8001a2e:	f004 f995 	bl	8005d5c <HAL_TIMEx_MasterConfigSynchronization>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a38:	f000 f9da 	bl	8001df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a3c:	2360      	movs	r3, #96	; 0x60
 8001a3e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 5000-1;
 8001a40:	f241 3387 	movw	r3, #4999	; 0x1387
 8001a44:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a4e:	463b      	mov	r3, r7
 8001a50:	2200      	movs	r2, #0
 8001a52:	4619      	mov	r1, r3
 8001a54:	4807      	ldr	r0, [pc, #28]	; (8001a74 <MX_TIM2_Init+0xec>)
 8001a56:	f003 fbe3 	bl	8005220 <HAL_TIM_PWM_ConfigChannel>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001a60:	f000 f9c6 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a64:	4803      	ldr	r0, [pc, #12]	; (8001a74 <MX_TIM2_Init+0xec>)
 8001a66:	f000 fc75 	bl	8002354 <HAL_TIM_MspPostInit>

}
 8001a6a:	bf00      	nop
 8001a6c:	3738      	adds	r7, #56	; 0x38
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200000d0 	.word	0x200000d0

08001a78 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001a88:	4b14      	ldr	r3, [pc, #80]	; (8001adc <MX_TIM6_Init+0x64>)
 8001a8a:	4a15      	ldr	r2, [pc, #84]	; (8001ae0 <MX_TIM6_Init+0x68>)
 8001a8c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 108-1;
 8001a8e:	4b13      	ldr	r3, [pc, #76]	; (8001adc <MX_TIM6_Init+0x64>)
 8001a90:	226b      	movs	r2, #107	; 0x6b
 8001a92:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b11      	ldr	r3, [pc, #68]	; (8001adc <MX_TIM6_Init+0x64>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001a9a:	4b10      	ldr	r3, [pc, #64]	; (8001adc <MX_TIM6_Init+0x64>)
 8001a9c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001aa0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	; (8001adc <MX_TIM6_Init+0x64>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001aa8:	480c      	ldr	r0, [pc, #48]	; (8001adc <MX_TIM6_Init+0x64>)
 8001aaa:	f003 f969 	bl	8004d80 <HAL_TIM_Base_Init>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001ab4:	f000 f99c 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4805      	ldr	r0, [pc, #20]	; (8001adc <MX_TIM6_Init+0x64>)
 8001ac6:	f004 f949 	bl	8005d5c <HAL_TIMEx_MasterConfigSynchronization>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001ad0:	f000 f98e 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001ad4:	bf00      	nop
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	2000011c 	.word	0x2000011c
 8001ae0:	40001000 	.word	0x40001000

08001ae4 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <MX_UART8_Init+0x58>)
 8001aea:	4a15      	ldr	r2, [pc, #84]	; (8001b40 <MX_UART8_Init+0x5c>)
 8001aec:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8001aee:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <MX_UART8_Init+0x58>)
 8001af0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001af4:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8001af6:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <MX_UART8_Init+0x58>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001afc:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <MX_UART8_Init+0x58>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8001b02:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <MX_UART8_Init+0x58>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8001b08:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <MX_UART8_Init+0x58>)
 8001b0a:	220c      	movs	r2, #12
 8001b0c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <MX_UART8_Init+0x58>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b14:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <MX_UART8_Init+0x58>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <MX_UART8_Init+0x58>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	621a      	str	r2, [r3, #32]
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b20:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <MX_UART8_Init+0x58>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8001b26:	4805      	ldr	r0, [pc, #20]	; (8001b3c <MX_UART8_Init+0x58>)
 8001b28:	f004 f9c4 	bl	8005eb4 <HAL_UART_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_UART8_Init+0x52>
  {
    Error_Handler();
 8001b32:	f000 f95d 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000168 	.word	0x20000168
 8001b40:	40007c00 	.word	0x40007c00

08001b44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b48:	4b14      	ldr	r3, [pc, #80]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b4a:	4a15      	ldr	r2, [pc, #84]	; (8001ba0 <MX_USART1_UART_Init+0x5c>)
 8001b4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b4e:	4b13      	ldr	r3, [pc, #76]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b56:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b5c:	4b0f      	ldr	r3, [pc, #60]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b62:	4b0e      	ldr	r3, [pc, #56]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b68:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b6a:	220c      	movs	r2, #12
 8001b6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b74:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b7a:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b80:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b86:	4805      	ldr	r0, [pc, #20]	; (8001b9c <MX_USART1_UART_Init+0x58>)
 8001b88:	f004 f994 	bl	8005eb4 <HAL_UART_Init>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b92:	f000 f92d 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	200001ec 	.word	0x200001ec
 8001ba0:	40011000 	.word	0x40011000

08001ba4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08c      	sub	sp, #48	; 0x30
 8001ba8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001baa:	f107 031c 	add.w	r3, r7, #28
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bba:	4b86      	ldr	r3, [pc, #536]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a85      	ldr	r2, [pc, #532]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001bc0:	f043 0320 	orr.w	r3, r3, #32
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b83      	ldr	r3, [pc, #524]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0320 	and.w	r3, r3, #32
 8001bce:	61bb      	str	r3, [r7, #24]
 8001bd0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bd2:	4b80      	ldr	r3, [pc, #512]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	4a7f      	ldr	r2, [pc, #508]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b7d      	ldr	r3, [pc, #500]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bea:	4b7a      	ldr	r3, [pc, #488]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	4a79      	ldr	r2, [pc, #484]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf6:	4b77      	ldr	r3, [pc, #476]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c02:	4b74      	ldr	r3, [pc, #464]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	4a73      	ldr	r2, [pc, #460]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c08:	f043 0310 	orr.w	r3, r3, #16
 8001c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0e:	4b71      	ldr	r3, [pc, #452]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	f003 0310 	and.w	r3, r3, #16
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1a:	4b6e      	ldr	r3, [pc, #440]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	4a6d      	ldr	r2, [pc, #436]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c20:	f043 0302 	orr.w	r3, r3, #2
 8001c24:	6313      	str	r3, [r2, #48]	; 0x30
 8001c26:	4b6b      	ldr	r3, [pc, #428]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c32:	4b68      	ldr	r3, [pc, #416]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a67      	ldr	r2, [pc, #412]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c38:	f043 0308 	orr.w	r3, r3, #8
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b65      	ldr	r3, [pc, #404]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0308 	and.w	r3, r3, #8
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4a:	4b62      	ldr	r3, [pc, #392]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	4a61      	ldr	r2, [pc, #388]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c50:	f043 0304 	orr.w	r3, r3, #4
 8001c54:	6313      	str	r3, [r2, #48]	; 0x30
 8001c56:	4b5f      	ldr	r3, [pc, #380]	; (8001dd4 <MX_GPIO_Init+0x230>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	f003 0304 	and.w	r3, r3, #4
 8001c5e:	603b      	str	r3, [r7, #0]
 8001c60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2180      	movs	r1, #128	; 0x80
 8001c66:	485c      	ldr	r0, [pc, #368]	; (8001dd8 <MX_GPIO_Init+0x234>)
 8001c68:	f001 ff34 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, REDtest_Pin|BLUEtest_Pin, GPIO_PIN_RESET);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f44f 4182 	mov.w	r1, #16640	; 0x4100
 8001c72:	485a      	ldr	r0, [pc, #360]	; (8001ddc <MX_GPIO_Init+0x238>)
 8001c74:	f001 ff2e 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|USS_Trigger1_Pin, GPIO_PIN_RESET);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f44f 7190 	mov.w	r1, #288	; 0x120
 8001c7e:	4858      	ldr	r0, [pc, #352]	; (8001de0 <MX_GPIO_Init+0x23c>)
 8001c80:	f001 ff28 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);
 8001c84:	2200      	movs	r2, #0
 8001c86:	f44f 51a2 	mov.w	r1, #5184	; 0x1440
 8001c8a:	4856      	ldr	r0, [pc, #344]	; (8001de4 <MX_GPIO_Init+0x240>)
 8001c8c:	f001 ff22 	bl	8003ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c90:	2380      	movs	r3, #128	; 0x80
 8001c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c94:	2301      	movs	r3, #1
 8001c96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ca0:	f107 031c 	add.w	r3, r7, #28
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	484c      	ldr	r0, [pc, #304]	; (8001dd8 <MX_GPIO_Init+0x234>)
 8001ca8:	f001 fd68 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001cac:	231e      	movs	r3, #30
 8001cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb8:	f107 031c 	add.w	r3, r7, #28
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	484a      	ldr	r0, [pc, #296]	; (8001de8 <MX_GPIO_Init+0x244>)
 8001cc0:	f001 fd5c 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001cc4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cd2:	f107 031c 	add.w	r3, r7, #28
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4844      	ldr	r0, [pc, #272]	; (8001dec <MX_GPIO_Init+0x248>)
 8001cda:	f001 fd4f 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : REDtest_Pin BLUEtest_Pin */
  GPIO_InitStruct.Pin = REDtest_Pin|BLUEtest_Pin;
 8001cde:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8001ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf0:	f107 031c 	add.w	r3, r7, #28
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4839      	ldr	r0, [pc, #228]	; (8001ddc <MX_GPIO_Init+0x238>)
 8001cf8:	f001 fd40 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 USS_Trigger1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|USS_Trigger1_Pin;
 8001cfc:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d02:	2301      	movs	r3, #1
 8001d04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d0e:	f107 031c 	add.w	r3, r7, #28
 8001d12:	4619      	mov	r1, r3
 8001d14:	4832      	ldr	r0, [pc, #200]	; (8001de0 <MX_GPIO_Init+0x23c>)
 8001d16:	f001 fd31 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_2;
 8001d1a:	f44f 7301 	mov.w	r3, #516	; 0x204
 8001d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d20:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d2a:	f107 031c 	add.w	r3, r7, #28
 8001d2e:	4619      	mov	r1, r3
 8001d30:	482b      	ldr	r0, [pc, #172]	; (8001de0 <MX_GPIO_Init+0x23c>)
 8001d32:	f001 fd23 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001d36:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001d3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	4619      	mov	r1, r3
 8001d52:	4823      	ldr	r0, [pc, #140]	; (8001de0 <MX_GPIO_Init+0x23c>)
 8001d54:	f001 fd12 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_12;
 8001d58:	f44f 53a2 	mov.w	r3, #5184	; 0x1440
 8001d5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d66:	2300      	movs	r3, #0
 8001d68:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6a:	f107 031c 	add.w	r3, r7, #28
 8001d6e:	4619      	mov	r1, r3
 8001d70:	481c      	ldr	r0, [pc, #112]	; (8001de4 <MX_GPIO_Init+0x240>)
 8001d72:	f001 fd03 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_11;
 8001d76:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8001d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d7c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d86:	f107 031c 	add.w	r3, r7, #28
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4815      	ldr	r0, [pc, #84]	; (8001de4 <MX_GPIO_Init+0x240>)
 8001d8e:	f001 fcf5 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pin : USS_Data1_Pin */
  GPIO_InitStruct.Pin = USS_Data1_Pin;
 8001d92:	2340      	movs	r3, #64	; 0x40
 8001d94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d96:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USS_Data1_GPIO_Port, &GPIO_InitStruct);
 8001da0:	f107 031c 	add.w	r3, r7, #28
 8001da4:	4619      	mov	r1, r3
 8001da6:	480e      	ldr	r0, [pc, #56]	; (8001de0 <MX_GPIO_Init+0x23c>)
 8001da8:	f001 fce8 	bl	800377c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2100      	movs	r1, #0
 8001db0:	2017      	movs	r0, #23
 8001db2:	f001 fc1a 	bl	80035ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001db6:	2017      	movs	r0, #23
 8001db8:	f001 fc33 	bl	8003622 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	2028      	movs	r0, #40	; 0x28
 8001dc2:	f001 fc12 	bl	80035ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dc6:	2028      	movs	r0, #40	; 0x28
 8001dc8:	f001 fc2b 	bl	8003622 <HAL_NVIC_EnableIRQ>

}
 8001dcc:	bf00      	nop
 8001dce:	3730      	adds	r7, #48	; 0x30
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40023800 	.word	0x40023800
 8001dd8:	40021400 	.word	0x40021400
 8001ddc:	40020400 	.word	0x40020400
 8001de0:	40020c00 	.word	0x40020c00
 8001de4:	40020800 	.word	0x40020800
 8001de8:	40020000 	.word	0x40020000
 8001dec:	40021000 	.word	0x40021000

08001df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001df4:	b672      	cpsid	i
}
 8001df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001df8:	e7fe      	b.n	8001df8 <Error_Handler+0x8>

08001dfa <velocityMode>:

#include "motor_driver_114.h"
#include "define.h"

void velocityMode()
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b084      	sub	sp, #16
 8001dfe:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2f;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	60fa      	str	r2, [r7, #12]
 8001e0a:	3310      	adds	r3, #16
 8001e0c:	443b      	add	r3, r7
 8001e0e:	222f      	movs	r2, #47	; 0x2f
 8001e10:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	1c5a      	adds	r2, r3, #1
 8001e18:	60fa      	str	r2, [r7, #12]
 8001e1a:	3310      	adds	r3, #16
 8001e1c:	443b      	add	r3, r7
 8001e1e:	2260      	movs	r2, #96	; 0x60
 8001e20:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	1c5a      	adds	r2, r3, #1
 8001e28:	60fa      	str	r2, [r7, #12]
 8001e2a:	3310      	adds	r3, #16
 8001e2c:	443b      	add	r3, r7
 8001e2e:	2260      	movs	r2, #96	; 0x60
 8001e30:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	1c5a      	adds	r2, r3, #1
 8001e38:	60fa      	str	r2, [r7, #12]
 8001e3a:	3310      	adds	r3, #16
 8001e3c:	443b      	add	r3, r7
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	1c5a      	adds	r2, r3, #1
 8001e48:	60fa      	str	r2, [r7, #12]
 8001e4a:	3310      	adds	r3, #16
 8001e4c:	443b      	add	r3, r7
 8001e4e:	2203      	movs	r2, #3
 8001e50:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	1c5a      	adds	r2, r3, #1
 8001e58:	60fa      	str	r2, [r7, #12]
 8001e5a:	3310      	adds	r3, #16
 8001e5c:	443b      	add	r3, r7
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	1c5a      	adds	r2, r3, #1
 8001e68:	60fa      	str	r2, [r7, #12]
 8001e6a:	3310      	adds	r3, #16
 8001e6c:	443b      	add	r3, r7
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8001e74:	1d3a      	adds	r2, r7, #4
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	4413      	add	r3, r2
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8001e7e:	1d39      	adds	r1, r7, #4
 8001e80:	2300      	movs	r3, #0
 8001e82:	2208      	movs	r2, #8
 8001e84:	f240 6001 	movw	r0, #1537	; 0x601
 8001e88:	f7ff fc68 	bl	800175c <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
}
 8001e8c:	bf00      	nop
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <synchronousMode>:

void synchronousMode()
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	1c5a      	adds	r2, r3, #1
 8001ea2:	60fa      	str	r2, [r7, #12]
 8001ea4:	3310      	adds	r3, #16
 8001ea6:	443b      	add	r3, r7
 8001ea8:	222b      	movs	r2, #43	; 0x2b
 8001eaa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x0f;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	60fa      	str	r2, [r7, #12]
 8001eb4:	3310      	adds	r3, #16
 8001eb6:	443b      	add	r3, r7
 8001eb8:	220f      	movs	r2, #15
 8001eba:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	1c5a      	adds	r2, r3, #1
 8001ec2:	60fa      	str	r2, [r7, #12]
 8001ec4:	3310      	adds	r3, #16
 8001ec6:	443b      	add	r3, r7
 8001ec8:	2220      	movs	r2, #32
 8001eca:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	1c5a      	adds	r2, r3, #1
 8001ed2:	60fa      	str	r2, [r7, #12]
 8001ed4:	3310      	adds	r3, #16
 8001ed6:	443b      	add	r3, r7
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	60fa      	str	r2, [r7, #12]
 8001ee4:	3310      	adds	r3, #16
 8001ee6:	443b      	add	r3, r7
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	1c5a      	adds	r2, r3, #1
 8001ef2:	60fa      	str	r2, [r7, #12]
 8001ef4:	3310      	adds	r3, #16
 8001ef6:	443b      	add	r3, r7
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	1c5a      	adds	r2, r3, #1
 8001f02:	60fa      	str	r2, [r7, #12]
 8001f04:	3310      	adds	r3, #16
 8001f06:	443b      	add	r3, r7
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8001f0e:	1d3a      	adds	r2, r7, #4
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	4413      	add	r3, r2
 8001f14:	2200      	movs	r2, #0
 8001f16:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8001f18:	1d39      	adds	r1, r7, #4
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	2208      	movs	r2, #8
 8001f1e:	f240 6001 	movw	r0, #1537	; 0x601
 8001f22:	f7ff fc1b 	bl	800175c <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
}
 8001f26:	bf00      	nop
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <startMotor>:
}



void startMotor()
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	af00      	add	r7, sp, #0
    enable();
 8001f32:	f000 f807 	bl	8001f44 <enable>
    velocityMode();
 8001f36:	f7ff ff60 	bl	8001dfa <velocityMode>
    synchronousMode();
 8001f3a:	f7ff ffab 	bl	8001e94 <synchronousMode>
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <enable>:

void enable()
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
    char buf[8];
    char seq[4] = {0x00,0x06,0x07,0x0f};
 8001f4a:	4b2d      	ldr	r3, [pc, #180]	; (8002000 <enable+0xbc>)
 8001f4c:	607b      	str	r3, [r7, #4]
    for(int i =0;i<4;i++)
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]
 8001f52:	e04d      	b.n	8001ff0 <enable+0xac>
    {
        int index = 0;
 8001f54:	2300      	movs	r3, #0
 8001f56:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1c5a      	adds	r2, r3, #1
 8001f5c:	613a      	str	r2, [r7, #16]
 8001f5e:	3318      	adds	r3, #24
 8001f60:	443b      	add	r3, r7
 8001f62:	222b      	movs	r2, #43	; 0x2b
 8001f64:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x40;
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1c5a      	adds	r2, r3, #1
 8001f6c:	613a      	str	r2, [r7, #16]
 8001f6e:	3318      	adds	r3, #24
 8001f70:	443b      	add	r3, r7
 8001f72:	2240      	movs	r2, #64	; 0x40
 8001f74:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x60;
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1c5a      	adds	r2, r3, #1
 8001f7c:	613a      	str	r2, [r7, #16]
 8001f7e:	3318      	adds	r3, #24
 8001f80:	443b      	add	r3, r7
 8001f82:	2260      	movs	r2, #96	; 0x60
 8001f84:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1c5a      	adds	r2, r3, #1
 8001f8c:	613a      	str	r2, [r7, #16]
 8001f8e:	3318      	adds	r3, #24
 8001f90:	443b      	add	r3, r7
 8001f92:	2200      	movs	r2, #0
 8001f94:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = seq[i];
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1c5a      	adds	r2, r3, #1
 8001f9c:	613a      	str	r2, [r7, #16]
 8001f9e:	1d39      	adds	r1, r7, #4
 8001fa0:	697a      	ldr	r2, [r7, #20]
 8001fa2:	440a      	add	r2, r1
 8001fa4:	7812      	ldrb	r2, [r2, #0]
 8001fa6:	3318      	adds	r3, #24
 8001fa8:	443b      	add	r3, r7
 8001faa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1c5a      	adds	r2, r3, #1
 8001fb2:	613a      	str	r2, [r7, #16]
 8001fb4:	3318      	adds	r3, #24
 8001fb6:	443b      	add	r3, r7
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1c5a      	adds	r2, r3, #1
 8001fc2:	613a      	str	r2, [r7, #16]
 8001fc4:	3318      	adds	r3, #24
 8001fc6:	443b      	add	r3, r7
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8001fce:	f107 0208 	add.w	r2, r7, #8
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8001fda:	f107 0108 	add.w	r1, r7, #8
 8001fde:	2300      	movs	r3, #0
 8001fe0:	2208      	movs	r2, #8
 8001fe2:	f240 6001 	movw	r0, #1537	; 0x601
 8001fe6:	f7ff fbb9 	bl	800175c <sendCan>
    for(int i =0;i<4;i++)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	3301      	adds	r3, #1
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	2b03      	cmp	r3, #3
 8001ff4:	ddae      	ble.n	8001f54 <enable+0x10>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
    }
}
 8001ff6:	bf00      	nop
 8001ff8:	bf00      	nop
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	0f070600 	.word	0x0f070600

08002004 <disable>:

void disable()
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	1c5a      	adds	r2, r3, #1
 8002012:	60fa      	str	r2, [r7, #12]
 8002014:	3310      	adds	r3, #16
 8002016:	443b      	add	r3, r7
 8002018:	222b      	movs	r2, #43	; 0x2b
 800201a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	1c5a      	adds	r2, r3, #1
 8002022:	60fa      	str	r2, [r7, #12]
 8002024:	3310      	adds	r3, #16
 8002026:	443b      	add	r3, r7
 8002028:	2240      	movs	r2, #64	; 0x40
 800202a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	1c5a      	adds	r2, r3, #1
 8002032:	60fa      	str	r2, [r7, #12]
 8002034:	3310      	adds	r3, #16
 8002036:	443b      	add	r3, r7
 8002038:	2260      	movs	r2, #96	; 0x60
 800203a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	60fa      	str	r2, [r7, #12]
 8002044:	3310      	adds	r3, #16
 8002046:	443b      	add	r3, r7
 8002048:	2200      	movs	r2, #0
 800204a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	1c5a      	adds	r2, r3, #1
 8002052:	60fa      	str	r2, [r7, #12]
 8002054:	3310      	adds	r3, #16
 8002056:	443b      	add	r3, r7
 8002058:	2200      	movs	r2, #0
 800205a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	60fa      	str	r2, [r7, #12]
 8002064:	3310      	adds	r3, #16
 8002066:	443b      	add	r3, r7
 8002068:	2200      	movs	r2, #0
 800206a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	1c5a      	adds	r2, r3, #1
 8002072:	60fa      	str	r2, [r7, #12]
 8002074:	3310      	adds	r3, #16
 8002076:	443b      	add	r3, r7
 8002078:	2200      	movs	r2, #0
 800207a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800207e:	1d3a      	adds	r2, r7, #4
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4413      	add	r3, r2
 8002084:	2200      	movs	r2, #0
 8002086:	701a      	strb	r2, [r3, #0]
    index = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800208c:	1d39      	adds	r1, r7, #4
 800208e:	2300      	movs	r3, #0
 8002090:	2208      	movs	r2, #8
 8002092:	f240 6001 	movw	r0, #1537	; 0x601
 8002096:	f7ff fb61 	bl	800175c <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
}
 800209a:	bf00      	nop
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <reset>:

void reset()
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b084      	sub	sp, #16
 80020a6:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	1c5a      	adds	r2, r3, #1
 80020b0:	60fa      	str	r2, [r7, #12]
 80020b2:	3310      	adds	r3, #16
 80020b4:	443b      	add	r3, r7
 80020b6:	222b      	movs	r2, #43	; 0x2b
 80020b8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	60fa      	str	r2, [r7, #12]
 80020c2:	3310      	adds	r3, #16
 80020c4:	443b      	add	r3, r7
 80020c6:	2240      	movs	r2, #64	; 0x40
 80020c8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	60fa      	str	r2, [r7, #12]
 80020d2:	3310      	adds	r3, #16
 80020d4:	443b      	add	r3, r7
 80020d6:	2260      	movs	r2, #96	; 0x60
 80020d8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	1c5a      	adds	r2, r3, #1
 80020e0:	60fa      	str	r2, [r7, #12]
 80020e2:	3310      	adds	r3, #16
 80020e4:	443b      	add	r3, r7
 80020e6:	2200      	movs	r2, #0
 80020e8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x80;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	60fa      	str	r2, [r7, #12]
 80020f2:	3310      	adds	r3, #16
 80020f4:	443b      	add	r3, r7
 80020f6:	2280      	movs	r2, #128	; 0x80
 80020f8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	1c5a      	adds	r2, r3, #1
 8002100:	60fa      	str	r2, [r7, #12]
 8002102:	3310      	adds	r3, #16
 8002104:	443b      	add	r3, r7
 8002106:	2200      	movs	r2, #0
 8002108:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	1c5a      	adds	r2, r3, #1
 8002110:	60fa      	str	r2, [r7, #12]
 8002112:	3310      	adds	r3, #16
 8002114:	443b      	add	r3, r7
 8002116:	2200      	movs	r2, #0
 8002118:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800211c:	1d3a      	adds	r2, r7, #4
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	4413      	add	r3, r2
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8002126:	1d39      	adds	r1, r7, #4
 8002128:	2300      	movs	r3, #0
 800212a:	2208      	movs	r2, #8
 800212c:	f240 6001 	movw	r0, #1537	; 0x601
 8002130:	f7ff fb14 	bl	800175c <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
}
 8002134:	bf00      	nop
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <control>:
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}

void control(int16_t lrpm,int16_t rrpm)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	460a      	mov	r2, r1
 8002146:	80fb      	strh	r3, [r7, #6]
 8002148:	4613      	mov	r3, r2
 800214a:	80bb      	strh	r3, [r7, #4]
    lrpm = -1*lrpm;
 800214c:	88fb      	ldrh	r3, [r7, #6]
 800214e:	425b      	negs	r3, r3
 8002150:	b29b      	uxth	r3, r3
 8002152:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x23;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	617a      	str	r2, [r7, #20]
 800215e:	3318      	adds	r3, #24
 8002160:	443b      	add	r3, r7
 8002162:	2223      	movs	r2, #35	; 0x23
 8002164:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0xff;
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	1c5a      	adds	r2, r3, #1
 800216c:	617a      	str	r2, [r7, #20]
 800216e:	3318      	adds	r3, #24
 8002170:	443b      	add	r3, r7
 8002172:	22ff      	movs	r2, #255	; 0xff
 8002174:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	1c5a      	adds	r2, r3, #1
 800217c:	617a      	str	r2, [r7, #20]
 800217e:	3318      	adds	r3, #24
 8002180:	443b      	add	r3, r7
 8002182:	2260      	movs	r2, #96	; 0x60
 8002184:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	1c5a      	adds	r2, r3, #1
 800218c:	617a      	str	r2, [r7, #20]
 800218e:	3318      	adds	r3, #24
 8002190:	443b      	add	r3, r7
 8002192:	2203      	movs	r2, #3
 8002194:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm & 0xff);
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	1c5a      	adds	r2, r3, #1
 800219c:	617a      	str	r2, [r7, #20]
 800219e:	88fa      	ldrh	r2, [r7, #6]
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	3318      	adds	r3, #24
 80021a4:	443b      	add	r3, r7
 80021a6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm>>8) & 0xff;
 80021aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021ae:	121b      	asrs	r3, r3, #8
 80021b0:	b219      	sxth	r1, r3
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	617a      	str	r2, [r7, #20]
 80021b8:	b2ca      	uxtb	r2, r1
 80021ba:	3318      	adds	r3, #24
 80021bc:	443b      	add	r3, r7
 80021be:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = rrpm & 0xff;
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	1c5a      	adds	r2, r3, #1
 80021c6:	617a      	str	r2, [r7, #20]
 80021c8:	88ba      	ldrh	r2, [r7, #4]
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	3318      	adds	r3, #24
 80021ce:	443b      	add	r3, r7
 80021d0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = (rrpm>>8) & 0xff;
 80021d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021d8:	121b      	asrs	r3, r3, #8
 80021da:	b21b      	sxth	r3, r3
 80021dc:	b2d9      	uxtb	r1, r3
 80021de:	f107 020c 	add.w	r2, r7, #12
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	4413      	add	r3, r2
 80021e6:	460a      	mov	r2, r1
 80021e8:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80021ea:	f107 010c 	add.w	r1, r7, #12
 80021ee:	2300      	movs	r3, #0
 80021f0:	2208      	movs	r2, #8
 80021f2:	f240 6001 	movw	r0, #1537	; 0x601
 80021f6:	f7ff fab1 	bl	800175c <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 80021fa:	bf00      	nop
 80021fc:	3718      	adds	r7, #24
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800220a:	4b0f      	ldr	r3, [pc, #60]	; (8002248 <HAL_MspInit+0x44>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220e:	4a0e      	ldr	r2, [pc, #56]	; (8002248 <HAL_MspInit+0x44>)
 8002210:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002214:	6413      	str	r3, [r2, #64]	; 0x40
 8002216:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <HAL_MspInit+0x44>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800221e:	607b      	str	r3, [r7, #4]
 8002220:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002222:	4b09      	ldr	r3, [pc, #36]	; (8002248 <HAL_MspInit+0x44>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002226:	4a08      	ldr	r2, [pc, #32]	; (8002248 <HAL_MspInit+0x44>)
 8002228:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800222c:	6453      	str	r3, [r2, #68]	; 0x44
 800222e:	4b06      	ldr	r3, [pc, #24]	; (8002248 <HAL_MspInit+0x44>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002232:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002236:	603b      	str	r3, [r7, #0]
 8002238:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40023800 	.word	0x40023800

0800224c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b08a      	sub	sp, #40	; 0x28
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a1b      	ldr	r2, [pc, #108]	; (80022d8 <HAL_CAN_MspInit+0x8c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d12f      	bne.n	80022ce <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800226e:	4b1b      	ldr	r3, [pc, #108]	; (80022dc <HAL_CAN_MspInit+0x90>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	4a1a      	ldr	r2, [pc, #104]	; (80022dc <HAL_CAN_MspInit+0x90>)
 8002274:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002278:	6413      	str	r3, [r2, #64]	; 0x40
 800227a:	4b18      	ldr	r3, [pc, #96]	; (80022dc <HAL_CAN_MspInit+0x90>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002282:	613b      	str	r3, [r7, #16]
 8002284:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002286:	4b15      	ldr	r3, [pc, #84]	; (80022dc <HAL_CAN_MspInit+0x90>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	4a14      	ldr	r2, [pc, #80]	; (80022dc <HAL_CAN_MspInit+0x90>)
 800228c:	f043 0308 	orr.w	r3, r3, #8
 8002290:	6313      	str	r3, [r2, #48]	; 0x30
 8002292:	4b12      	ldr	r3, [pc, #72]	; (80022dc <HAL_CAN_MspInit+0x90>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800229e:	2303      	movs	r3, #3
 80022a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a2:	2302      	movs	r3, #2
 80022a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022aa:	2303      	movs	r3, #3
 80022ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80022ae:	2309      	movs	r3, #9
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022b2:	f107 0314 	add.w	r3, r7, #20
 80022b6:	4619      	mov	r1, r3
 80022b8:	4809      	ldr	r0, [pc, #36]	; (80022e0 <HAL_CAN_MspInit+0x94>)
 80022ba:	f001 fa5f 	bl	800377c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80022be:	2200      	movs	r2, #0
 80022c0:	2100      	movs	r1, #0
 80022c2:	2014      	movs	r0, #20
 80022c4:	f001 f991 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80022c8:	2014      	movs	r0, #20
 80022ca:	f001 f9aa 	bl	8003622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80022ce:	bf00      	nop
 80022d0:	3728      	adds	r7, #40	; 0x28
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40006400 	.word	0x40006400
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40020c00 	.word	0x40020c00

080022e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022f4:	d10c      	bne.n	8002310 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022f6:	4b15      	ldr	r3, [pc, #84]	; (800234c <HAL_TIM_Base_MspInit+0x68>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	4a14      	ldr	r2, [pc, #80]	; (800234c <HAL_TIM_Base_MspInit+0x68>)
 80022fc:	f043 0301 	orr.w	r3, r3, #1
 8002300:	6413      	str	r3, [r2, #64]	; 0x40
 8002302:	4b12      	ldr	r3, [pc, #72]	; (800234c <HAL_TIM_Base_MspInit+0x68>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800230e:	e018      	b.n	8002342 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a0e      	ldr	r2, [pc, #56]	; (8002350 <HAL_TIM_Base_MspInit+0x6c>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d113      	bne.n	8002342 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800231a:	4b0c      	ldr	r3, [pc, #48]	; (800234c <HAL_TIM_Base_MspInit+0x68>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	4a0b      	ldr	r2, [pc, #44]	; (800234c <HAL_TIM_Base_MspInit+0x68>)
 8002320:	f043 0310 	orr.w	r3, r3, #16
 8002324:	6413      	str	r3, [r2, #64]	; 0x40
 8002326:	4b09      	ldr	r3, [pc, #36]	; (800234c <HAL_TIM_Base_MspInit+0x68>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	f003 0310 	and.w	r3, r3, #16
 800232e:	60bb      	str	r3, [r7, #8]
 8002330:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002332:	2200      	movs	r2, #0
 8002334:	2100      	movs	r1, #0
 8002336:	2036      	movs	r0, #54	; 0x36
 8002338:	f001 f957 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800233c:	2036      	movs	r0, #54	; 0x36
 800233e:	f001 f970 	bl	8003622 <HAL_NVIC_EnableIRQ>
}
 8002342:	bf00      	nop
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40023800 	.word	0x40023800
 8002350:	40001000 	.word	0x40001000

08002354 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b088      	sub	sp, #32
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 030c 	add.w	r3, r7, #12
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002374:	d11b      	bne.n	80023ae <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002376:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <HAL_TIM_MspPostInit+0x64>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	4a0f      	ldr	r2, [pc, #60]	; (80023b8 <HAL_TIM_MspPostInit+0x64>)
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	6313      	str	r3, [r2, #48]	; 0x30
 8002382:	4b0d      	ldr	r3, [pc, #52]	; (80023b8 <HAL_TIM_MspPostInit+0x64>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	60bb      	str	r3, [r7, #8]
 800238c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800238e:	2320      	movs	r3, #32
 8002390:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002392:	2302      	movs	r3, #2
 8002394:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002396:	2300      	movs	r3, #0
 8002398:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239a:	2300      	movs	r3, #0
 800239c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800239e:	2301      	movs	r3, #1
 80023a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a2:	f107 030c 	add.w	r3, r7, #12
 80023a6:	4619      	mov	r1, r3
 80023a8:	4804      	ldr	r0, [pc, #16]	; (80023bc <HAL_TIM_MspPostInit+0x68>)
 80023aa:	f001 f9e7 	bl	800377c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80023ae:	bf00      	nop
 80023b0:	3720      	adds	r7, #32
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40020000 	.word	0x40020000

080023c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b0ac      	sub	sp, #176	; 0xb0
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023d8:	f107 0318 	add.w	r3, r7, #24
 80023dc:	2284      	movs	r2, #132	; 0x84
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f004 fd63 	bl	8006eac <memset>
  if(huart->Instance==UART8)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a46      	ldr	r2, [pc, #280]	; (8002504 <HAL_UART_MspInit+0x144>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d144      	bne.n	800247a <HAL_UART_MspInit+0xba>

  /* USER CODE END UART8_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 80023f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023f4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 80023f6:	2300      	movs	r3, #0
 80023f8:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023fa:	f107 0318 	add.w	r3, r7, #24
 80023fe:	4618      	mov	r0, r3
 8002400:	f002 f8ce 	bl	80045a0 <HAL_RCCEx_PeriphCLKConfig>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800240a:	f7ff fcf1 	bl	8001df0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 800240e:	4b3e      	ldr	r3, [pc, #248]	; (8002508 <HAL_UART_MspInit+0x148>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002412:	4a3d      	ldr	r2, [pc, #244]	; (8002508 <HAL_UART_MspInit+0x148>)
 8002414:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002418:	6413      	str	r3, [r2, #64]	; 0x40
 800241a:	4b3b      	ldr	r3, [pc, #236]	; (8002508 <HAL_UART_MspInit+0x148>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002426:	4b38      	ldr	r3, [pc, #224]	; (8002508 <HAL_UART_MspInit+0x148>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	4a37      	ldr	r2, [pc, #220]	; (8002508 <HAL_UART_MspInit+0x148>)
 800242c:	f043 0310 	orr.w	r3, r3, #16
 8002430:	6313      	str	r3, [r2, #48]	; 0x30
 8002432:	4b35      	ldr	r3, [pc, #212]	; (8002508 <HAL_UART_MspInit+0x148>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	f003 0310 	and.w	r3, r3, #16
 800243a:	613b      	str	r3, [r7, #16]
 800243c:	693b      	ldr	r3, [r7, #16]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800243e:	2303      	movs	r3, #3
 8002440:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002444:	2302      	movs	r3, #2
 8002446:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002450:	2303      	movs	r3, #3
 8002452:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002456:	2308      	movs	r3, #8
 8002458:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800245c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002460:	4619      	mov	r1, r3
 8002462:	482a      	ldr	r0, [pc, #168]	; (800250c <HAL_UART_MspInit+0x14c>)
 8002464:	f001 f98a 	bl	800377c <HAL_GPIO_Init>

    /* UART8 interrupt Init */
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 8002468:	2200      	movs	r2, #0
 800246a:	2100      	movs	r1, #0
 800246c:	2053      	movs	r0, #83	; 0x53
 800246e:	f001 f8bc 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8002472:	2053      	movs	r0, #83	; 0x53
 8002474:	f001 f8d5 	bl	8003622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002478:	e03f      	b.n	80024fa <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART1)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a24      	ldr	r2, [pc, #144]	; (8002510 <HAL_UART_MspInit+0x150>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d13a      	bne.n	80024fa <HAL_UART_MspInit+0x13a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002484:	2340      	movs	r3, #64	; 0x40
 8002486:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002488:	2300      	movs	r3, #0
 800248a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800248c:	f107 0318 	add.w	r3, r7, #24
 8002490:	4618      	mov	r0, r3
 8002492:	f002 f885 	bl	80045a0 <HAL_RCCEx_PeriphCLKConfig>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 800249c:	f7ff fca8 	bl	8001df0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80024a0:	4b19      	ldr	r3, [pc, #100]	; (8002508 <HAL_UART_MspInit+0x148>)
 80024a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a4:	4a18      	ldr	r2, [pc, #96]	; (8002508 <HAL_UART_MspInit+0x148>)
 80024a6:	f043 0310 	orr.w	r3, r3, #16
 80024aa:	6453      	str	r3, [r2, #68]	; 0x44
 80024ac:	4b16      	ldr	r3, [pc, #88]	; (8002508 <HAL_UART_MspInit+0x148>)
 80024ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b0:	f003 0310 	and.w	r3, r3, #16
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024b8:	4b13      	ldr	r3, [pc, #76]	; (8002508 <HAL_UART_MspInit+0x148>)
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	4a12      	ldr	r2, [pc, #72]	; (8002508 <HAL_UART_MspInit+0x148>)
 80024be:	f043 0302 	orr.w	r3, r3, #2
 80024c2:	6313      	str	r3, [r2, #48]	; 0x30
 80024c4:	4b10      	ldr	r3, [pc, #64]	; (8002508 <HAL_UART_MspInit+0x148>)
 80024c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024d0:	23c0      	movs	r3, #192	; 0xc0
 80024d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d6:	2302      	movs	r3, #2
 80024d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e2:	2303      	movs	r3, #3
 80024e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024e8:	2307      	movs	r3, #7
 80024ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ee:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024f2:	4619      	mov	r1, r3
 80024f4:	4807      	ldr	r0, [pc, #28]	; (8002514 <HAL_UART_MspInit+0x154>)
 80024f6:	f001 f941 	bl	800377c <HAL_GPIO_Init>
}
 80024fa:	bf00      	nop
 80024fc:	37b0      	adds	r7, #176	; 0xb0
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40007c00 	.word	0x40007c00
 8002508:	40023800 	.word	0x40023800
 800250c:	40021000 	.word	0x40021000
 8002510:	40011000 	.word	0x40011000
 8002514:	40020400 	.word	0x40020400

08002518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800251c:	e7fe      	b.n	800251c <NMI_Handler+0x4>

0800251e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800251e:	b480      	push	{r7}
 8002520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002522:	e7fe      	b.n	8002522 <HardFault_Handler+0x4>

08002524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002528:	e7fe      	b.n	8002528 <MemManage_Handler+0x4>

0800252a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800252a:	b480      	push	{r7}
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800252e:	e7fe      	b.n	800252e <BusFault_Handler+0x4>

08002530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002534:	e7fe      	b.n	8002534 <UsageFault_Handler+0x4>

08002536 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002536:	b480      	push	{r7}
 8002538:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002564:	f000 f8ae 	bl	80026c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002568:	bf00      	nop
 800256a:	bd80      	pop	{r7, pc}

0800256c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002570:	4802      	ldr	r0, [pc, #8]	; (800257c <CAN1_RX0_IRQHandler+0x10>)
 8002572:	f000 fd2f 	bl	8002fd4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	200000a8 	.word	0x200000a8

08002580 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data1_Pin);
 8002584:	2040      	movs	r0, #64	; 0x40
 8002586:	f001 fad9 	bl	8003b3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800258a:	2080      	movs	r0, #128	; 0x80
 800258c:	f001 fad6 	bl	8003b3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002590:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002594:	f001 fad2 	bl	8003b3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002598:	bf00      	nop
 800259a:	bd80      	pop	{r7, pc}

0800259c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80025a0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80025a4:	f001 faca 	bl	8003b3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80025a8:	bf00      	nop
 80025aa:	bd80      	pop	{r7, pc}

080025ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025b0:	4802      	ldr	r0, [pc, #8]	; (80025bc <TIM6_DAC_IRQHandler+0x10>)
 80025b2:	f002 fd16 	bl	8004fe2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	2000011c 	.word	0x2000011c

080025c0 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 80025c4:	4802      	ldr	r0, [pc, #8]	; (80025d0 <UART8_IRQHandler+0x10>)
 80025c6:	f003 fcc3 	bl	8005f50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20000168 	.word	0x20000168

080025d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025d8:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <SystemInit+0x20>)
 80025da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025de:	4a05      	ldr	r2, [pc, #20]	; (80025f4 <SystemInit+0x20>)
 80025e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	e000ed00 	.word	0xe000ed00

080025f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002630 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025fc:	480d      	ldr	r0, [pc, #52]	; (8002634 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025fe:	490e      	ldr	r1, [pc, #56]	; (8002638 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002600:	4a0e      	ldr	r2, [pc, #56]	; (800263c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002604:	e002      	b.n	800260c <LoopCopyDataInit>

08002606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800260a:	3304      	adds	r3, #4

0800260c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800260c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800260e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002610:	d3f9      	bcc.n	8002606 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002612:	4a0b      	ldr	r2, [pc, #44]	; (8002640 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002614:	4c0b      	ldr	r4, [pc, #44]	; (8002644 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002618:	e001      	b.n	800261e <LoopFillZerobss>

0800261a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800261a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800261c:	3204      	adds	r2, #4

0800261e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800261e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002620:	d3fb      	bcc.n	800261a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002622:	f7ff ffd7 	bl	80025d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002626:	f004 fc1d 	bl	8006e64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800262a:	f7ff f8f1 	bl	8001810 <main>
  bx  lr    
 800262e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002630:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002634:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002638:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800263c:	08006f04 	.word	0x08006f04
  ldr r2, =_sbss
 8002640:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002644:	20000274 	.word	0x20000274

08002648 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002648:	e7fe      	b.n	8002648 <ADC_IRQHandler>

0800264a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800264a:	b580      	push	{r7, lr}
 800264c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800264e:	2003      	movs	r0, #3
 8002650:	f000 ffc0 	bl	80035d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002654:	200f      	movs	r0, #15
 8002656:	f000 f805 	bl	8002664 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800265a:	f7ff fdd3 	bl	8002204 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	bd80      	pop	{r7, pc}

08002664 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800266c:	4b12      	ldr	r3, [pc, #72]	; (80026b8 <HAL_InitTick+0x54>)
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	4b12      	ldr	r3, [pc, #72]	; (80026bc <HAL_InitTick+0x58>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	4619      	mov	r1, r3
 8002676:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800267a:	fbb3 f3f1 	udiv	r3, r3, r1
 800267e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002682:	4618      	mov	r0, r3
 8002684:	f000 ffdb 	bl	800363e <HAL_SYSTICK_Config>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e00e      	b.n	80026b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b0f      	cmp	r3, #15
 8002696:	d80a      	bhi.n	80026ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002698:	2200      	movs	r2, #0
 800269a:	6879      	ldr	r1, [r7, #4]
 800269c:	f04f 30ff 	mov.w	r0, #4294967295
 80026a0:	f000 ffa3 	bl	80035ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026a4:	4a06      	ldr	r2, [pc, #24]	; (80026c0 <HAL_InitTick+0x5c>)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	e000      	b.n	80026b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20000000 	.word	0x20000000
 80026bc:	20000008 	.word	0x20000008
 80026c0:	20000004 	.word	0x20000004

080026c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026c8:	4b06      	ldr	r3, [pc, #24]	; (80026e4 <HAL_IncTick+0x20>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	461a      	mov	r2, r3
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_IncTick+0x24>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4413      	add	r3, r2
 80026d4:	4a04      	ldr	r2, [pc, #16]	; (80026e8 <HAL_IncTick+0x24>)
 80026d6:	6013      	str	r3, [r2, #0]
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	20000008 	.word	0x20000008
 80026e8:	20000270 	.word	0x20000270

080026ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  return uwTick;
 80026f0:	4b03      	ldr	r3, [pc, #12]	; (8002700 <HAL_GetTick+0x14>)
 80026f2:	681b      	ldr	r3, [r3, #0]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	20000270 	.word	0x20000270

08002704 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e0ed      	b.n	80028f2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 3020 	ldrb.w	r3, [r3, #32]
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d102      	bne.n	8002728 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff fd92 	bl	800224c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f042 0201 	orr.w	r2, r2, #1
 8002736:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002738:	f7ff ffd8 	bl	80026ec <HAL_GetTick>
 800273c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800273e:	e012      	b.n	8002766 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002740:	f7ff ffd4 	bl	80026ec <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b0a      	cmp	r3, #10
 800274c:	d90b      	bls.n	8002766 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002752:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2205      	movs	r2, #5
 800275e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e0c5      	b.n	80028f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	d0e5      	beq.n	8002740 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0202 	bic.w	r2, r2, #2
 8002782:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002784:	f7ff ffb2 	bl	80026ec <HAL_GetTick>
 8002788:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800278a:	e012      	b.n	80027b2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800278c:	f7ff ffae 	bl	80026ec <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b0a      	cmp	r3, #10
 8002798:	d90b      	bls.n	80027b2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2205      	movs	r2, #5
 80027aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e09f      	b.n	80028f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d1e5      	bne.n	800278c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	7e1b      	ldrb	r3, [r3, #24]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d108      	bne.n	80027da <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	e007      	b.n	80027ea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	7e5b      	ldrb	r3, [r3, #25]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d108      	bne.n	8002804 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	e007      	b.n	8002814 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002812:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	7e9b      	ldrb	r3, [r3, #26]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d108      	bne.n	800282e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0220 	orr.w	r2, r2, #32
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	e007      	b.n	800283e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f022 0220 	bic.w	r2, r2, #32
 800283c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	7edb      	ldrb	r3, [r3, #27]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d108      	bne.n	8002858 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0210 	bic.w	r2, r2, #16
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	e007      	b.n	8002868 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f042 0210 	orr.w	r2, r2, #16
 8002866:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	7f1b      	ldrb	r3, [r3, #28]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d108      	bne.n	8002882 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0208 	orr.w	r2, r2, #8
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	e007      	b.n	8002892 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0208 	bic.w	r2, r2, #8
 8002890:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	7f5b      	ldrb	r3, [r3, #29]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d108      	bne.n	80028ac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f042 0204 	orr.w	r2, r2, #4
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	e007      	b.n	80028bc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0204 	bic.w	r2, r2, #4
 80028ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	431a      	orrs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	431a      	orrs	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	ea42 0103 	orr.w	r1, r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	1e5a      	subs	r2, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
	...

080028fc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002912:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002914:	7cfb      	ldrb	r3, [r7, #19]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d003      	beq.n	8002922 <HAL_CAN_ConfigFilter+0x26>
 800291a:	7cfb      	ldrb	r3, [r7, #19]
 800291c:	2b02      	cmp	r3, #2
 800291e:	f040 80be 	bne.w	8002a9e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002922:	4b65      	ldr	r3, [pc, #404]	; (8002ab8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002924:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800292c:	f043 0201 	orr.w	r2, r3, #1
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800293c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	021b      	lsls	r3, r3, #8
 8002952:	431a      	orrs	r2, r3
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	f003 031f 	and.w	r3, r3, #31
 8002962:	2201      	movs	r2, #1
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	43db      	mvns	r3, r3
 8002974:	401a      	ands	r2, r3
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d123      	bne.n	80029cc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	43db      	mvns	r3, r3
 800298e:	401a      	ands	r2, r3
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80029a6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	3248      	adds	r2, #72	; 0x48
 80029ac:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029c0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80029c2:	6979      	ldr	r1, [r7, #20]
 80029c4:	3348      	adds	r3, #72	; 0x48
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	440b      	add	r3, r1
 80029ca:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d122      	bne.n	8002a1a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	431a      	orrs	r2, r3
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80029f4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	3248      	adds	r2, #72	; 0x48
 80029fa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a0e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a10:	6979      	ldr	r1, [r7, #20]
 8002a12:	3348      	adds	r3, #72	; 0x48
 8002a14:	00db      	lsls	r3, r3, #3
 8002a16:	440b      	add	r3, r1
 8002a18:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d109      	bne.n	8002a36 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	401a      	ands	r2, r3
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002a34:	e007      	b.n	8002a46 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	431a      	orrs	r2, r3
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d109      	bne.n	8002a62 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	43db      	mvns	r3, r3
 8002a58:	401a      	ands	r2, r3
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002a60:	e007      	b.n	8002a72 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d107      	bne.n	8002a8a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a90:	f023 0201 	bic.w	r2, r3, #1
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	e006      	b.n	8002aac <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
  }
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	371c      	adds	r7, #28
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr
 8002ab8:	40006400 	.word	0x40006400

08002abc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d12e      	bne.n	8002b2e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 0201 	bic.w	r2, r2, #1
 8002ae6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ae8:	f7ff fe00 	bl	80026ec <HAL_GetTick>
 8002aec:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002aee:	e012      	b.n	8002b16 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002af0:	f7ff fdfc 	bl	80026ec <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b0a      	cmp	r3, #10
 8002afc:	d90b      	bls.n	8002b16 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b02:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2205      	movs	r2, #5
 8002b0e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e012      	b.n	8002b3c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1e5      	bne.n	8002af0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	e006      	b.n	8002b3c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b32:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
  }
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b089      	sub	sp, #36	; 0x24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
 8002b50:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b58:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b62:	7ffb      	ldrb	r3, [r7, #31]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d003      	beq.n	8002b70 <HAL_CAN_AddTxMessage+0x2c>
 8002b68:	7ffb      	ldrb	r3, [r7, #31]
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	f040 80b8 	bne.w	8002ce0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10a      	bne.n	8002b90 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d105      	bne.n	8002b90 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f000 80a0 	beq.w	8002cd0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	0e1b      	lsrs	r3, r3, #24
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d907      	bls.n	8002bb0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e09e      	b.n	8002cee <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	409a      	lsls	r2, r3
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10d      	bne.n	8002bde <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002bcc:	68f9      	ldr	r1, [r7, #12]
 8002bce:	6809      	ldr	r1, [r1, #0]
 8002bd0:	431a      	orrs	r2, r3
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	3318      	adds	r3, #24
 8002bd6:	011b      	lsls	r3, r3, #4
 8002bd8:	440b      	add	r3, r1
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	e00f      	b.n	8002bfe <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002be8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002bee:	68f9      	ldr	r1, [r7, #12]
 8002bf0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002bf2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	3318      	adds	r3, #24
 8002bf8:	011b      	lsls	r3, r3, #4
 8002bfa:	440b      	add	r3, r1
 8002bfc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6819      	ldr	r1, [r3, #0]
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	691a      	ldr	r2, [r3, #16]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	3318      	adds	r3, #24
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	440b      	add	r3, r1
 8002c0e:	3304      	adds	r3, #4
 8002c10:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	7d1b      	ldrb	r3, [r3, #20]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d111      	bne.n	8002c3e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	3318      	adds	r3, #24
 8002c22:	011b      	lsls	r3, r3, #4
 8002c24:	4413      	add	r3, r2
 8002c26:	3304      	adds	r3, #4
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68fa      	ldr	r2, [r7, #12]
 8002c2c:	6811      	ldr	r1, [r2, #0]
 8002c2e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	3318      	adds	r3, #24
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	440b      	add	r3, r1
 8002c3a:	3304      	adds	r3, #4
 8002c3c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3307      	adds	r3, #7
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	061a      	lsls	r2, r3, #24
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3306      	adds	r3, #6
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	041b      	lsls	r3, r3, #16
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3305      	adds	r3, #5
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	021b      	lsls	r3, r3, #8
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	3204      	adds	r2, #4
 8002c5e:	7812      	ldrb	r2, [r2, #0]
 8002c60:	4610      	mov	r0, r2
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	6811      	ldr	r1, [r2, #0]
 8002c66:	ea43 0200 	orr.w	r2, r3, r0
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	440b      	add	r3, r1
 8002c70:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002c74:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3303      	adds	r3, #3
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	061a      	lsls	r2, r3, #24
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	3302      	adds	r3, #2
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	041b      	lsls	r3, r3, #16
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	021b      	lsls	r3, r3, #8
 8002c90:	4313      	orrs	r3, r2
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	7812      	ldrb	r2, [r2, #0]
 8002c96:	4610      	mov	r0, r2
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	6811      	ldr	r1, [r2, #0]
 8002c9c:	ea43 0200 	orr.w	r2, r3, r0
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	011b      	lsls	r3, r3, #4
 8002ca4:	440b      	add	r3, r1
 8002ca6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002caa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	3318      	adds	r3, #24
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	4413      	add	r3, r2
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	6811      	ldr	r1, [r2, #0]
 8002cbe:	f043 0201 	orr.w	r2, r3, #1
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	3318      	adds	r3, #24
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	440b      	add	r3, r1
 8002cca:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	e00e      	b.n	8002cee <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e006      	b.n	8002cee <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
  }
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3724      	adds	r7, #36	; 0x24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b085      	sub	sp, #20
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d0c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002d0e:	7afb      	ldrb	r3, [r7, #11]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d002      	beq.n	8002d1a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002d14:	7afb      	ldrb	r3, [r7, #11]
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d11d      	bne.n	8002d56 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d002      	beq.n	8002d2e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d002      	beq.n	8002d42 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d002      	beq.n	8002d56 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	3301      	adds	r3, #1
 8002d54:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002d56:	68fb      	ldr	r3, [r7, #12]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002d64:	b480      	push	{r7}
 8002d66:	b087      	sub	sp, #28
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
 8002d70:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d78:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d7a:	7dfb      	ldrb	r3, [r7, #23]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d003      	beq.n	8002d88 <HAL_CAN_GetRxMessage+0x24>
 8002d80:	7dfb      	ldrb	r3, [r7, #23]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	f040 80f3 	bne.w	8002f6e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10e      	bne.n	8002dac <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	f003 0303 	and.w	r3, r3, #3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d116      	bne.n	8002dca <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e0e7      	b.n	8002f7c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	f003 0303 	and.w	r3, r3, #3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d107      	bne.n	8002dca <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e0d8      	b.n	8002f7c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	331b      	adds	r3, #27
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	4413      	add	r3, r2
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0204 	and.w	r2, r3, #4
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10c      	bne.n	8002e02 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	331b      	adds	r3, #27
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	4413      	add	r3, r2
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	0d5b      	lsrs	r3, r3, #21
 8002df8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	601a      	str	r2, [r3, #0]
 8002e00:	e00b      	b.n	8002e1a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	331b      	adds	r3, #27
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	4413      	add	r3, r2
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	08db      	lsrs	r3, r3, #3
 8002e12:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	331b      	adds	r3, #27
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	4413      	add	r3, r2
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0202 	and.w	r2, r3, #2
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	331b      	adds	r3, #27
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 020f 	and.w	r2, r3, #15
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	331b      	adds	r3, #27
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	4413      	add	r3, r2
 8002e54:	3304      	adds	r3, #4
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	0a1b      	lsrs	r3, r3, #8
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	331b      	adds	r3, #27
 8002e68:	011b      	lsls	r3, r3, #4
 8002e6a:	4413      	add	r3, r2
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	0c1b      	lsrs	r3, r3, #16
 8002e72:	b29a      	uxth	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	4413      	add	r3, r2
 8002e82:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	011b      	lsls	r3, r3, #4
 8002e96:	4413      	add	r3, r2
 8002e98:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	0a1a      	lsrs	r2, r3, #8
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	b2d2      	uxtb	r2, r2
 8002ea6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	011b      	lsls	r3, r3, #4
 8002eb0:	4413      	add	r3, r2
 8002eb2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	0c1a      	lsrs	r2, r3, #16
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	3302      	adds	r3, #2
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	011b      	lsls	r3, r3, #4
 8002eca:	4413      	add	r3, r2
 8002ecc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	0e1a      	lsrs	r2, r3, #24
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	3303      	adds	r3, #3
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	4413      	add	r3, r2
 8002ee6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	3304      	adds	r3, #4
 8002ef0:	b2d2      	uxtb	r2, r2
 8002ef2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	011b      	lsls	r3, r3, #4
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	0a1a      	lsrs	r2, r3, #8
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	3305      	adds	r3, #5
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	011b      	lsls	r3, r3, #4
 8002f16:	4413      	add	r3, r2
 8002f18:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	0c1a      	lsrs	r2, r3, #16
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	3306      	adds	r3, #6
 8002f24:	b2d2      	uxtb	r2, r2
 8002f26:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	4413      	add	r3, r2
 8002f32:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	0e1a      	lsrs	r2, r3, #24
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	3307      	adds	r3, #7
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d108      	bne.n	8002f5a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68da      	ldr	r2, [r3, #12]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0220 	orr.w	r2, r2, #32
 8002f56:	60da      	str	r2, [r3, #12]
 8002f58:	e007      	b.n	8002f6a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	691a      	ldr	r2, [r3, #16]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f042 0220 	orr.w	r2, r2, #32
 8002f68:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	e006      	b.n	8002f7c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f72:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
  }
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	371c      	adds	r7, #28
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f98:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f9a:	7bfb      	ldrb	r3, [r7, #15]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d002      	beq.n	8002fa6 <HAL_CAN_ActivateNotification+0x1e>
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d109      	bne.n	8002fba <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6959      	ldr	r1, [r3, #20]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	e006      	b.n	8002fc8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fbe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
  }
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08a      	sub	sp, #40	; 0x28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	d07c      	beq.n	8003114 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d023      	beq.n	800306c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2201      	movs	r2, #1
 800302a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d003      	beq.n	800303e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f983 	bl	8003342 <HAL_CAN_TxMailbox0CompleteCallback>
 800303c:	e016      	b.n	800306c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b00      	cmp	r3, #0
 8003046:	d004      	beq.n	8003052 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800304e:	627b      	str	r3, [r7, #36]	; 0x24
 8003050:	e00c      	b.n	800306c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	f003 0308 	and.w	r3, r3, #8
 8003058:	2b00      	cmp	r3, #0
 800305a:	d004      	beq.n	8003066 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003062:	627b      	str	r3, [r7, #36]	; 0x24
 8003064:	e002      	b.n	800306c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f989 	bl	800337e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003072:	2b00      	cmp	r3, #0
 8003074:	d024      	beq.n	80030c0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800307e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003086:	2b00      	cmp	r3, #0
 8003088:	d003      	beq.n	8003092 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 f963 	bl	8003356 <HAL_CAN_TxMailbox1CompleteCallback>
 8003090:	e016      	b.n	80030c0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003098:	2b00      	cmp	r3, #0
 800309a:	d004      	beq.n	80030a6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80030a2:	627b      	str	r3, [r7, #36]	; 0x24
 80030a4:	e00c      	b.n	80030c0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d004      	beq.n	80030ba <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030b6:	627b      	str	r3, [r7, #36]	; 0x24
 80030b8:	e002      	b.n	80030c0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f969 	bl	8003392 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d024      	beq.n	8003114 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80030d2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f943 	bl	800336a <HAL_CAN_TxMailbox2CompleteCallback>
 80030e4:	e016      	b.n	8003114 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d004      	beq.n	80030fa <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80030f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030f6:	627b      	str	r3, [r7, #36]	; 0x24
 80030f8:	e00c      	b.n	8003114 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d004      	beq.n	800310e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003106:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800310a:	627b      	str	r3, [r7, #36]	; 0x24
 800310c:	e002      	b.n	8003114 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f949 	bl	80033a6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003114:	6a3b      	ldr	r3, [r7, #32]
 8003116:	f003 0308 	and.w	r3, r3, #8
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00c      	beq.n	8003138 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f003 0310 	and.w	r3, r3, #16
 8003124:	2b00      	cmp	r3, #0
 8003126:	d007      	beq.n	8003138 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800312e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2210      	movs	r2, #16
 8003136:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003138:	6a3b      	ldr	r3, [r7, #32]
 800313a:	f003 0304 	and.w	r3, r3, #4
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00b      	beq.n	800315a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	f003 0308 	and.w	r3, r3, #8
 8003148:	2b00      	cmp	r3, #0
 800314a:	d006      	beq.n	800315a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2208      	movs	r2, #8
 8003152:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 f930 	bl	80033ba <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800315a:	6a3b      	ldr	r3, [r7, #32]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d009      	beq.n	8003178 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	f003 0303 	and.w	r3, r3, #3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d002      	beq.n	8003178 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fe fb2c 	bl	80017d0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003178:	6a3b      	ldr	r3, [r7, #32]
 800317a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00c      	beq.n	800319c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	f003 0310 	and.w	r3, r3, #16
 8003188:	2b00      	cmp	r3, #0
 800318a:	d007      	beq.n	800319c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800318c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003192:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2210      	movs	r2, #16
 800319a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800319c:	6a3b      	ldr	r3, [r7, #32]
 800319e:	f003 0320 	and.w	r3, r3, #32
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00b      	beq.n	80031be <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	f003 0308 	and.w	r3, r3, #8
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d006      	beq.n	80031be <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2208      	movs	r2, #8
 80031b6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f000 f912 	bl	80033e2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	f003 0310 	and.w	r3, r3, #16
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d009      	beq.n	80031dc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 f8f9 	bl	80033ce <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00b      	beq.n	80031fe <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	f003 0310 	and.w	r3, r3, #16
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d006      	beq.n	80031fe <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2210      	movs	r2, #16
 80031f6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f8fc 	bl	80033f6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00b      	beq.n	8003220 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	2b00      	cmp	r3, #0
 8003210:	d006      	beq.n	8003220 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2208      	movs	r2, #8
 8003218:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f8f5 	bl	800340a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d07b      	beq.n	8003322 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d072      	beq.n	800331a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323a:	2b00      	cmp	r3, #0
 800323c:	d008      	beq.n	8003250 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003244:	2b00      	cmp	r3, #0
 8003246:	d003      	beq.n	8003250 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003256:	2b00      	cmp	r3, #0
 8003258:	d008      	beq.n	800326c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003260:	2b00      	cmp	r3, #0
 8003262:	d003      	beq.n	800326c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003266:	f043 0302 	orr.w	r3, r3, #2
 800326a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003272:	2b00      	cmp	r3, #0
 8003274:	d008      	beq.n	8003288 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	f043 0304 	orr.w	r3, r3, #4
 8003286:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800328e:	2b00      	cmp	r3, #0
 8003290:	d043      	beq.n	800331a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003298:	2b00      	cmp	r3, #0
 800329a:	d03e      	beq.n	800331a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032a2:	2b60      	cmp	r3, #96	; 0x60
 80032a4:	d02b      	beq.n	80032fe <HAL_CAN_IRQHandler+0x32a>
 80032a6:	2b60      	cmp	r3, #96	; 0x60
 80032a8:	d82e      	bhi.n	8003308 <HAL_CAN_IRQHandler+0x334>
 80032aa:	2b50      	cmp	r3, #80	; 0x50
 80032ac:	d022      	beq.n	80032f4 <HAL_CAN_IRQHandler+0x320>
 80032ae:	2b50      	cmp	r3, #80	; 0x50
 80032b0:	d82a      	bhi.n	8003308 <HAL_CAN_IRQHandler+0x334>
 80032b2:	2b40      	cmp	r3, #64	; 0x40
 80032b4:	d019      	beq.n	80032ea <HAL_CAN_IRQHandler+0x316>
 80032b6:	2b40      	cmp	r3, #64	; 0x40
 80032b8:	d826      	bhi.n	8003308 <HAL_CAN_IRQHandler+0x334>
 80032ba:	2b30      	cmp	r3, #48	; 0x30
 80032bc:	d010      	beq.n	80032e0 <HAL_CAN_IRQHandler+0x30c>
 80032be:	2b30      	cmp	r3, #48	; 0x30
 80032c0:	d822      	bhi.n	8003308 <HAL_CAN_IRQHandler+0x334>
 80032c2:	2b10      	cmp	r3, #16
 80032c4:	d002      	beq.n	80032cc <HAL_CAN_IRQHandler+0x2f8>
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	d005      	beq.n	80032d6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80032ca:	e01d      	b.n	8003308 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80032cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ce:	f043 0308 	orr.w	r3, r3, #8
 80032d2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80032d4:	e019      	b.n	800330a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	f043 0310 	orr.w	r3, r3, #16
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80032de:	e014      	b.n	800330a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80032e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e2:	f043 0320 	orr.w	r3, r3, #32
 80032e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80032e8:	e00f      	b.n	800330a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80032f2:	e00a      	b.n	800330a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80032f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80032fc:	e005      	b.n	800330a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80032fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003304:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003306:	e000      	b.n	800330a <HAL_CAN_IRQHandler+0x336>
            break;
 8003308:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	699a      	ldr	r2, [r3, #24]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003318:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2204      	movs	r2, #4
 8003320:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800332c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 f872 	bl	800341e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800333a:	bf00      	nop
 800333c:	3728      	adds	r7, #40	; 0x28
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003386:	bf00      	nop
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr

080033a6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b083      	sub	sp, #12
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80033ae:	bf00      	nop
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80033ce:	b480      	push	{r7}
 80033d0:	b083      	sub	sp, #12
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80033d6:	bf00      	nop
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr

080033e2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80033e2:	b480      	push	{r7}
 80033e4:	b083      	sub	sp, #12
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr

080033f6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr

0800340a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800340a:	b480      	push	{r7}
 800340c:	b083      	sub	sp, #12
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
	...

08003434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003444:	4b0b      	ldr	r3, [pc, #44]	; (8003474 <__NVIC_SetPriorityGrouping+0x40>)
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003450:	4013      	ands	r3, r2
 8003452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800345c:	4b06      	ldr	r3, [pc, #24]	; (8003478 <__NVIC_SetPriorityGrouping+0x44>)
 800345e:	4313      	orrs	r3, r2
 8003460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003462:	4a04      	ldr	r2, [pc, #16]	; (8003474 <__NVIC_SetPriorityGrouping+0x40>)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	60d3      	str	r3, [r2, #12]
}
 8003468:	bf00      	nop
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000ed00 	.word	0xe000ed00
 8003478:	05fa0000 	.word	0x05fa0000

0800347c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003480:	4b04      	ldr	r3, [pc, #16]	; (8003494 <__NVIC_GetPriorityGrouping+0x18>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	0a1b      	lsrs	r3, r3, #8
 8003486:	f003 0307 	and.w	r3, r3, #7
}
 800348a:	4618      	mov	r0, r3
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	e000ed00 	.word	0xe000ed00

08003498 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	4603      	mov	r3, r0
 80034a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	db0b      	blt.n	80034c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034aa:	79fb      	ldrb	r3, [r7, #7]
 80034ac:	f003 021f 	and.w	r2, r3, #31
 80034b0:	4907      	ldr	r1, [pc, #28]	; (80034d0 <__NVIC_EnableIRQ+0x38>)
 80034b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b6:	095b      	lsrs	r3, r3, #5
 80034b8:	2001      	movs	r0, #1
 80034ba:	fa00 f202 	lsl.w	r2, r0, r2
 80034be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	e000e100 	.word	0xe000e100

080034d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	6039      	str	r1, [r7, #0]
 80034de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	db0a      	blt.n	80034fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	490c      	ldr	r1, [pc, #48]	; (8003520 <__NVIC_SetPriority+0x4c>)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	0112      	lsls	r2, r2, #4
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	440b      	add	r3, r1
 80034f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034fc:	e00a      	b.n	8003514 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	b2da      	uxtb	r2, r3
 8003502:	4908      	ldr	r1, [pc, #32]	; (8003524 <__NVIC_SetPriority+0x50>)
 8003504:	79fb      	ldrb	r3, [r7, #7]
 8003506:	f003 030f 	and.w	r3, r3, #15
 800350a:	3b04      	subs	r3, #4
 800350c:	0112      	lsls	r2, r2, #4
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	440b      	add	r3, r1
 8003512:	761a      	strb	r2, [r3, #24]
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000e100 	.word	0xe000e100
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003528:	b480      	push	{r7}
 800352a:	b089      	sub	sp, #36	; 0x24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f1c3 0307 	rsb	r3, r3, #7
 8003542:	2b04      	cmp	r3, #4
 8003544:	bf28      	it	cs
 8003546:	2304      	movcs	r3, #4
 8003548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	3304      	adds	r3, #4
 800354e:	2b06      	cmp	r3, #6
 8003550:	d902      	bls.n	8003558 <NVIC_EncodePriority+0x30>
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	3b03      	subs	r3, #3
 8003556:	e000      	b.n	800355a <NVIC_EncodePriority+0x32>
 8003558:	2300      	movs	r3, #0
 800355a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800355c:	f04f 32ff 	mov.w	r2, #4294967295
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43da      	mvns	r2, r3
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	401a      	ands	r2, r3
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003570:	f04f 31ff 	mov.w	r1, #4294967295
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	fa01 f303 	lsl.w	r3, r1, r3
 800357a:	43d9      	mvns	r1, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003580:	4313      	orrs	r3, r2
         );
}
 8003582:	4618      	mov	r0, r3
 8003584:	3724      	adds	r7, #36	; 0x24
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
	...

08003590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3b01      	subs	r3, #1
 800359c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035a0:	d301      	bcc.n	80035a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035a2:	2301      	movs	r3, #1
 80035a4:	e00f      	b.n	80035c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035a6:	4a0a      	ldr	r2, [pc, #40]	; (80035d0 <SysTick_Config+0x40>)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ae:	210f      	movs	r1, #15
 80035b0:	f04f 30ff 	mov.w	r0, #4294967295
 80035b4:	f7ff ff8e 	bl	80034d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035b8:	4b05      	ldr	r3, [pc, #20]	; (80035d0 <SysTick_Config+0x40>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035be:	4b04      	ldr	r3, [pc, #16]	; (80035d0 <SysTick_Config+0x40>)
 80035c0:	2207      	movs	r2, #7
 80035c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	e000e010 	.word	0xe000e010

080035d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7ff ff29 	bl	8003434 <__NVIC_SetPriorityGrouping>
}
 80035e2:	bf00      	nop
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b086      	sub	sp, #24
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	4603      	mov	r3, r0
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	607a      	str	r2, [r7, #4]
 80035f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035fc:	f7ff ff3e 	bl	800347c <__NVIC_GetPriorityGrouping>
 8003600:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	68b9      	ldr	r1, [r7, #8]
 8003606:	6978      	ldr	r0, [r7, #20]
 8003608:	f7ff ff8e 	bl	8003528 <NVIC_EncodePriority>
 800360c:	4602      	mov	r2, r0
 800360e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff ff5d 	bl	80034d4 <__NVIC_SetPriority>
}
 800361a:	bf00      	nop
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	4603      	mov	r3, r0
 800362a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800362c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff ff31 	bl	8003498 <__NVIC_EnableIRQ>
}
 8003636:	bf00      	nop
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b082      	sub	sp, #8
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7ff ffa2 	bl	8003590 <SysTick_Config>
 800364c:	4603      	mov	r3, r0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b084      	sub	sp, #16
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003662:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003664:	f7ff f842 	bl	80026ec <HAL_GetTick>
 8003668:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d008      	beq.n	8003688 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2280      	movs	r2, #128	; 0x80
 800367a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e052      	b.n	800372e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0216 	bic.w	r2, r2, #22
 8003696:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695a      	ldr	r2, [r3, #20]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036a6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d103      	bne.n	80036b8 <HAL_DMA_Abort+0x62>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d007      	beq.n	80036c8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0208 	bic.w	r2, r2, #8
 80036c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 0201 	bic.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d8:	e013      	b.n	8003702 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036da:	f7ff f807 	bl	80026ec <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b05      	cmp	r3, #5
 80036e6:	d90c      	bls.n	8003702 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2203      	movs	r2, #3
 80036f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e015      	b.n	800372e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1e4      	bne.n	80036da <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003714:	223f      	movs	r2, #63	; 0x3f
 8003716:	409a      	lsls	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d004      	beq.n	8003754 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2280      	movs	r2, #128	; 0x80
 800374e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e00c      	b.n	800376e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2205      	movs	r2, #5
 8003758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 0201 	bic.w	r2, r2, #1
 800376a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
	...

0800377c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800377c:	b480      	push	{r7}
 800377e:	b089      	sub	sp, #36	; 0x24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003786:	2300      	movs	r3, #0
 8003788:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800378a:	2300      	movs	r3, #0
 800378c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800378e:	2300      	movs	r3, #0
 8003790:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003792:	2300      	movs	r3, #0
 8003794:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003796:	2300      	movs	r3, #0
 8003798:	61fb      	str	r3, [r7, #28]
 800379a:	e175      	b.n	8003a88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800379c:	2201      	movs	r2, #1
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	697a      	ldr	r2, [r7, #20]
 80037ac:	4013      	ands	r3, r2
 80037ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	f040 8164 	bne.w	8003a82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d005      	beq.n	80037d2 <HAL_GPIO_Init+0x56>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f003 0303 	and.w	r3, r3, #3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d130      	bne.n	8003834 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	2203      	movs	r2, #3
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	43db      	mvns	r3, r3
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	4013      	ands	r3, r2
 80037e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	68da      	ldr	r2, [r3, #12]
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003808:	2201      	movs	r2, #1
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	43db      	mvns	r3, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4013      	ands	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 0201 	and.w	r2, r3, #1
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	4313      	orrs	r3, r2
 800382c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f003 0303 	and.w	r3, r3, #3
 800383c:	2b03      	cmp	r3, #3
 800383e:	d017      	beq.n	8003870 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	2203      	movs	r2, #3
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	4013      	ands	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4313      	orrs	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 0303 	and.w	r3, r3, #3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d123      	bne.n	80038c4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	08da      	lsrs	r2, r3, #3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3208      	adds	r2, #8
 8003884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	220f      	movs	r2, #15
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	43db      	mvns	r3, r3
 800389a:	69ba      	ldr	r2, [r7, #24]
 800389c:	4013      	ands	r3, r2
 800389e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	691a      	ldr	r2, [r3, #16]
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	fa02 f303 	lsl.w	r3, r2, r3
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	08da      	lsrs	r2, r3, #3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	3208      	adds	r2, #8
 80038be:	69b9      	ldr	r1, [r7, #24]
 80038c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	2203      	movs	r2, #3
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f003 0203 	and.w	r2, r3, #3
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 80be 	beq.w	8003a82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003906:	4b66      	ldr	r3, [pc, #408]	; (8003aa0 <HAL_GPIO_Init+0x324>)
 8003908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390a:	4a65      	ldr	r2, [pc, #404]	; (8003aa0 <HAL_GPIO_Init+0x324>)
 800390c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003910:	6453      	str	r3, [r2, #68]	; 0x44
 8003912:	4b63      	ldr	r3, [pc, #396]	; (8003aa0 <HAL_GPIO_Init+0x324>)
 8003914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003916:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800391e:	4a61      	ldr	r2, [pc, #388]	; (8003aa4 <HAL_GPIO_Init+0x328>)
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	089b      	lsrs	r3, r3, #2
 8003924:	3302      	adds	r3, #2
 8003926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800392a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	f003 0303 	and.w	r3, r3, #3
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	220f      	movs	r2, #15
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4013      	ands	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a58      	ldr	r2, [pc, #352]	; (8003aa8 <HAL_GPIO_Init+0x32c>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d037      	beq.n	80039ba <HAL_GPIO_Init+0x23e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a57      	ldr	r2, [pc, #348]	; (8003aac <HAL_GPIO_Init+0x330>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d031      	beq.n	80039b6 <HAL_GPIO_Init+0x23a>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a56      	ldr	r2, [pc, #344]	; (8003ab0 <HAL_GPIO_Init+0x334>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d02b      	beq.n	80039b2 <HAL_GPIO_Init+0x236>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a55      	ldr	r2, [pc, #340]	; (8003ab4 <HAL_GPIO_Init+0x338>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d025      	beq.n	80039ae <HAL_GPIO_Init+0x232>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a54      	ldr	r2, [pc, #336]	; (8003ab8 <HAL_GPIO_Init+0x33c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d01f      	beq.n	80039aa <HAL_GPIO_Init+0x22e>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a53      	ldr	r2, [pc, #332]	; (8003abc <HAL_GPIO_Init+0x340>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d019      	beq.n	80039a6 <HAL_GPIO_Init+0x22a>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a52      	ldr	r2, [pc, #328]	; (8003ac0 <HAL_GPIO_Init+0x344>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d013      	beq.n	80039a2 <HAL_GPIO_Init+0x226>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a51      	ldr	r2, [pc, #324]	; (8003ac4 <HAL_GPIO_Init+0x348>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d00d      	beq.n	800399e <HAL_GPIO_Init+0x222>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a50      	ldr	r2, [pc, #320]	; (8003ac8 <HAL_GPIO_Init+0x34c>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d007      	beq.n	800399a <HAL_GPIO_Init+0x21e>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a4f      	ldr	r2, [pc, #316]	; (8003acc <HAL_GPIO_Init+0x350>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d101      	bne.n	8003996 <HAL_GPIO_Init+0x21a>
 8003992:	2309      	movs	r3, #9
 8003994:	e012      	b.n	80039bc <HAL_GPIO_Init+0x240>
 8003996:	230a      	movs	r3, #10
 8003998:	e010      	b.n	80039bc <HAL_GPIO_Init+0x240>
 800399a:	2308      	movs	r3, #8
 800399c:	e00e      	b.n	80039bc <HAL_GPIO_Init+0x240>
 800399e:	2307      	movs	r3, #7
 80039a0:	e00c      	b.n	80039bc <HAL_GPIO_Init+0x240>
 80039a2:	2306      	movs	r3, #6
 80039a4:	e00a      	b.n	80039bc <HAL_GPIO_Init+0x240>
 80039a6:	2305      	movs	r3, #5
 80039a8:	e008      	b.n	80039bc <HAL_GPIO_Init+0x240>
 80039aa:	2304      	movs	r3, #4
 80039ac:	e006      	b.n	80039bc <HAL_GPIO_Init+0x240>
 80039ae:	2303      	movs	r3, #3
 80039b0:	e004      	b.n	80039bc <HAL_GPIO_Init+0x240>
 80039b2:	2302      	movs	r3, #2
 80039b4:	e002      	b.n	80039bc <HAL_GPIO_Init+0x240>
 80039b6:	2301      	movs	r3, #1
 80039b8:	e000      	b.n	80039bc <HAL_GPIO_Init+0x240>
 80039ba:	2300      	movs	r3, #0
 80039bc:	69fa      	ldr	r2, [r7, #28]
 80039be:	f002 0203 	and.w	r2, r2, #3
 80039c2:	0092      	lsls	r2, r2, #2
 80039c4:	4093      	lsls	r3, r2
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80039cc:	4935      	ldr	r1, [pc, #212]	; (8003aa4 <HAL_GPIO_Init+0x328>)
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	089b      	lsrs	r3, r3, #2
 80039d2:	3302      	adds	r3, #2
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039da:	4b3d      	ldr	r3, [pc, #244]	; (8003ad0 <HAL_GPIO_Init+0x354>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	43db      	mvns	r3, r3
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	4013      	ands	r3, r2
 80039e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039fe:	4a34      	ldr	r2, [pc, #208]	; (8003ad0 <HAL_GPIO_Init+0x354>)
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a04:	4b32      	ldr	r3, [pc, #200]	; (8003ad0 <HAL_GPIO_Init+0x354>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4013      	ands	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a28:	4a29      	ldr	r2, [pc, #164]	; (8003ad0 <HAL_GPIO_Init+0x354>)
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a2e:	4b28      	ldr	r3, [pc, #160]	; (8003ad0 <HAL_GPIO_Init+0x354>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	43db      	mvns	r3, r3
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d003      	beq.n	8003a52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a52:	4a1f      	ldr	r2, [pc, #124]	; (8003ad0 <HAL_GPIO_Init+0x354>)
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a58:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <HAL_GPIO_Init+0x354>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	43db      	mvns	r3, r3
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	4013      	ands	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a7c:	4a14      	ldr	r2, [pc, #80]	; (8003ad0 <HAL_GPIO_Init+0x354>)
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3301      	adds	r3, #1
 8003a86:	61fb      	str	r3, [r7, #28]
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	2b0f      	cmp	r3, #15
 8003a8c:	f67f ae86 	bls.w	800379c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003a90:	bf00      	nop
 8003a92:	bf00      	nop
 8003a94:	3724      	adds	r7, #36	; 0x24
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	40013800 	.word	0x40013800
 8003aa8:	40020000 	.word	0x40020000
 8003aac:	40020400 	.word	0x40020400
 8003ab0:	40020800 	.word	0x40020800
 8003ab4:	40020c00 	.word	0x40020c00
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	40021400 	.word	0x40021400
 8003ac0:	40021800 	.word	0x40021800
 8003ac4:	40021c00 	.word	0x40021c00
 8003ac8:	40022000 	.word	0x40022000
 8003acc:	40022400 	.word	0x40022400
 8003ad0:	40013c00 	.word	0x40013c00

08003ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	460b      	mov	r3, r1
 8003ade:	807b      	strh	r3, [r7, #2]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ae4:	787b      	ldrb	r3, [r7, #1]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aea:	887a      	ldrh	r2, [r7, #2]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003af0:	e003      	b.n	8003afa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003af2:	887b      	ldrh	r3, [r7, #2]
 8003af4:	041a      	lsls	r2, r3, #16
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	619a      	str	r2, [r3, #24]
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b06:	b480      	push	{r7}
 8003b08:	b085      	sub	sp, #20
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
 8003b0e:	460b      	mov	r3, r1
 8003b10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b18:	887a      	ldrh	r2, [r7, #2]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	041a      	lsls	r2, r3, #16
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	43d9      	mvns	r1, r3
 8003b24:	887b      	ldrh	r3, [r7, #2]
 8003b26:	400b      	ands	r3, r1
 8003b28:	431a      	orrs	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	619a      	str	r2, [r3, #24]
}
 8003b2e:	bf00      	nop
 8003b30:	3714      	adds	r7, #20
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
	...

08003b3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	4603      	mov	r3, r0
 8003b44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b46:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b48:	695a      	ldr	r2, [r3, #20]
 8003b4a:	88fb      	ldrh	r3, [r7, #6]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d006      	beq.n	8003b60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b52:	4a05      	ldr	r2, [pc, #20]	; (8003b68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b54:	88fb      	ldrh	r3, [r7, #6]
 8003b56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b58:	88fb      	ldrh	r3, [r7, #6]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fd f91a 	bl	8000d94 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b60:	bf00      	nop
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40013c00 	.word	0x40013c00

08003b6c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003b76:	4b23      	ldr	r3, [pc, #140]	; (8003c04 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7a:	4a22      	ldr	r2, [pc, #136]	; (8003c04 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b80:	6413      	str	r3, [r2, #64]	; 0x40
 8003b82:	4b20      	ldr	r3, [pc, #128]	; (8003c04 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b8a:	603b      	str	r3, [r7, #0]
 8003b8c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003b8e:	4b1e      	ldr	r3, [pc, #120]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a1d      	ldr	r2, [pc, #116]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b98:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b9a:	f7fe fda7 	bl	80026ec <HAL_GetTick>
 8003b9e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ba0:	e009      	b.n	8003bb6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ba2:	f7fe fda3 	bl	80026ec <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bb0:	d901      	bls.n	8003bb6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e022      	b.n	8003bfc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003bb6:	4b14      	ldr	r3, [pc, #80]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bc2:	d1ee      	bne.n	8003ba2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003bc4:	4b10      	ldr	r3, [pc, #64]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a0f      	ldr	r2, [pc, #60]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bd0:	f7fe fd8c 	bl	80026ec <HAL_GetTick>
 8003bd4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003bd6:	e009      	b.n	8003bec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003bd8:	f7fe fd88 	bl	80026ec <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003be6:	d901      	bls.n	8003bec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e007      	b.n	8003bfc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003bec:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003bf8:	d1ee      	bne.n	8003bd8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40023800 	.word	0x40023800
 8003c08:	40007000 	.word	0x40007000

08003c0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b086      	sub	sp, #24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003c14:	2300      	movs	r3, #0
 8003c16:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e291      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 8087 	beq.w	8003d3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c30:	4b96      	ldr	r3, [pc, #600]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 030c 	and.w	r3, r3, #12
 8003c38:	2b04      	cmp	r3, #4
 8003c3a:	d00c      	beq.n	8003c56 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c3c:	4b93      	ldr	r3, [pc, #588]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 030c 	and.w	r3, r3, #12
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	d112      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62>
 8003c48:	4b90      	ldr	r3, [pc, #576]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c54:	d10b      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c56:	4b8d      	ldr	r3, [pc, #564]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d06c      	beq.n	8003d3c <HAL_RCC_OscConfig+0x130>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d168      	bne.n	8003d3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e26b      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c76:	d106      	bne.n	8003c86 <HAL_RCC_OscConfig+0x7a>
 8003c78:	4b84      	ldr	r3, [pc, #528]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a83      	ldr	r2, [pc, #524]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c82:	6013      	str	r3, [r2, #0]
 8003c84:	e02e      	b.n	8003ce4 <HAL_RCC_OscConfig+0xd8>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10c      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x9c>
 8003c8e:	4b7f      	ldr	r3, [pc, #508]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a7e      	ldr	r2, [pc, #504]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c98:	6013      	str	r3, [r2, #0]
 8003c9a:	4b7c      	ldr	r3, [pc, #496]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a7b      	ldr	r2, [pc, #492]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003ca0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ca4:	6013      	str	r3, [r2, #0]
 8003ca6:	e01d      	b.n	8003ce4 <HAL_RCC_OscConfig+0xd8>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cb0:	d10c      	bne.n	8003ccc <HAL_RCC_OscConfig+0xc0>
 8003cb2:	4b76      	ldr	r3, [pc, #472]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a75      	ldr	r2, [pc, #468]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	4b73      	ldr	r3, [pc, #460]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a72      	ldr	r2, [pc, #456]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	e00b      	b.n	8003ce4 <HAL_RCC_OscConfig+0xd8>
 8003ccc:	4b6f      	ldr	r3, [pc, #444]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a6e      	ldr	r2, [pc, #440]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cd6:	6013      	str	r3, [r2, #0]
 8003cd8:	4b6c      	ldr	r3, [pc, #432]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a6b      	ldr	r2, [pc, #428]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d013      	beq.n	8003d14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cec:	f7fe fcfe 	bl	80026ec <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cf4:	f7fe fcfa 	bl	80026ec <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b64      	cmp	r3, #100	; 0x64
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e21f      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d06:	4b61      	ldr	r3, [pc, #388]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0xe8>
 8003d12:	e014      	b.n	8003d3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d14:	f7fe fcea 	bl	80026ec <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d1c:	f7fe fce6 	bl	80026ec <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b64      	cmp	r3, #100	; 0x64
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e20b      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d2e:	4b57      	ldr	r3, [pc, #348]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x110>
 8003d3a:	e000      	b.n	8003d3e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d069      	beq.n	8003e1e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d4a:	4b50      	ldr	r3, [pc, #320]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f003 030c 	and.w	r3, r3, #12
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00b      	beq.n	8003d6e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d56:	4b4d      	ldr	r3, [pc, #308]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 030c 	and.w	r3, r3, #12
 8003d5e:	2b08      	cmp	r3, #8
 8003d60:	d11c      	bne.n	8003d9c <HAL_RCC_OscConfig+0x190>
 8003d62:	4b4a      	ldr	r3, [pc, #296]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d116      	bne.n	8003d9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d6e:	4b47      	ldr	r3, [pc, #284]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d005      	beq.n	8003d86 <HAL_RCC_OscConfig+0x17a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d001      	beq.n	8003d86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e1df      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d86:	4b41      	ldr	r3, [pc, #260]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	00db      	lsls	r3, r3, #3
 8003d94:	493d      	ldr	r1, [pc, #244]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d9a:	e040      	b.n	8003e1e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d023      	beq.n	8003dec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003da4:	4b39      	ldr	r3, [pc, #228]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a38      	ldr	r2, [pc, #224]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003daa:	f043 0301 	orr.w	r3, r3, #1
 8003dae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db0:	f7fe fc9c 	bl	80026ec <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003db8:	f7fe fc98 	bl	80026ec <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e1bd      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dca:	4b30      	ldr	r3, [pc, #192]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0f0      	beq.n	8003db8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dd6:	4b2d      	ldr	r3, [pc, #180]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	4929      	ldr	r1, [pc, #164]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	600b      	str	r3, [r1, #0]
 8003dea:	e018      	b.n	8003e1e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dec:	4b27      	ldr	r3, [pc, #156]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a26      	ldr	r2, [pc, #152]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003df2:	f023 0301 	bic.w	r3, r3, #1
 8003df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fe fc78 	bl	80026ec <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e00:	f7fe fc74 	bl	80026ec <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e199      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e12:	4b1e      	ldr	r3, [pc, #120]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0308 	and.w	r3, r3, #8
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d038      	beq.n	8003e9c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d019      	beq.n	8003e66 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e32:	4b16      	ldr	r3, [pc, #88]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e36:	4a15      	ldr	r2, [pc, #84]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e38:	f043 0301 	orr.w	r3, r3, #1
 8003e3c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e3e:	f7fe fc55 	bl	80026ec <HAL_GetTick>
 8003e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e44:	e008      	b.n	8003e58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e46:	f7fe fc51 	bl	80026ec <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d901      	bls.n	8003e58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e176      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e58:	4b0c      	ldr	r3, [pc, #48]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0f0      	beq.n	8003e46 <HAL_RCC_OscConfig+0x23a>
 8003e64:	e01a      	b.n	8003e9c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e66:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e6a:	4a08      	ldr	r2, [pc, #32]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e6c:	f023 0301 	bic.w	r3, r3, #1
 8003e70:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e72:	f7fe fc3b 	bl	80026ec <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e78:	e00a      	b.n	8003e90 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e7a:	f7fe fc37 	bl	80026ec <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d903      	bls.n	8003e90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e15c      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
 8003e8c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e90:	4b91      	ldr	r3, [pc, #580]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1ee      	bne.n	8003e7a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 80a4 	beq.w	8003ff2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eaa:	4b8b      	ldr	r3, [pc, #556]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10d      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eb6:	4b88      	ldr	r3, [pc, #544]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eba:	4a87      	ldr	r2, [pc, #540]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ec2:	4b85      	ldr	r3, [pc, #532]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eca:	60bb      	str	r3, [r7, #8]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ed2:	4b82      	ldr	r3, [pc, #520]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d118      	bne.n	8003f10 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003ede:	4b7f      	ldr	r3, [pc, #508]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a7e      	ldr	r2, [pc, #504]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eea:	f7fe fbff 	bl	80026ec <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ef0:	e008      	b.n	8003f04 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef2:	f7fe fbfb 	bl	80026ec <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b64      	cmp	r3, #100	; 0x64
 8003efe:	d901      	bls.n	8003f04 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e120      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f04:	4b75      	ldr	r3, [pc, #468]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0f0      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d106      	bne.n	8003f26 <HAL_RCC_OscConfig+0x31a>
 8003f18:	4b6f      	ldr	r3, [pc, #444]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f1c:	4a6e      	ldr	r2, [pc, #440]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f1e:	f043 0301 	orr.w	r3, r3, #1
 8003f22:	6713      	str	r3, [r2, #112]	; 0x70
 8003f24:	e02d      	b.n	8003f82 <HAL_RCC_OscConfig+0x376>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d10c      	bne.n	8003f48 <HAL_RCC_OscConfig+0x33c>
 8003f2e:	4b6a      	ldr	r3, [pc, #424]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f32:	4a69      	ldr	r2, [pc, #420]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f34:	f023 0301 	bic.w	r3, r3, #1
 8003f38:	6713      	str	r3, [r2, #112]	; 0x70
 8003f3a:	4b67      	ldr	r3, [pc, #412]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3e:	4a66      	ldr	r2, [pc, #408]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f40:	f023 0304 	bic.w	r3, r3, #4
 8003f44:	6713      	str	r3, [r2, #112]	; 0x70
 8003f46:	e01c      	b.n	8003f82 <HAL_RCC_OscConfig+0x376>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	2b05      	cmp	r3, #5
 8003f4e:	d10c      	bne.n	8003f6a <HAL_RCC_OscConfig+0x35e>
 8003f50:	4b61      	ldr	r3, [pc, #388]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f54:	4a60      	ldr	r2, [pc, #384]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f56:	f043 0304 	orr.w	r3, r3, #4
 8003f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f5c:	4b5e      	ldr	r3, [pc, #376]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f60:	4a5d      	ldr	r2, [pc, #372]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f62:	f043 0301 	orr.w	r3, r3, #1
 8003f66:	6713      	str	r3, [r2, #112]	; 0x70
 8003f68:	e00b      	b.n	8003f82 <HAL_RCC_OscConfig+0x376>
 8003f6a:	4b5b      	ldr	r3, [pc, #364]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6e:	4a5a      	ldr	r2, [pc, #360]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f70:	f023 0301 	bic.w	r3, r3, #1
 8003f74:	6713      	str	r3, [r2, #112]	; 0x70
 8003f76:	4b58      	ldr	r3, [pc, #352]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7a:	4a57      	ldr	r2, [pc, #348]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003f7c:	f023 0304 	bic.w	r3, r3, #4
 8003f80:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d015      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8a:	f7fe fbaf 	bl	80026ec <HAL_GetTick>
 8003f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f90:	e00a      	b.n	8003fa8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f92:	f7fe fbab 	bl	80026ec <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e0ce      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa8:	4b4b      	ldr	r3, [pc, #300]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0ee      	beq.n	8003f92 <HAL_RCC_OscConfig+0x386>
 8003fb4:	e014      	b.n	8003fe0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb6:	f7fe fb99 	bl	80026ec <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fbc:	e00a      	b.n	8003fd4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fbe:	f7fe fb95 	bl	80026ec <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e0b8      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fd4:	4b40      	ldr	r3, [pc, #256]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1ee      	bne.n	8003fbe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fe0:	7dfb      	ldrb	r3, [r7, #23]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d105      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fe6:	4b3c      	ldr	r3, [pc, #240]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	4a3b      	ldr	r2, [pc, #236]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003fec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f000 80a4 	beq.w	8004144 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ffc:	4b36      	ldr	r3, [pc, #216]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f003 030c 	and.w	r3, r3, #12
 8004004:	2b08      	cmp	r3, #8
 8004006:	d06b      	beq.n	80040e0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	2b02      	cmp	r3, #2
 800400e:	d149      	bne.n	80040a4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004010:	4b31      	ldr	r3, [pc, #196]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a30      	ldr	r2, [pc, #192]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8004016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800401a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401c:	f7fe fb66 	bl	80026ec <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004024:	f7fe fb62 	bl	80026ec <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e087      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004036:	4b28      	ldr	r3, [pc, #160]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1f0      	bne.n	8004024 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69da      	ldr	r2, [r3, #28]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	431a      	orrs	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	019b      	lsls	r3, r3, #6
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004058:	085b      	lsrs	r3, r3, #1
 800405a:	3b01      	subs	r3, #1
 800405c:	041b      	lsls	r3, r3, #16
 800405e:	431a      	orrs	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004064:	061b      	lsls	r3, r3, #24
 8004066:	4313      	orrs	r3, r2
 8004068:	4a1b      	ldr	r2, [pc, #108]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 800406a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800406e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004070:	4b19      	ldr	r3, [pc, #100]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a18      	ldr	r2, [pc, #96]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8004076:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800407a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407c:	f7fe fb36 	bl	80026ec <HAL_GetTick>
 8004080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004084:	f7fe fb32 	bl	80026ec <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e057      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004096:	4b10      	ldr	r3, [pc, #64]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d0f0      	beq.n	8004084 <HAL_RCC_OscConfig+0x478>
 80040a2:	e04f      	b.n	8004144 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040a4:	4b0c      	ldr	r3, [pc, #48]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a0b      	ldr	r2, [pc, #44]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 80040aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b0:	f7fe fb1c 	bl	80026ec <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b8:	f7fe fb18 	bl	80026ec <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e03d      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ca:	4b03      	ldr	r3, [pc, #12]	; (80040d8 <HAL_RCC_OscConfig+0x4cc>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1f0      	bne.n	80040b8 <HAL_RCC_OscConfig+0x4ac>
 80040d6:	e035      	b.n	8004144 <HAL_RCC_OscConfig+0x538>
 80040d8:	40023800 	.word	0x40023800
 80040dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80040e0:	4b1b      	ldr	r3, [pc, #108]	; (8004150 <HAL_RCC_OscConfig+0x544>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d028      	beq.n	8004140 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d121      	bne.n	8004140 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004106:	429a      	cmp	r2, r3
 8004108:	d11a      	bne.n	8004140 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004110:	4013      	ands	r3, r2
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004116:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004118:	4293      	cmp	r3, r2
 800411a:	d111      	bne.n	8004140 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004126:	085b      	lsrs	r3, r3, #1
 8004128:	3b01      	subs	r3, #1
 800412a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800412c:	429a      	cmp	r2, r3
 800412e:	d107      	bne.n	8004140 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800413c:	429a      	cmp	r2, r3
 800413e:	d001      	beq.n	8004144 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e000      	b.n	8004146 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40023800 	.word	0x40023800

08004154 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800415e:	2300      	movs	r3, #0
 8004160:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e0d0      	b.n	800430e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800416c:	4b6a      	ldr	r3, [pc, #424]	; (8004318 <HAL_RCC_ClockConfig+0x1c4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 030f 	and.w	r3, r3, #15
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	429a      	cmp	r2, r3
 8004178:	d910      	bls.n	800419c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800417a:	4b67      	ldr	r3, [pc, #412]	; (8004318 <HAL_RCC_ClockConfig+0x1c4>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 020f 	bic.w	r2, r3, #15
 8004182:	4965      	ldr	r1, [pc, #404]	; (8004318 <HAL_RCC_ClockConfig+0x1c4>)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	4313      	orrs	r3, r2
 8004188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800418a:	4b63      	ldr	r3, [pc, #396]	; (8004318 <HAL_RCC_ClockConfig+0x1c4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 030f 	and.w	r3, r3, #15
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	429a      	cmp	r2, r3
 8004196:	d001      	beq.n	800419c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e0b8      	b.n	800430e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d020      	beq.n	80041ea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d005      	beq.n	80041c0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041b4:	4b59      	ldr	r3, [pc, #356]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	4a58      	ldr	r2, [pc, #352]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80041ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80041be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041cc:	4b53      	ldr	r3, [pc, #332]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	4a52      	ldr	r2, [pc, #328]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80041d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041d8:	4b50      	ldr	r3, [pc, #320]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	494d      	ldr	r1, [pc, #308]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d040      	beq.n	8004278 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d107      	bne.n	800420e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041fe:	4b47      	ldr	r3, [pc, #284]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d115      	bne.n	8004236 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e07f      	b.n	800430e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d107      	bne.n	8004226 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004216:	4b41      	ldr	r3, [pc, #260]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d109      	bne.n	8004236 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e073      	b.n	800430e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004226:	4b3d      	ldr	r3, [pc, #244]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e06b      	b.n	800430e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004236:	4b39      	ldr	r3, [pc, #228]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f023 0203 	bic.w	r2, r3, #3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	4936      	ldr	r1, [pc, #216]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 8004244:	4313      	orrs	r3, r2
 8004246:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004248:	f7fe fa50 	bl	80026ec <HAL_GetTick>
 800424c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800424e:	e00a      	b.n	8004266 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004250:	f7fe fa4c 	bl	80026ec <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	f241 3288 	movw	r2, #5000	; 0x1388
 800425e:	4293      	cmp	r3, r2
 8004260:	d901      	bls.n	8004266 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e053      	b.n	800430e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004266:	4b2d      	ldr	r3, [pc, #180]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 020c 	and.w	r2, r3, #12
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	429a      	cmp	r2, r3
 8004276:	d1eb      	bne.n	8004250 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004278:	4b27      	ldr	r3, [pc, #156]	; (8004318 <HAL_RCC_ClockConfig+0x1c4>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 030f 	and.w	r3, r3, #15
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	429a      	cmp	r2, r3
 8004284:	d210      	bcs.n	80042a8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004286:	4b24      	ldr	r3, [pc, #144]	; (8004318 <HAL_RCC_ClockConfig+0x1c4>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f023 020f 	bic.w	r2, r3, #15
 800428e:	4922      	ldr	r1, [pc, #136]	; (8004318 <HAL_RCC_ClockConfig+0x1c4>)
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	4313      	orrs	r3, r2
 8004294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004296:	4b20      	ldr	r3, [pc, #128]	; (8004318 <HAL_RCC_ClockConfig+0x1c4>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	683a      	ldr	r2, [r7, #0]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d001      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e032      	b.n	800430e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042b4:	4b19      	ldr	r3, [pc, #100]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	4916      	ldr	r1, [pc, #88]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0308 	and.w	r3, r3, #8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d009      	beq.n	80042e6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80042d2:	4b12      	ldr	r3, [pc, #72]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	490e      	ldr	r1, [pc, #56]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042e6:	f000 f821 	bl	800432c <HAL_RCC_GetSysClockFreq>
 80042ea:	4602      	mov	r2, r0
 80042ec:	4b0b      	ldr	r3, [pc, #44]	; (800431c <HAL_RCC_ClockConfig+0x1c8>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	091b      	lsrs	r3, r3, #4
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	490a      	ldr	r1, [pc, #40]	; (8004320 <HAL_RCC_ClockConfig+0x1cc>)
 80042f8:	5ccb      	ldrb	r3, [r1, r3]
 80042fa:	fa22 f303 	lsr.w	r3, r2, r3
 80042fe:	4a09      	ldr	r2, [pc, #36]	; (8004324 <HAL_RCC_ClockConfig+0x1d0>)
 8004300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004302:	4b09      	ldr	r3, [pc, #36]	; (8004328 <HAL_RCC_ClockConfig+0x1d4>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f7fe f9ac 	bl	8002664 <HAL_InitTick>

  return HAL_OK;
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	40023c00 	.word	0x40023c00
 800431c:	40023800 	.word	0x40023800
 8004320:	08006edc 	.word	0x08006edc
 8004324:	20000000 	.word	0x20000000
 8004328:	20000004 	.word	0x20000004

0800432c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800432c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004330:	b094      	sub	sp, #80	; 0x50
 8004332:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004334:	2300      	movs	r3, #0
 8004336:	647b      	str	r3, [r7, #68]	; 0x44
 8004338:	2300      	movs	r3, #0
 800433a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800433c:	2300      	movs	r3, #0
 800433e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004340:	2300      	movs	r3, #0
 8004342:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004344:	4b79      	ldr	r3, [pc, #484]	; (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 030c 	and.w	r3, r3, #12
 800434c:	2b08      	cmp	r3, #8
 800434e:	d00d      	beq.n	800436c <HAL_RCC_GetSysClockFreq+0x40>
 8004350:	2b08      	cmp	r3, #8
 8004352:	f200 80e1 	bhi.w	8004518 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <HAL_RCC_GetSysClockFreq+0x34>
 800435a:	2b04      	cmp	r3, #4
 800435c:	d003      	beq.n	8004366 <HAL_RCC_GetSysClockFreq+0x3a>
 800435e:	e0db      	b.n	8004518 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004360:	4b73      	ldr	r3, [pc, #460]	; (8004530 <HAL_RCC_GetSysClockFreq+0x204>)
 8004362:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004364:	e0db      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004366:	4b73      	ldr	r3, [pc, #460]	; (8004534 <HAL_RCC_GetSysClockFreq+0x208>)
 8004368:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800436a:	e0d8      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800436c:	4b6f      	ldr	r3, [pc, #444]	; (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004374:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004376:	4b6d      	ldr	r3, [pc, #436]	; (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d063      	beq.n	800444a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004382:	4b6a      	ldr	r3, [pc, #424]	; (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	099b      	lsrs	r3, r3, #6
 8004388:	2200      	movs	r2, #0
 800438a:	63bb      	str	r3, [r7, #56]	; 0x38
 800438c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800438e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004390:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004394:	633b      	str	r3, [r7, #48]	; 0x30
 8004396:	2300      	movs	r3, #0
 8004398:	637b      	str	r3, [r7, #52]	; 0x34
 800439a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800439e:	4622      	mov	r2, r4
 80043a0:	462b      	mov	r3, r5
 80043a2:	f04f 0000 	mov.w	r0, #0
 80043a6:	f04f 0100 	mov.w	r1, #0
 80043aa:	0159      	lsls	r1, r3, #5
 80043ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043b0:	0150      	lsls	r0, r2, #5
 80043b2:	4602      	mov	r2, r0
 80043b4:	460b      	mov	r3, r1
 80043b6:	4621      	mov	r1, r4
 80043b8:	1a51      	subs	r1, r2, r1
 80043ba:	6139      	str	r1, [r7, #16]
 80043bc:	4629      	mov	r1, r5
 80043be:	eb63 0301 	sbc.w	r3, r3, r1
 80043c2:	617b      	str	r3, [r7, #20]
 80043c4:	f04f 0200 	mov.w	r2, #0
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043d0:	4659      	mov	r1, fp
 80043d2:	018b      	lsls	r3, r1, #6
 80043d4:	4651      	mov	r1, sl
 80043d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043da:	4651      	mov	r1, sl
 80043dc:	018a      	lsls	r2, r1, #6
 80043de:	4651      	mov	r1, sl
 80043e0:	ebb2 0801 	subs.w	r8, r2, r1
 80043e4:	4659      	mov	r1, fp
 80043e6:	eb63 0901 	sbc.w	r9, r3, r1
 80043ea:	f04f 0200 	mov.w	r2, #0
 80043ee:	f04f 0300 	mov.w	r3, #0
 80043f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043fe:	4690      	mov	r8, r2
 8004400:	4699      	mov	r9, r3
 8004402:	4623      	mov	r3, r4
 8004404:	eb18 0303 	adds.w	r3, r8, r3
 8004408:	60bb      	str	r3, [r7, #8]
 800440a:	462b      	mov	r3, r5
 800440c:	eb49 0303 	adc.w	r3, r9, r3
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	f04f 0200 	mov.w	r2, #0
 8004416:	f04f 0300 	mov.w	r3, #0
 800441a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800441e:	4629      	mov	r1, r5
 8004420:	024b      	lsls	r3, r1, #9
 8004422:	4621      	mov	r1, r4
 8004424:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004428:	4621      	mov	r1, r4
 800442a:	024a      	lsls	r2, r1, #9
 800442c:	4610      	mov	r0, r2
 800442e:	4619      	mov	r1, r3
 8004430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004432:	2200      	movs	r2, #0
 8004434:	62bb      	str	r3, [r7, #40]	; 0x28
 8004436:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004438:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800443c:	f7fc fafa 	bl	8000a34 <__aeabi_uldivmod>
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	4613      	mov	r3, r2
 8004446:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004448:	e058      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800444a:	4b38      	ldr	r3, [pc, #224]	; (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	099b      	lsrs	r3, r3, #6
 8004450:	2200      	movs	r2, #0
 8004452:	4618      	mov	r0, r3
 8004454:	4611      	mov	r1, r2
 8004456:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800445a:	623b      	str	r3, [r7, #32]
 800445c:	2300      	movs	r3, #0
 800445e:	627b      	str	r3, [r7, #36]	; 0x24
 8004460:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004464:	4642      	mov	r2, r8
 8004466:	464b      	mov	r3, r9
 8004468:	f04f 0000 	mov.w	r0, #0
 800446c:	f04f 0100 	mov.w	r1, #0
 8004470:	0159      	lsls	r1, r3, #5
 8004472:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004476:	0150      	lsls	r0, r2, #5
 8004478:	4602      	mov	r2, r0
 800447a:	460b      	mov	r3, r1
 800447c:	4641      	mov	r1, r8
 800447e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004482:	4649      	mov	r1, r9
 8004484:	eb63 0b01 	sbc.w	fp, r3, r1
 8004488:	f04f 0200 	mov.w	r2, #0
 800448c:	f04f 0300 	mov.w	r3, #0
 8004490:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004494:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004498:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800449c:	ebb2 040a 	subs.w	r4, r2, sl
 80044a0:	eb63 050b 	sbc.w	r5, r3, fp
 80044a4:	f04f 0200 	mov.w	r2, #0
 80044a8:	f04f 0300 	mov.w	r3, #0
 80044ac:	00eb      	lsls	r3, r5, #3
 80044ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044b2:	00e2      	lsls	r2, r4, #3
 80044b4:	4614      	mov	r4, r2
 80044b6:	461d      	mov	r5, r3
 80044b8:	4643      	mov	r3, r8
 80044ba:	18e3      	adds	r3, r4, r3
 80044bc:	603b      	str	r3, [r7, #0]
 80044be:	464b      	mov	r3, r9
 80044c0:	eb45 0303 	adc.w	r3, r5, r3
 80044c4:	607b      	str	r3, [r7, #4]
 80044c6:	f04f 0200 	mov.w	r2, #0
 80044ca:	f04f 0300 	mov.w	r3, #0
 80044ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044d2:	4629      	mov	r1, r5
 80044d4:	028b      	lsls	r3, r1, #10
 80044d6:	4621      	mov	r1, r4
 80044d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044dc:	4621      	mov	r1, r4
 80044de:	028a      	lsls	r2, r1, #10
 80044e0:	4610      	mov	r0, r2
 80044e2:	4619      	mov	r1, r3
 80044e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044e6:	2200      	movs	r2, #0
 80044e8:	61bb      	str	r3, [r7, #24]
 80044ea:	61fa      	str	r2, [r7, #28]
 80044ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044f0:	f7fc faa0 	bl	8000a34 <__aeabi_uldivmod>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4613      	mov	r3, r2
 80044fa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80044fc:	4b0b      	ldr	r3, [pc, #44]	; (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	0c1b      	lsrs	r3, r3, #16
 8004502:	f003 0303 	and.w	r3, r3, #3
 8004506:	3301      	adds	r3, #1
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800450c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800450e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004510:	fbb2 f3f3 	udiv	r3, r2, r3
 8004514:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004516:	e002      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004518:	4b05      	ldr	r3, [pc, #20]	; (8004530 <HAL_RCC_GetSysClockFreq+0x204>)
 800451a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800451c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800451e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004520:	4618      	mov	r0, r3
 8004522:	3750      	adds	r7, #80	; 0x50
 8004524:	46bd      	mov	sp, r7
 8004526:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800452a:	bf00      	nop
 800452c:	40023800 	.word	0x40023800
 8004530:	00f42400 	.word	0x00f42400
 8004534:	007a1200 	.word	0x007a1200

08004538 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800453c:	4b03      	ldr	r3, [pc, #12]	; (800454c <HAL_RCC_GetHCLKFreq+0x14>)
 800453e:	681b      	ldr	r3, [r3, #0]
}
 8004540:	4618      	mov	r0, r3
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	20000000 	.word	0x20000000

08004550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004554:	f7ff fff0 	bl	8004538 <HAL_RCC_GetHCLKFreq>
 8004558:	4602      	mov	r2, r0
 800455a:	4b05      	ldr	r3, [pc, #20]	; (8004570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	0a9b      	lsrs	r3, r3, #10
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	4903      	ldr	r1, [pc, #12]	; (8004574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004566:	5ccb      	ldrb	r3, [r1, r3]
 8004568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800456c:	4618      	mov	r0, r3
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40023800 	.word	0x40023800
 8004574:	08006eec 	.word	0x08006eec

08004578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800457c:	f7ff ffdc 	bl	8004538 <HAL_RCC_GetHCLKFreq>
 8004580:	4602      	mov	r2, r0
 8004582:	4b05      	ldr	r3, [pc, #20]	; (8004598 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	0b5b      	lsrs	r3, r3, #13
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	4903      	ldr	r1, [pc, #12]	; (800459c <HAL_RCC_GetPCLK2Freq+0x24>)
 800458e:	5ccb      	ldrb	r3, [r1, r3]
 8004590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004594:	4618      	mov	r0, r3
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40023800 	.word	0x40023800
 800459c:	08006eec 	.word	0x08006eec

080045a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80045ac:	2300      	movs	r3, #0
 80045ae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80045b0:	2300      	movs	r3, #0
 80045b2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80045b4:	2300      	movs	r3, #0
 80045b6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80045b8:	2300      	movs	r3, #0
 80045ba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d012      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80045c8:	4b69      	ldr	r3, [pc, #420]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	4a68      	ldr	r2, [pc, #416]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045ce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80045d2:	6093      	str	r3, [r2, #8]
 80045d4:	4b66      	ldr	r3, [pc, #408]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045dc:	4964      	ldr	r1, [pc, #400]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80045ea:	2301      	movs	r3, #1
 80045ec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d017      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045fa:	4b5d      	ldr	r3, [pc, #372]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004600:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004608:	4959      	ldr	r1, [pc, #356]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004614:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004618:	d101      	bne.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800461a:	2301      	movs	r3, #1
 800461c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004626:	2301      	movs	r3, #1
 8004628:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d017      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004636:	4b4e      	ldr	r3, [pc, #312]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004638:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800463c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004644:	494a      	ldr	r1, [pc, #296]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004650:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004654:	d101      	bne.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004656:	2301      	movs	r3, #1
 8004658:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004662:	2301      	movs	r3, #1
 8004664:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004672:	2301      	movs	r3, #1
 8004674:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0320 	and.w	r3, r3, #32
 800467e:	2b00      	cmp	r3, #0
 8004680:	f000 808b 	beq.w	800479a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004684:	4b3a      	ldr	r3, [pc, #232]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004688:	4a39      	ldr	r2, [pc, #228]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800468a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800468e:	6413      	str	r3, [r2, #64]	; 0x40
 8004690:	4b37      	ldr	r3, [pc, #220]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004698:	60bb      	str	r3, [r7, #8]
 800469a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800469c:	4b35      	ldr	r3, [pc, #212]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a34      	ldr	r2, [pc, #208]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80046a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a8:	f7fe f820 	bl	80026ec <HAL_GetTick>
 80046ac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80046ae:	e008      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046b0:	f7fe f81c 	bl	80026ec <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b64      	cmp	r3, #100	; 0x64
 80046bc:	d901      	bls.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e357      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80046c2:	4b2c      	ldr	r3, [pc, #176]	; (8004774 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d0f0      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046ce:	4b28      	ldr	r3, [pc, #160]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046d6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d035      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d02e      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046ec:	4b20      	ldr	r3, [pc, #128]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046f4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046f6:	4b1e      	ldr	r3, [pc, #120]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046fa:	4a1d      	ldr	r2, [pc, #116]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004700:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004702:	4b1b      	ldr	r3, [pc, #108]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004706:	4a1a      	ldr	r2, [pc, #104]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004708:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800470c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800470e:	4a18      	ldr	r2, [pc, #96]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004714:	4b16      	ldr	r3, [pc, #88]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b01      	cmp	r3, #1
 800471e:	d114      	bne.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004720:	f7fd ffe4 	bl	80026ec <HAL_GetTick>
 8004724:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004726:	e00a      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004728:	f7fd ffe0 	bl	80026ec <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f241 3288 	movw	r2, #5000	; 0x1388
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e319      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800473e:	4b0c      	ldr	r3, [pc, #48]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0ee      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004752:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004756:	d111      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004758:	4b05      	ldr	r3, [pc, #20]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004764:	4b04      	ldr	r3, [pc, #16]	; (8004778 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004766:	400b      	ands	r3, r1
 8004768:	4901      	ldr	r1, [pc, #4]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800476a:	4313      	orrs	r3, r2
 800476c:	608b      	str	r3, [r1, #8]
 800476e:	e00b      	b.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004770:	40023800 	.word	0x40023800
 8004774:	40007000 	.word	0x40007000
 8004778:	0ffffcff 	.word	0x0ffffcff
 800477c:	4baa      	ldr	r3, [pc, #680]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	4aa9      	ldr	r2, [pc, #676]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004782:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004786:	6093      	str	r3, [r2, #8]
 8004788:	4ba7      	ldr	r3, [pc, #668]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800478a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004790:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004794:	49a4      	ldr	r1, [pc, #656]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004796:	4313      	orrs	r3, r2
 8004798:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0310 	and.w	r3, r3, #16
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d010      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80047a6:	4ba0      	ldr	r3, [pc, #640]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047ac:	4a9e      	ldr	r2, [pc, #632]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047b2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80047b6:	4b9c      	ldr	r3, [pc, #624]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c0:	4999      	ldr	r1, [pc, #612]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00a      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047d4:	4b94      	ldr	r3, [pc, #592]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047da:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047e2:	4991      	ldr	r1, [pc, #580]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00a      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047f6:	4b8c      	ldr	r3, [pc, #560]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004804:	4988      	ldr	r1, [pc, #544]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004806:	4313      	orrs	r3, r2
 8004808:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00a      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004818:	4b83      	ldr	r3, [pc, #524]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800481a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800481e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004826:	4980      	ldr	r1, [pc, #512]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004828:	4313      	orrs	r3, r2
 800482a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00a      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800483a:	4b7b      	ldr	r3, [pc, #492]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800483c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004840:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004848:	4977      	ldr	r1, [pc, #476]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800484a:	4313      	orrs	r3, r2
 800484c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00a      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800485c:	4b72      	ldr	r3, [pc, #456]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800485e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004862:	f023 0203 	bic.w	r2, r3, #3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486a:	496f      	ldr	r1, [pc, #444]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800486c:	4313      	orrs	r3, r2
 800486e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00a      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800487e:	4b6a      	ldr	r3, [pc, #424]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004884:	f023 020c 	bic.w	r2, r3, #12
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800488c:	4966      	ldr	r1, [pc, #408]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800488e:	4313      	orrs	r3, r2
 8004890:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00a      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048a0:	4b61      	ldr	r3, [pc, #388]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ae:	495e      	ldr	r1, [pc, #376]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00a      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048c2:	4b59      	ldr	r3, [pc, #356]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048d0:	4955      	ldr	r1, [pc, #340]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00a      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048e4:	4b50      	ldr	r3, [pc, #320]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f2:	494d      	ldr	r1, [pc, #308]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00a      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004906:	4b48      	ldr	r3, [pc, #288]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800490c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004914:	4944      	ldr	r1, [pc, #272]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004916:	4313      	orrs	r3, r2
 8004918:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00a      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004928:	4b3f      	ldr	r3, [pc, #252]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004936:	493c      	ldr	r1, [pc, #240]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004938:	4313      	orrs	r3, r2
 800493a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00a      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800494a:	4b37      	ldr	r3, [pc, #220]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004950:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004958:	4933      	ldr	r1, [pc, #204]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800495a:	4313      	orrs	r3, r2
 800495c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00a      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800496c:	4b2e      	ldr	r3, [pc, #184]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800496e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004972:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800497a:	492b      	ldr	r1, [pc, #172]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800497c:	4313      	orrs	r3, r2
 800497e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d011      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800498e:	4b26      	ldr	r3, [pc, #152]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004990:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004994:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800499c:	4922      	ldr	r1, [pc, #136]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049ac:	d101      	bne.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80049ae:	2301      	movs	r3, #1
 80049b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0308 	and.w	r3, r3, #8
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80049be:	2301      	movs	r3, #1
 80049c0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049ce:	4b16      	ldr	r3, [pc, #88]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049d4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049dc:	4912      	ldr	r1, [pc, #72]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00b      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80049f0:	4b0d      	ldr	r3, [pc, #52]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049f6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a00:	4909      	ldr	r1, [pc, #36]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d006      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 80d9 	beq.w	8004bce <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a1c:	4b02      	ldr	r3, [pc, #8]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a01      	ldr	r2, [pc, #4]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a22:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a26:	e001      	b.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004a28:	40023800 	.word	0x40023800
 8004a2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a2e:	f7fd fe5d 	bl	80026ec <HAL_GetTick>
 8004a32:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a34:	e008      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a36:	f7fd fe59 	bl	80026ec <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b64      	cmp	r3, #100	; 0x64
 8004a42:	d901      	bls.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e194      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a48:	4b6c      	ldr	r3, [pc, #432]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1f0      	bne.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d021      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d11d      	bne.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004a68:	4b64      	ldr	r3, [pc, #400]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a6e:	0c1b      	lsrs	r3, r3, #16
 8004a70:	f003 0303 	and.w	r3, r3, #3
 8004a74:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004a76:	4b61      	ldr	r3, [pc, #388]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a7c:	0e1b      	lsrs	r3, r3, #24
 8004a7e:	f003 030f 	and.w	r3, r3, #15
 8004a82:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	019a      	lsls	r2, r3, #6
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	041b      	lsls	r3, r3, #16
 8004a8e:	431a      	orrs	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	061b      	lsls	r3, r3, #24
 8004a94:	431a      	orrs	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	071b      	lsls	r3, r3, #28
 8004a9c:	4957      	ldr	r1, [pc, #348]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d004      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ab4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ab8:	d00a      	beq.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d02e      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ace:	d129      	bne.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ad0:	4b4a      	ldr	r3, [pc, #296]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ad6:	0c1b      	lsrs	r3, r3, #16
 8004ad8:	f003 0303 	and.w	r3, r3, #3
 8004adc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004ade:	4b47      	ldr	r3, [pc, #284]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ae4:	0f1b      	lsrs	r3, r3, #28
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	019a      	lsls	r2, r3, #6
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	041b      	lsls	r3, r3, #16
 8004af6:	431a      	orrs	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	061b      	lsls	r3, r3, #24
 8004afe:	431a      	orrs	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	071b      	lsls	r3, r3, #28
 8004b04:	493d      	ldr	r1, [pc, #244]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004b0c:	4b3b      	ldr	r3, [pc, #236]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b12:	f023 021f 	bic.w	r2, r3, #31
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	4937      	ldr	r1, [pc, #220]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d01d      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004b30:	4b32      	ldr	r3, [pc, #200]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b36:	0e1b      	lsrs	r3, r3, #24
 8004b38:	f003 030f 	and.w	r3, r3, #15
 8004b3c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b3e:	4b2f      	ldr	r3, [pc, #188]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b44:	0f1b      	lsrs	r3, r3, #28
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	019a      	lsls	r2, r3, #6
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	041b      	lsls	r3, r3, #16
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	061b      	lsls	r3, r3, #24
 8004b5e:	431a      	orrs	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	071b      	lsls	r3, r3, #28
 8004b64:	4925      	ldr	r1, [pc, #148]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d011      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	019a      	lsls	r2, r3, #6
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	041b      	lsls	r3, r3, #16
 8004b84:	431a      	orrs	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	061b      	lsls	r3, r3, #24
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	071b      	lsls	r3, r3, #28
 8004b94:	4919      	ldr	r1, [pc, #100]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b9c:	4b17      	ldr	r3, [pc, #92]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a16      	ldr	r2, [pc, #88]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ba2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ba6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ba8:	f7fd fda0 	bl	80026ec <HAL_GetTick>
 8004bac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004bb0:	f7fd fd9c 	bl	80026ec <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b64      	cmp	r3, #100	; 0x64
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e0d7      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bc2:	4b0e      	ldr	r3, [pc, #56]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d0f0      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	f040 80cd 	bne.w	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004bd6:	4b09      	ldr	r3, [pc, #36]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a08      	ldr	r2, [pc, #32]	; (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004be0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004be2:	f7fd fd83 	bl	80026ec <HAL_GetTick>
 8004be6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004be8:	e00a      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004bea:	f7fd fd7f 	bl	80026ec <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	2b64      	cmp	r3, #100	; 0x64
 8004bf6:	d903      	bls.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e0ba      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004bfc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c00:	4b5e      	ldr	r3, [pc, #376]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c0c:	d0ed      	beq.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d003      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d009      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d02e      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d12a      	bne.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004c36:	4b51      	ldr	r3, [pc, #324]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c3c:	0c1b      	lsrs	r3, r3, #16
 8004c3e:	f003 0303 	and.w	r3, r3, #3
 8004c42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004c44:	4b4d      	ldr	r3, [pc, #308]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c4a:	0f1b      	lsrs	r3, r3, #28
 8004c4c:	f003 0307 	and.w	r3, r3, #7
 8004c50:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	019a      	lsls	r2, r3, #6
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	041b      	lsls	r3, r3, #16
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	061b      	lsls	r3, r3, #24
 8004c64:	431a      	orrs	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	071b      	lsls	r3, r3, #28
 8004c6a:	4944      	ldr	r1, [pc, #272]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004c72:	4b42      	ldr	r3, [pc, #264]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c78:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c80:	3b01      	subs	r3, #1
 8004c82:	021b      	lsls	r3, r3, #8
 8004c84:	493d      	ldr	r1, [pc, #244]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d022      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ca0:	d11d      	bne.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ca2:	4b36      	ldr	r3, [pc, #216]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ca8:	0e1b      	lsrs	r3, r3, #24
 8004caa:	f003 030f 	and.w	r3, r3, #15
 8004cae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004cb0:	4b32      	ldr	r3, [pc, #200]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb6:	0f1b      	lsrs	r3, r3, #28
 8004cb8:	f003 0307 	and.w	r3, r3, #7
 8004cbc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	019a      	lsls	r2, r3, #6
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	041b      	lsls	r3, r3, #16
 8004cca:	431a      	orrs	r2, r3
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	061b      	lsls	r3, r3, #24
 8004cd0:	431a      	orrs	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	071b      	lsls	r3, r3, #28
 8004cd6:	4929      	ldr	r1, [pc, #164]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0308 	and.w	r3, r3, #8
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d028      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004cea:	4b24      	ldr	r3, [pc, #144]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf0:	0e1b      	lsrs	r3, r3, #24
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004cf8:	4b20      	ldr	r3, [pc, #128]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cfe:	0c1b      	lsrs	r3, r3, #16
 8004d00:	f003 0303 	and.w	r3, r3, #3
 8004d04:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	019a      	lsls	r2, r3, #6
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	041b      	lsls	r3, r3, #16
 8004d10:	431a      	orrs	r2, r3
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	061b      	lsls	r3, r3, #24
 8004d16:	431a      	orrs	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	071b      	lsls	r3, r3, #28
 8004d1e:	4917      	ldr	r1, [pc, #92]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004d26:	4b15      	ldr	r3, [pc, #84]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d2c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d34:	4911      	ldr	r1, [pc, #68]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004d3c:	4b0f      	ldr	r3, [pc, #60]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a0e      	ldr	r2, [pc, #56]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d48:	f7fd fcd0 	bl	80026ec <HAL_GetTick>
 8004d4c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004d50:	f7fd fccc 	bl	80026ec <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b64      	cmp	r3, #100	; 0x64
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e007      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d62:	4b06      	ldr	r3, [pc, #24]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d6e:	d1ef      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3720      	adds	r7, #32
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	40023800 	.word	0x40023800

08004d80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b082      	sub	sp, #8
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e049      	b.n	8004e26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d106      	bne.n	8004dac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7fd fa9c 	bl	80022e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	3304      	adds	r3, #4
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	4610      	mov	r0, r2
 8004dc0:	f000 fc34 	bl	800562c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3708      	adds	r7, #8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
	...

08004e30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d001      	beq.n	8004e48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e054      	b.n	8004ef2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68da      	ldr	r2, [r3, #12]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f042 0201 	orr.w	r2, r2, #1
 8004e5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a26      	ldr	r2, [pc, #152]	; (8004f00 <HAL_TIM_Base_Start_IT+0xd0>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d022      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0x80>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e72:	d01d      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0x80>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a22      	ldr	r2, [pc, #136]	; (8004f04 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d018      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0x80>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a21      	ldr	r2, [pc, #132]	; (8004f08 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d013      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0x80>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a1f      	ldr	r2, [pc, #124]	; (8004f0c <HAL_TIM_Base_Start_IT+0xdc>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d00e      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0x80>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a1e      	ldr	r2, [pc, #120]	; (8004f10 <HAL_TIM_Base_Start_IT+0xe0>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d009      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0x80>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a1c      	ldr	r2, [pc, #112]	; (8004f14 <HAL_TIM_Base_Start_IT+0xe4>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d004      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0x80>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a1b      	ldr	r2, [pc, #108]	; (8004f18 <HAL_TIM_Base_Start_IT+0xe8>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d115      	bne.n	8004edc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	4b19      	ldr	r3, [pc, #100]	; (8004f1c <HAL_TIM_Base_Start_IT+0xec>)
 8004eb8:	4013      	ands	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b06      	cmp	r3, #6
 8004ec0:	d015      	beq.n	8004eee <HAL_TIM_Base_Start_IT+0xbe>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ec8:	d011      	beq.n	8004eee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f042 0201 	orr.w	r2, r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eda:	e008      	b.n	8004eee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0201 	orr.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]
 8004eec:	e000      	b.n	8004ef0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40010000 	.word	0x40010000
 8004f04:	40000400 	.word	0x40000400
 8004f08:	40000800 	.word	0x40000800
 8004f0c:	40000c00 	.word	0x40000c00
 8004f10:	40010400 	.word	0x40010400
 8004f14:	40014000 	.word	0x40014000
 8004f18:	40001800 	.word	0x40001800
 8004f1c:	00010007 	.word	0x00010007

08004f20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e049      	b.n	8004fc6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d106      	bne.n	8004f4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f841 	bl	8004fce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3304      	adds	r3, #4
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	4610      	mov	r0, r2
 8004f60:	f000 fb64 	bl	800562c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b082      	sub	sp, #8
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d122      	bne.n	800503e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b02      	cmp	r3, #2
 8005004:	d11b      	bne.n	800503e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f06f 0202 	mvn.w	r2, #2
 800500e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	f003 0303 	and.w	r3, r3, #3
 8005020:	2b00      	cmp	r3, #0
 8005022:	d003      	beq.n	800502c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 fae3 	bl	80055f0 <HAL_TIM_IC_CaptureCallback>
 800502a:	e005      	b.n	8005038 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 fad5 	bl	80055dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 fae6 	bl	8005604 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b04      	cmp	r3, #4
 800504a:	d122      	bne.n	8005092 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	f003 0304 	and.w	r3, r3, #4
 8005056:	2b04      	cmp	r3, #4
 8005058:	d11b      	bne.n	8005092 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f06f 0204 	mvn.w	r2, #4
 8005062:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 fab9 	bl	80055f0 <HAL_TIM_IC_CaptureCallback>
 800507e:	e005      	b.n	800508c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 faab 	bl	80055dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fabc 	bl	8005604 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	f003 0308 	and.w	r3, r3, #8
 800509c:	2b08      	cmp	r3, #8
 800509e:	d122      	bne.n	80050e6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d11b      	bne.n	80050e6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f06f 0208 	mvn.w	r2, #8
 80050b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2204      	movs	r2, #4
 80050bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	69db      	ldr	r3, [r3, #28]
 80050c4:	f003 0303 	and.w	r3, r3, #3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d003      	beq.n	80050d4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 fa8f 	bl	80055f0 <HAL_TIM_IC_CaptureCallback>
 80050d2:	e005      	b.n	80050e0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 fa81 	bl	80055dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 fa92 	bl	8005604 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	f003 0310 	and.w	r3, r3, #16
 80050f0:	2b10      	cmp	r3, #16
 80050f2:	d122      	bne.n	800513a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	f003 0310 	and.w	r3, r3, #16
 80050fe:	2b10      	cmp	r3, #16
 8005100:	d11b      	bne.n	800513a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f06f 0210 	mvn.w	r2, #16
 800510a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2208      	movs	r2, #8
 8005110:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 fa65 	bl	80055f0 <HAL_TIM_IC_CaptureCallback>
 8005126:	e005      	b.n	8005134 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 fa57 	bl	80055dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 fa68 	bl	8005604 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b01      	cmp	r3, #1
 8005146:	d10e      	bne.n	8005166 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b01      	cmp	r3, #1
 8005154:	d107      	bne.n	8005166 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f06f 0201 	mvn.w	r2, #1
 800515e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7fb fde9 	bl	8000d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005170:	2b80      	cmp	r3, #128	; 0x80
 8005172:	d10e      	bne.n	8005192 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800517e:	2b80      	cmp	r3, #128	; 0x80
 8005180:	d107      	bne.n	8005192 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800518a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 fe7d 	bl	8005e8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800519c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051a0:	d10e      	bne.n	80051c0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ac:	2b80      	cmp	r3, #128	; 0x80
 80051ae:	d107      	bne.n	80051c0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80051b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 fe70 	bl	8005ea0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ca:	2b40      	cmp	r3, #64	; 0x40
 80051cc:	d10e      	bne.n	80051ec <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d8:	2b40      	cmp	r3, #64	; 0x40
 80051da:	d107      	bne.n	80051ec <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80051e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 fa16 	bl	8005618 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	f003 0320 	and.w	r3, r3, #32
 80051f6:	2b20      	cmp	r3, #32
 80051f8:	d10e      	bne.n	8005218 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	f003 0320 	and.w	r3, r3, #32
 8005204:	2b20      	cmp	r3, #32
 8005206:	d107      	bne.n	8005218 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f06f 0220 	mvn.w	r2, #32
 8005210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 fe30 	bl	8005e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005218:	bf00      	nop
 800521a:	3708      	adds	r7, #8
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800522c:	2300      	movs	r3, #0
 800522e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005236:	2b01      	cmp	r3, #1
 8005238:	d101      	bne.n	800523e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800523a:	2302      	movs	r3, #2
 800523c:	e0ff      	b.n	800543e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2b14      	cmp	r3, #20
 800524a:	f200 80f0 	bhi.w	800542e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800524e:	a201      	add	r2, pc, #4	; (adr r2, 8005254 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005254:	080052a9 	.word	0x080052a9
 8005258:	0800542f 	.word	0x0800542f
 800525c:	0800542f 	.word	0x0800542f
 8005260:	0800542f 	.word	0x0800542f
 8005264:	080052e9 	.word	0x080052e9
 8005268:	0800542f 	.word	0x0800542f
 800526c:	0800542f 	.word	0x0800542f
 8005270:	0800542f 	.word	0x0800542f
 8005274:	0800532b 	.word	0x0800532b
 8005278:	0800542f 	.word	0x0800542f
 800527c:	0800542f 	.word	0x0800542f
 8005280:	0800542f 	.word	0x0800542f
 8005284:	0800536b 	.word	0x0800536b
 8005288:	0800542f 	.word	0x0800542f
 800528c:	0800542f 	.word	0x0800542f
 8005290:	0800542f 	.word	0x0800542f
 8005294:	080053ad 	.word	0x080053ad
 8005298:	0800542f 	.word	0x0800542f
 800529c:	0800542f 	.word	0x0800542f
 80052a0:	0800542f 	.word	0x0800542f
 80052a4:	080053ed 	.word	0x080053ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	68b9      	ldr	r1, [r7, #8]
 80052ae:	4618      	mov	r0, r3
 80052b0:	f000 fa5c 	bl	800576c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	699a      	ldr	r2, [r3, #24]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f042 0208 	orr.w	r2, r2, #8
 80052c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	699a      	ldr	r2, [r3, #24]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f022 0204 	bic.w	r2, r2, #4
 80052d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6999      	ldr	r1, [r3, #24]
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	691a      	ldr	r2, [r3, #16]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	619a      	str	r2, [r3, #24]
      break;
 80052e6:	e0a5      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68b9      	ldr	r1, [r7, #8]
 80052ee:	4618      	mov	r0, r3
 80052f0:	f000 faae 	bl	8005850 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	699a      	ldr	r2, [r3, #24]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005302:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699a      	ldr	r2, [r3, #24]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005312:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6999      	ldr	r1, [r3, #24]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	021a      	lsls	r2, r3, #8
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	619a      	str	r2, [r3, #24]
      break;
 8005328:	e084      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	68b9      	ldr	r1, [r7, #8]
 8005330:	4618      	mov	r0, r3
 8005332:	f000 fb05 	bl	8005940 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	69da      	ldr	r2, [r3, #28]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f042 0208 	orr.w	r2, r2, #8
 8005344:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	69da      	ldr	r2, [r3, #28]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f022 0204 	bic.w	r2, r2, #4
 8005354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	69d9      	ldr	r1, [r3, #28]
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	430a      	orrs	r2, r1
 8005366:	61da      	str	r2, [r3, #28]
      break;
 8005368:	e064      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68b9      	ldr	r1, [r7, #8]
 8005370:	4618      	mov	r0, r3
 8005372:	f000 fb5b 	bl	8005a2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	69da      	ldr	r2, [r3, #28]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005384:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	69da      	ldr	r2, [r3, #28]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005394:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	69d9      	ldr	r1, [r3, #28]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	021a      	lsls	r2, r3, #8
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	61da      	str	r2, [r3, #28]
      break;
 80053aa:	e043      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68b9      	ldr	r1, [r7, #8]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 fb92 	bl	8005adc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f042 0208 	orr.w	r2, r2, #8
 80053c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0204 	bic.w	r2, r2, #4
 80053d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	691a      	ldr	r2, [r3, #16]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80053ea:	e023      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68b9      	ldr	r1, [r7, #8]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f000 fbc4 	bl	8005b80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005406:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005416:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	021a      	lsls	r2, r3, #8
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	430a      	orrs	r2, r1
 800542a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800542c:	e002      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	75fb      	strb	r3, [r7, #23]
      break;
 8005432:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800543c:	7dfb      	ldrb	r3, [r7, #23]
}
 800543e:	4618      	mov	r0, r3
 8005440:	3718      	adds	r7, #24
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop

08005448 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005452:	2300      	movs	r3, #0
 8005454:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800545c:	2b01      	cmp	r3, #1
 800545e:	d101      	bne.n	8005464 <HAL_TIM_ConfigClockSource+0x1c>
 8005460:	2302      	movs	r3, #2
 8005462:	e0b4      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x186>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2202      	movs	r2, #2
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	4b56      	ldr	r3, [pc, #344]	; (80055d8 <HAL_TIM_ConfigClockSource+0x190>)
 8005480:	4013      	ands	r3, r2
 8005482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800548a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68ba      	ldr	r2, [r7, #8]
 8005492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800549c:	d03e      	beq.n	800551c <HAL_TIM_ConfigClockSource+0xd4>
 800549e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054a2:	f200 8087 	bhi.w	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
 80054a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054aa:	f000 8086 	beq.w	80055ba <HAL_TIM_ConfigClockSource+0x172>
 80054ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054b2:	d87f      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
 80054b4:	2b70      	cmp	r3, #112	; 0x70
 80054b6:	d01a      	beq.n	80054ee <HAL_TIM_ConfigClockSource+0xa6>
 80054b8:	2b70      	cmp	r3, #112	; 0x70
 80054ba:	d87b      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
 80054bc:	2b60      	cmp	r3, #96	; 0x60
 80054be:	d050      	beq.n	8005562 <HAL_TIM_ConfigClockSource+0x11a>
 80054c0:	2b60      	cmp	r3, #96	; 0x60
 80054c2:	d877      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
 80054c4:	2b50      	cmp	r3, #80	; 0x50
 80054c6:	d03c      	beq.n	8005542 <HAL_TIM_ConfigClockSource+0xfa>
 80054c8:	2b50      	cmp	r3, #80	; 0x50
 80054ca:	d873      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
 80054cc:	2b40      	cmp	r3, #64	; 0x40
 80054ce:	d058      	beq.n	8005582 <HAL_TIM_ConfigClockSource+0x13a>
 80054d0:	2b40      	cmp	r3, #64	; 0x40
 80054d2:	d86f      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
 80054d4:	2b30      	cmp	r3, #48	; 0x30
 80054d6:	d064      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0x15a>
 80054d8:	2b30      	cmp	r3, #48	; 0x30
 80054da:	d86b      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
 80054dc:	2b20      	cmp	r3, #32
 80054de:	d060      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0x15a>
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	d867      	bhi.n	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d05c      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0x15a>
 80054e8:	2b10      	cmp	r3, #16
 80054ea:	d05a      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0x15a>
 80054ec:	e062      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6818      	ldr	r0, [r3, #0]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	6899      	ldr	r1, [r3, #8]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f000 fc0d 	bl	8005d1c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005510:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	609a      	str	r2, [r3, #8]
      break;
 800551a:	e04f      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6818      	ldr	r0, [r3, #0]
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	6899      	ldr	r1, [r3, #8]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	f000 fbf6 	bl	8005d1c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689a      	ldr	r2, [r3, #8]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800553e:	609a      	str	r2, [r3, #8]
      break;
 8005540:	e03c      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6818      	ldr	r0, [r3, #0]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	6859      	ldr	r1, [r3, #4]
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	461a      	mov	r2, r3
 8005550:	f000 fb6a 	bl	8005c28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2150      	movs	r1, #80	; 0x50
 800555a:	4618      	mov	r0, r3
 800555c:	f000 fbc3 	bl	8005ce6 <TIM_ITRx_SetConfig>
      break;
 8005560:	e02c      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6818      	ldr	r0, [r3, #0]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	6859      	ldr	r1, [r3, #4]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	461a      	mov	r2, r3
 8005570:	f000 fb89 	bl	8005c86 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2160      	movs	r1, #96	; 0x60
 800557a:	4618      	mov	r0, r3
 800557c:	f000 fbb3 	bl	8005ce6 <TIM_ITRx_SetConfig>
      break;
 8005580:	e01c      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6818      	ldr	r0, [r3, #0]
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	6859      	ldr	r1, [r3, #4]
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	461a      	mov	r2, r3
 8005590:	f000 fb4a 	bl	8005c28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2140      	movs	r1, #64	; 0x40
 800559a:	4618      	mov	r0, r3
 800559c:	f000 fba3 	bl	8005ce6 <TIM_ITRx_SetConfig>
      break;
 80055a0:	e00c      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4619      	mov	r1, r3
 80055ac:	4610      	mov	r0, r2
 80055ae:	f000 fb9a 	bl	8005ce6 <TIM_ITRx_SetConfig>
      break;
 80055b2:	e003      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	73fb      	strb	r3, [r7, #15]
      break;
 80055b8:	e000      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80055ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	fffeff88 	.word	0xfffeff88

080055dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a40      	ldr	r2, [pc, #256]	; (8005740 <TIM_Base_SetConfig+0x114>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d013      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800564a:	d00f      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a3d      	ldr	r2, [pc, #244]	; (8005744 <TIM_Base_SetConfig+0x118>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d00b      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a3c      	ldr	r2, [pc, #240]	; (8005748 <TIM_Base_SetConfig+0x11c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d007      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a3b      	ldr	r2, [pc, #236]	; (800574c <TIM_Base_SetConfig+0x120>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d003      	beq.n	800566c <TIM_Base_SetConfig+0x40>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a3a      	ldr	r2, [pc, #232]	; (8005750 <TIM_Base_SetConfig+0x124>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d108      	bne.n	800567e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005672:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	4313      	orrs	r3, r2
 800567c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a2f      	ldr	r2, [pc, #188]	; (8005740 <TIM_Base_SetConfig+0x114>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d02b      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800568c:	d027      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a2c      	ldr	r2, [pc, #176]	; (8005744 <TIM_Base_SetConfig+0x118>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d023      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a2b      	ldr	r2, [pc, #172]	; (8005748 <TIM_Base_SetConfig+0x11c>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d01f      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a2a      	ldr	r2, [pc, #168]	; (800574c <TIM_Base_SetConfig+0x120>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d01b      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a29      	ldr	r2, [pc, #164]	; (8005750 <TIM_Base_SetConfig+0x124>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d017      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a28      	ldr	r2, [pc, #160]	; (8005754 <TIM_Base_SetConfig+0x128>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a27      	ldr	r2, [pc, #156]	; (8005758 <TIM_Base_SetConfig+0x12c>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00f      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a26      	ldr	r2, [pc, #152]	; (800575c <TIM_Base_SetConfig+0x130>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00b      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a25      	ldr	r2, [pc, #148]	; (8005760 <TIM_Base_SetConfig+0x134>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a24      	ldr	r2, [pc, #144]	; (8005764 <TIM_Base_SetConfig+0x138>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d003      	beq.n	80056de <TIM_Base_SetConfig+0xb2>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a23      	ldr	r2, [pc, #140]	; (8005768 <TIM_Base_SetConfig+0x13c>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d108      	bne.n	80056f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a0a      	ldr	r2, [pc, #40]	; (8005740 <TIM_Base_SetConfig+0x114>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d003      	beq.n	8005724 <TIM_Base_SetConfig+0xf8>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a0c      	ldr	r2, [pc, #48]	; (8005750 <TIM_Base_SetConfig+0x124>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d103      	bne.n	800572c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	691a      	ldr	r2, [r3, #16]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	615a      	str	r2, [r3, #20]
}
 8005732:	bf00      	nop
 8005734:	3714      	adds	r7, #20
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	40010000 	.word	0x40010000
 8005744:	40000400 	.word	0x40000400
 8005748:	40000800 	.word	0x40000800
 800574c:	40000c00 	.word	0x40000c00
 8005750:	40010400 	.word	0x40010400
 8005754:	40014000 	.word	0x40014000
 8005758:	40014400 	.word	0x40014400
 800575c:	40014800 	.word	0x40014800
 8005760:	40001800 	.word	0x40001800
 8005764:	40001c00 	.word	0x40001c00
 8005768:	40002000 	.word	0x40002000

0800576c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800576c:	b480      	push	{r7}
 800576e:	b087      	sub	sp, #28
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	f023 0201 	bic.w	r2, r3, #1
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	4b2b      	ldr	r3, [pc, #172]	; (8005844 <TIM_OC1_SetConfig+0xd8>)
 8005798:	4013      	ands	r3, r2
 800579a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f023 0303 	bic.w	r3, r3, #3
 80057a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	f023 0302 	bic.w	r3, r3, #2
 80057b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a21      	ldr	r2, [pc, #132]	; (8005848 <TIM_OC1_SetConfig+0xdc>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d003      	beq.n	80057d0 <TIM_OC1_SetConfig+0x64>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a20      	ldr	r2, [pc, #128]	; (800584c <TIM_OC1_SetConfig+0xe0>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d10c      	bne.n	80057ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	f023 0308 	bic.w	r3, r3, #8
 80057d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	697a      	ldr	r2, [r7, #20]
 80057de:	4313      	orrs	r3, r2
 80057e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f023 0304 	bic.w	r3, r3, #4
 80057e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a16      	ldr	r2, [pc, #88]	; (8005848 <TIM_OC1_SetConfig+0xdc>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d003      	beq.n	80057fa <TIM_OC1_SetConfig+0x8e>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a15      	ldr	r2, [pc, #84]	; (800584c <TIM_OC1_SetConfig+0xe0>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d111      	bne.n	800581e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005800:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005808:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	4313      	orrs	r3, r2
 8005812:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	4313      	orrs	r3, r2
 800581c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	697a      	ldr	r2, [r7, #20]
 8005836:	621a      	str	r2, [r3, #32]
}
 8005838:	bf00      	nop
 800583a:	371c      	adds	r7, #28
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr
 8005844:	fffeff8f 	.word	0xfffeff8f
 8005848:	40010000 	.word	0x40010000
 800584c:	40010400 	.word	0x40010400

08005850 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005850:	b480      	push	{r7}
 8005852:	b087      	sub	sp, #28
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a1b      	ldr	r3, [r3, #32]
 800585e:	f023 0210 	bic.w	r2, r3, #16
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	4b2e      	ldr	r3, [pc, #184]	; (8005934 <TIM_OC2_SetConfig+0xe4>)
 800587c:	4013      	ands	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005886:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	021b      	lsls	r3, r3, #8
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4313      	orrs	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f023 0320 	bic.w	r3, r3, #32
 800589a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	011b      	lsls	r3, r3, #4
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a23      	ldr	r2, [pc, #140]	; (8005938 <TIM_OC2_SetConfig+0xe8>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d003      	beq.n	80058b8 <TIM_OC2_SetConfig+0x68>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a22      	ldr	r2, [pc, #136]	; (800593c <TIM_OC2_SetConfig+0xec>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d10d      	bne.n	80058d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	011b      	lsls	r3, r3, #4
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a18      	ldr	r2, [pc, #96]	; (8005938 <TIM_OC2_SetConfig+0xe8>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d003      	beq.n	80058e4 <TIM_OC2_SetConfig+0x94>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a17      	ldr	r2, [pc, #92]	; (800593c <TIM_OC2_SetConfig+0xec>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d113      	bne.n	800590c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	693a      	ldr	r2, [r7, #16]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	4313      	orrs	r3, r2
 800590a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	621a      	str	r2, [r3, #32]
}
 8005926:	bf00      	nop
 8005928:	371c      	adds	r7, #28
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr
 8005932:	bf00      	nop
 8005934:	feff8fff 	.word	0xfeff8fff
 8005938:	40010000 	.word	0x40010000
 800593c:	40010400 	.word	0x40010400

08005940 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005940:	b480      	push	{r7}
 8005942:	b087      	sub	sp, #28
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	4b2d      	ldr	r3, [pc, #180]	; (8005a20 <TIM_OC3_SetConfig+0xe0>)
 800596c:	4013      	ands	r3, r2
 800596e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 0303 	bic.w	r3, r3, #3
 8005976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	4313      	orrs	r3, r2
 8005980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	021b      	lsls	r3, r3, #8
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	4313      	orrs	r3, r2
 8005994:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a22      	ldr	r2, [pc, #136]	; (8005a24 <TIM_OC3_SetConfig+0xe4>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d003      	beq.n	80059a6 <TIM_OC3_SetConfig+0x66>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a21      	ldr	r2, [pc, #132]	; (8005a28 <TIM_OC3_SetConfig+0xe8>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d10d      	bne.n	80059c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	021b      	lsls	r3, r3, #8
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a17      	ldr	r2, [pc, #92]	; (8005a24 <TIM_OC3_SetConfig+0xe4>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d003      	beq.n	80059d2 <TIM_OC3_SetConfig+0x92>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a16      	ldr	r2, [pc, #88]	; (8005a28 <TIM_OC3_SetConfig+0xe8>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d113      	bne.n	80059fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	011b      	lsls	r3, r3, #4
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	697a      	ldr	r2, [r7, #20]
 8005a12:	621a      	str	r2, [r3, #32]
}
 8005a14:	bf00      	nop
 8005a16:	371c      	adds	r7, #28
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr
 8005a20:	fffeff8f 	.word	0xfffeff8f
 8005a24:	40010000 	.word	0x40010000
 8005a28:	40010400 	.word	0x40010400

08005a2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b087      	sub	sp, #28
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	69db      	ldr	r3, [r3, #28]
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4b1e      	ldr	r3, [pc, #120]	; (8005ad0 <TIM_OC4_SetConfig+0xa4>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	021b      	lsls	r3, r3, #8
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	031b      	lsls	r3, r3, #12
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a13      	ldr	r2, [pc, #76]	; (8005ad4 <TIM_OC4_SetConfig+0xa8>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d003      	beq.n	8005a94 <TIM_OC4_SetConfig+0x68>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a12      	ldr	r2, [pc, #72]	; (8005ad8 <TIM_OC4_SetConfig+0xac>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d109      	bne.n	8005aa8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	695b      	ldr	r3, [r3, #20]
 8005aa0:	019b      	lsls	r3, r3, #6
 8005aa2:	697a      	ldr	r2, [r7, #20]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	621a      	str	r2, [r3, #32]
}
 8005ac2:	bf00      	nop
 8005ac4:	371c      	adds	r7, #28
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	feff8fff 	.word	0xfeff8fff
 8005ad4:	40010000 	.word	0x40010000
 8005ad8:	40010400 	.word	0x40010400

08005adc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	4b1b      	ldr	r3, [pc, #108]	; (8005b74 <TIM_OC5_SetConfig+0x98>)
 8005b08:	4013      	ands	r3, r2
 8005b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005b1c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	041b      	lsls	r3, r3, #16
 8005b24:	693a      	ldr	r2, [r7, #16]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a12      	ldr	r2, [pc, #72]	; (8005b78 <TIM_OC5_SetConfig+0x9c>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d003      	beq.n	8005b3a <TIM_OC5_SetConfig+0x5e>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a11      	ldr	r2, [pc, #68]	; (8005b7c <TIM_OC5_SetConfig+0xa0>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d109      	bne.n	8005b4e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b40:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	021b      	lsls	r3, r3, #8
 8005b48:	697a      	ldr	r2, [r7, #20]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	621a      	str	r2, [r3, #32]
}
 8005b68:	bf00      	nop
 8005b6a:	371c      	adds	r7, #28
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr
 8005b74:	fffeff8f 	.word	0xfffeff8f
 8005b78:	40010000 	.word	0x40010000
 8005b7c:	40010400 	.word	0x40010400

08005b80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b087      	sub	sp, #28
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	4b1c      	ldr	r3, [pc, #112]	; (8005c1c <TIM_OC6_SetConfig+0x9c>)
 8005bac:	4013      	ands	r3, r2
 8005bae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	021b      	lsls	r3, r3, #8
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005bc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	051b      	lsls	r3, r3, #20
 8005bca:	693a      	ldr	r2, [r7, #16]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a13      	ldr	r2, [pc, #76]	; (8005c20 <TIM_OC6_SetConfig+0xa0>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d003      	beq.n	8005be0 <TIM_OC6_SetConfig+0x60>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a12      	ldr	r2, [pc, #72]	; (8005c24 <TIM_OC6_SetConfig+0xa4>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d109      	bne.n	8005bf4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005be6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	029b      	lsls	r3, r3, #10
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	693a      	ldr	r2, [r7, #16]
 8005c0c:	621a      	str	r2, [r3, #32]
}
 8005c0e:	bf00      	nop
 8005c10:	371c      	adds	r7, #28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	feff8fff 	.word	0xfeff8fff
 8005c20:	40010000 	.word	0x40010000
 8005c24:	40010400 	.word	0x40010400

08005c28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b087      	sub	sp, #28
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6a1b      	ldr	r3, [r3, #32]
 8005c38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	f023 0201 	bic.w	r2, r3, #1
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	011b      	lsls	r3, r3, #4
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f023 030a 	bic.w	r3, r3, #10
 8005c64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c66:	697a      	ldr	r2, [r7, #20]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	697a      	ldr	r2, [r7, #20]
 8005c78:	621a      	str	r2, [r3, #32]
}
 8005c7a:	bf00      	nop
 8005c7c:	371c      	adds	r7, #28
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b087      	sub	sp, #28
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	60f8      	str	r0, [r7, #12]
 8005c8e:	60b9      	str	r1, [r7, #8]
 8005c90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	f023 0210 	bic.w	r2, r3, #16
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6a1b      	ldr	r3, [r3, #32]
 8005ca8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cb0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	031b      	lsls	r3, r3, #12
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005cc2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	011b      	lsls	r3, r3, #4
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	697a      	ldr	r2, [r7, #20]
 8005cd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	621a      	str	r2, [r3, #32]
}
 8005cda:	bf00      	nop
 8005cdc:	371c      	adds	r7, #28
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr

08005ce6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b085      	sub	sp, #20
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
 8005cee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	f043 0307 	orr.w	r3, r3, #7
 8005d08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	609a      	str	r2, [r3, #8]
}
 8005d10:	bf00      	nop
 8005d12:	3714      	adds	r7, #20
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
 8005d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	021a      	lsls	r2, r3, #8
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	431a      	orrs	r2, r3
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	609a      	str	r2, [r3, #8]
}
 8005d50:	bf00      	nop
 8005d52:	371c      	adds	r7, #28
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d101      	bne.n	8005d74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d70:	2302      	movs	r3, #2
 8005d72:	e06d      	b.n	8005e50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2202      	movs	r2, #2
 8005d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a30      	ldr	r2, [pc, #192]	; (8005e5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d004      	beq.n	8005da8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a2f      	ldr	r2, [pc, #188]	; (8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d108      	bne.n	8005dba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005dae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dc0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a20      	ldr	r2, [pc, #128]	; (8005e5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d022      	beq.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005de6:	d01d      	beq.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a1d      	ldr	r2, [pc, #116]	; (8005e64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d018      	beq.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a1c      	ldr	r2, [pc, #112]	; (8005e68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d013      	beq.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a1a      	ldr	r2, [pc, #104]	; (8005e6c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00e      	beq.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a15      	ldr	r2, [pc, #84]	; (8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d009      	beq.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a16      	ldr	r2, [pc, #88]	; (8005e70 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d004      	beq.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a15      	ldr	r2, [pc, #84]	; (8005e74 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d10c      	bne.n	8005e3e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e2a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68ba      	ldr	r2, [r7, #8]
 8005e3c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3714      	adds	r7, #20
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr
 8005e5c:	40010000 	.word	0x40010000
 8005e60:	40010400 	.word	0x40010400
 8005e64:	40000400 	.word	0x40000400
 8005e68:	40000800 	.word	0x40000800
 8005e6c:	40000c00 	.word	0x40000c00
 8005e70:	40014000 	.word	0x40014000
 8005e74:	40001800 	.word	0x40001800

08005e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e80:	bf00      	nop
 8005e82:	370c      	adds	r7, #12
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e040      	b.n	8005f48 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d106      	bne.n	8005edc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f7fc fa72 	bl	80023c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2224      	movs	r2, #36	; 0x24
 8005ee0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f022 0201 	bic.w	r2, r2, #1
 8005ef0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 fb16 	bl	8006524 <UART_SetConfig>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d101      	bne.n	8005f02 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e022      	b.n	8005f48 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d002      	beq.n	8005f10 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fd6e 	bl	80069ec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	685a      	ldr	r2, [r3, #4]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689a      	ldr	r2, [r3, #8]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f042 0201 	orr.w	r2, r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 fdf5 	bl	8006b30 <UART_CheckIdleState>
 8005f46:	4603      	mov	r3, r0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3708      	adds	r7, #8
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b0ba      	sub	sp, #232	; 0xe8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005f76:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005f7a:	f640 030f 	movw	r3, #2063	; 0x80f
 8005f7e:	4013      	ands	r3, r2
 8005f80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005f84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d115      	bne.n	8005fb8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f90:	f003 0320 	and.w	r3, r3, #32
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00f      	beq.n	8005fb8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f9c:	f003 0320 	and.w	r3, r3, #32
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d009      	beq.n	8005fb8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f000 828f 	beq.w	80064cc <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	4798      	blx	r3
      }
      return;
 8005fb6:	e289      	b.n	80064cc <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005fb8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f000 8117 	beq.w	80061f0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005fc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d106      	bne.n	8005fdc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005fce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005fd2:	4b85      	ldr	r3, [pc, #532]	; (80061e8 <HAL_UART_IRQHandler+0x298>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	f000 810a 	beq.w	80061f0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005fdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fe0:	f003 0301 	and.w	r3, r3, #1
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d011      	beq.n	800600c <HAL_UART_IRQHandler+0xbc>
 8005fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00b      	beq.n	800600c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006002:	f043 0201 	orr.w	r2, r3, #1
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800600c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006010:	f003 0302 	and.w	r3, r3, #2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d011      	beq.n	800603c <HAL_UART_IRQHandler+0xec>
 8006018:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800601c:	f003 0301 	and.w	r3, r3, #1
 8006020:	2b00      	cmp	r3, #0
 8006022:	d00b      	beq.n	800603c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2202      	movs	r2, #2
 800602a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006032:	f043 0204 	orr.w	r2, r3, #4
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800603c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006040:	f003 0304 	and.w	r3, r3, #4
 8006044:	2b00      	cmp	r3, #0
 8006046:	d011      	beq.n	800606c <HAL_UART_IRQHandler+0x11c>
 8006048:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800604c:	f003 0301 	and.w	r3, r3, #1
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00b      	beq.n	800606c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2204      	movs	r2, #4
 800605a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006062:	f043 0202 	orr.w	r2, r3, #2
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800606c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006070:	f003 0308 	and.w	r3, r3, #8
 8006074:	2b00      	cmp	r3, #0
 8006076:	d017      	beq.n	80060a8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800607c:	f003 0320 	and.w	r3, r3, #32
 8006080:	2b00      	cmp	r3, #0
 8006082:	d105      	bne.n	8006090 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006084:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006088:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00b      	beq.n	80060a8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2208      	movs	r2, #8
 8006096:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800609e:	f043 0208 	orr.w	r2, r3, #8
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80060a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d012      	beq.n	80060da <HAL_UART_IRQHandler+0x18a>
 80060b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00c      	beq.n	80060da <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060d0:	f043 0220 	orr.w	r2, r3, #32
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 81f5 	beq.w	80064d0 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80060e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060ea:	f003 0320 	and.w	r3, r3, #32
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00d      	beq.n	800610e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80060f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060f6:	f003 0320 	and.w	r3, r3, #32
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d007      	beq.n	800610e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006102:	2b00      	cmp	r3, #0
 8006104:	d003      	beq.n	800610e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006114:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006122:	2b40      	cmp	r3, #64	; 0x40
 8006124:	d005      	beq.n	8006132 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006126:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800612a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800612e:	2b00      	cmp	r3, #0
 8006130:	d04f      	beq.n	80061d2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 fdf3 	bl	8006d1e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006142:	2b40      	cmp	r3, #64	; 0x40
 8006144:	d141      	bne.n	80061ca <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	3308      	adds	r3, #8
 800614c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006150:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006154:	e853 3f00 	ldrex	r3, [r3]
 8006158:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800615c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006160:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006164:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	3308      	adds	r3, #8
 800616e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006172:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006176:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800617e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006182:	e841 2300 	strex	r3, r2, [r1]
 8006186:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800618a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d1d9      	bne.n	8006146 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006196:	2b00      	cmp	r3, #0
 8006198:	d013      	beq.n	80061c2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619e:	4a13      	ldr	r2, [pc, #76]	; (80061ec <HAL_UART_IRQHandler+0x29c>)
 80061a0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fd fac5 	bl	8003736 <HAL_DMA_Abort_IT>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d017      	beq.n	80061e2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80061bc:	4610      	mov	r0, r2
 80061be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c0:	e00f      	b.n	80061e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 f998 	bl	80064f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c8:	e00b      	b.n	80061e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f994 	bl	80064f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d0:	e007      	b.n	80061e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f990 	bl	80064f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80061e0:	e176      	b.n	80064d0 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061e2:	bf00      	nop
    return;
 80061e4:	e174      	b.n	80064d0 <HAL_UART_IRQHandler+0x580>
 80061e6:	bf00      	nop
 80061e8:	04000120 	.word	0x04000120
 80061ec:	08006de5 	.word	0x08006de5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	f040 8144 	bne.w	8006482 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80061fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061fe:	f003 0310 	and.w	r3, r3, #16
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 813d 	beq.w	8006482 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800620c:	f003 0310 	and.w	r3, r3, #16
 8006210:	2b00      	cmp	r3, #0
 8006212:	f000 8136 	beq.w	8006482 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2210      	movs	r2, #16
 800621c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006228:	2b40      	cmp	r3, #64	; 0x40
 800622a:	f040 80b2 	bne.w	8006392 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800623a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 8148 	beq.w	80064d4 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800624a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800624e:	429a      	cmp	r2, r3
 8006250:	f080 8140 	bcs.w	80064d4 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800625a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006268:	f000 8085 	beq.w	8006376 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006274:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006278:	e853 3f00 	ldrex	r3, [r3]
 800627c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006280:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006288:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	461a      	mov	r2, r3
 8006292:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006296:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800629a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80062a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80062a6:	e841 2300 	strex	r3, r2, [r1]
 80062aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80062ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1da      	bne.n	800626c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3308      	adds	r3, #8
 80062bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062c0:	e853 3f00 	ldrex	r3, [r3]
 80062c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80062c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80062c8:	f023 0301 	bic.w	r3, r3, #1
 80062cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	3308      	adds	r3, #8
 80062d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80062da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80062de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80062e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80062e6:	e841 2300 	strex	r3, r2, [r1]
 80062ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80062ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1e1      	bne.n	80062b6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	3308      	adds	r3, #8
 80062f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062fc:	e853 3f00 	ldrex	r3, [r3]
 8006300:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006302:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006308:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3308      	adds	r3, #8
 8006312:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006316:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006318:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800631c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800631e:	e841 2300 	strex	r3, r2, [r1]
 8006322:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006324:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1e3      	bne.n	80062f2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2220      	movs	r2, #32
 800632e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800633e:	e853 3f00 	ldrex	r3, [r3]
 8006342:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006344:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006346:	f023 0310 	bic.w	r3, r3, #16
 800634a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	461a      	mov	r2, r3
 8006354:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006358:	65bb      	str	r3, [r7, #88]	; 0x58
 800635a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800635e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006360:	e841 2300 	strex	r3, r2, [r1]
 8006364:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006366:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006368:	2b00      	cmp	r3, #0
 800636a:	d1e4      	bne.n	8006336 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006370:	4618      	mov	r0, r3
 8006372:	f7fd f970 	bl	8003656 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006382:	b29b      	uxth	r3, r3
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	b29b      	uxth	r3, r3
 8006388:	4619      	mov	r1, r3
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f8be 	bl	800650c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006390:	e0a0      	b.n	80064d4 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800639e:	b29b      	uxth	r3, r3
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 8092 	beq.w	80064d8 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 80063b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f000 808d 	beq.w	80064d8 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c6:	e853 3f00 	ldrex	r3, [r3]
 80063ca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80063cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80063e0:	647b      	str	r3, [r7, #68]	; 0x44
 80063e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80063e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063e8:	e841 2300 	strex	r3, r2, [r1]
 80063ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80063ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d1e4      	bne.n	80063be <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	3308      	adds	r3, #8
 80063fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063fe:	e853 3f00 	ldrex	r3, [r3]
 8006402:	623b      	str	r3, [r7, #32]
   return(result);
 8006404:	6a3b      	ldr	r3, [r7, #32]
 8006406:	f023 0301 	bic.w	r3, r3, #1
 800640a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3308      	adds	r3, #8
 8006414:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006418:	633a      	str	r2, [r7, #48]	; 0x30
 800641a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800641e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006420:	e841 2300 	strex	r3, r2, [r1]
 8006424:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1e3      	bne.n	80063f4 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2220      	movs	r2, #32
 8006430:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	e853 3f00 	ldrex	r3, [r3]
 800644a:	60fb      	str	r3, [r7, #12]
   return(result);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f023 0310 	bic.w	r3, r3, #16
 8006452:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	461a      	mov	r2, r3
 800645c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006460:	61fb      	str	r3, [r7, #28]
 8006462:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006464:	69b9      	ldr	r1, [r7, #24]
 8006466:	69fa      	ldr	r2, [r7, #28]
 8006468:	e841 2300 	strex	r3, r2, [r1]
 800646c:	617b      	str	r3, [r7, #20]
   return(result);
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1e4      	bne.n	800643e <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006474:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006478:	4619      	mov	r1, r3
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 f846 	bl	800650c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006480:	e02a      	b.n	80064d8 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00e      	beq.n	80064ac <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800648e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006496:	2b00      	cmp	r3, #0
 8006498:	d008      	beq.n	80064ac <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d01c      	beq.n	80064dc <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	4798      	blx	r3
    }
    return;
 80064aa:	e017      	b.n	80064dc <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80064ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d012      	beq.n	80064de <HAL_UART_IRQHandler+0x58e>
 80064b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00c      	beq.n	80064de <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 fca3 	bl	8006e10 <UART_EndTransmit_IT>
    return;
 80064ca:	e008      	b.n	80064de <HAL_UART_IRQHandler+0x58e>
      return;
 80064cc:	bf00      	nop
 80064ce:	e006      	b.n	80064de <HAL_UART_IRQHandler+0x58e>
    return;
 80064d0:	bf00      	nop
 80064d2:	e004      	b.n	80064de <HAL_UART_IRQHandler+0x58e>
      return;
 80064d4:	bf00      	nop
 80064d6:	e002      	b.n	80064de <HAL_UART_IRQHandler+0x58e>
      return;
 80064d8:	bf00      	nop
 80064da:	e000      	b.n	80064de <HAL_UART_IRQHandler+0x58e>
    return;
 80064dc:	bf00      	nop
  }

}
 80064de:	37e8      	adds	r7, #232	; 0xe8
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	460b      	mov	r3, r1
 8006516:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b088      	sub	sp, #32
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800652c:	2300      	movs	r3, #0
 800652e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689a      	ldr	r2, [r3, #8]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	431a      	orrs	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	695b      	ldr	r3, [r3, #20]
 800653e:	431a      	orrs	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	69db      	ldr	r3, [r3, #28]
 8006544:	4313      	orrs	r3, r2
 8006546:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	4ba6      	ldr	r3, [pc, #664]	; (80067e8 <UART_SetConfig+0x2c4>)
 8006550:	4013      	ands	r3, r2
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	6812      	ldr	r2, [r2, #0]
 8006556:	6979      	ldr	r1, [r7, #20]
 8006558:	430b      	orrs	r3, r1
 800655a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68da      	ldr	r2, [r3, #12]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	430a      	orrs	r2, r1
 8006570:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	697a      	ldr	r2, [r7, #20]
 800657e:	4313      	orrs	r3, r2
 8006580:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	697a      	ldr	r2, [r7, #20]
 8006592:	430a      	orrs	r2, r1
 8006594:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a94      	ldr	r2, [pc, #592]	; (80067ec <UART_SetConfig+0x2c8>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d120      	bne.n	80065e2 <UART_SetConfig+0xbe>
 80065a0:	4b93      	ldr	r3, [pc, #588]	; (80067f0 <UART_SetConfig+0x2cc>)
 80065a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065a6:	f003 0303 	and.w	r3, r3, #3
 80065aa:	2b03      	cmp	r3, #3
 80065ac:	d816      	bhi.n	80065dc <UART_SetConfig+0xb8>
 80065ae:	a201      	add	r2, pc, #4	; (adr r2, 80065b4 <UART_SetConfig+0x90>)
 80065b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b4:	080065c5 	.word	0x080065c5
 80065b8:	080065d1 	.word	0x080065d1
 80065bc:	080065cb 	.word	0x080065cb
 80065c0:	080065d7 	.word	0x080065d7
 80065c4:	2301      	movs	r3, #1
 80065c6:	77fb      	strb	r3, [r7, #31]
 80065c8:	e150      	b.n	800686c <UART_SetConfig+0x348>
 80065ca:	2302      	movs	r3, #2
 80065cc:	77fb      	strb	r3, [r7, #31]
 80065ce:	e14d      	b.n	800686c <UART_SetConfig+0x348>
 80065d0:	2304      	movs	r3, #4
 80065d2:	77fb      	strb	r3, [r7, #31]
 80065d4:	e14a      	b.n	800686c <UART_SetConfig+0x348>
 80065d6:	2308      	movs	r3, #8
 80065d8:	77fb      	strb	r3, [r7, #31]
 80065da:	e147      	b.n	800686c <UART_SetConfig+0x348>
 80065dc:	2310      	movs	r3, #16
 80065de:	77fb      	strb	r3, [r7, #31]
 80065e0:	e144      	b.n	800686c <UART_SetConfig+0x348>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a83      	ldr	r2, [pc, #524]	; (80067f4 <UART_SetConfig+0x2d0>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d132      	bne.n	8006652 <UART_SetConfig+0x12e>
 80065ec:	4b80      	ldr	r3, [pc, #512]	; (80067f0 <UART_SetConfig+0x2cc>)
 80065ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065f2:	f003 030c 	and.w	r3, r3, #12
 80065f6:	2b0c      	cmp	r3, #12
 80065f8:	d828      	bhi.n	800664c <UART_SetConfig+0x128>
 80065fa:	a201      	add	r2, pc, #4	; (adr r2, 8006600 <UART_SetConfig+0xdc>)
 80065fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006600:	08006635 	.word	0x08006635
 8006604:	0800664d 	.word	0x0800664d
 8006608:	0800664d 	.word	0x0800664d
 800660c:	0800664d 	.word	0x0800664d
 8006610:	08006641 	.word	0x08006641
 8006614:	0800664d 	.word	0x0800664d
 8006618:	0800664d 	.word	0x0800664d
 800661c:	0800664d 	.word	0x0800664d
 8006620:	0800663b 	.word	0x0800663b
 8006624:	0800664d 	.word	0x0800664d
 8006628:	0800664d 	.word	0x0800664d
 800662c:	0800664d 	.word	0x0800664d
 8006630:	08006647 	.word	0x08006647
 8006634:	2300      	movs	r3, #0
 8006636:	77fb      	strb	r3, [r7, #31]
 8006638:	e118      	b.n	800686c <UART_SetConfig+0x348>
 800663a:	2302      	movs	r3, #2
 800663c:	77fb      	strb	r3, [r7, #31]
 800663e:	e115      	b.n	800686c <UART_SetConfig+0x348>
 8006640:	2304      	movs	r3, #4
 8006642:	77fb      	strb	r3, [r7, #31]
 8006644:	e112      	b.n	800686c <UART_SetConfig+0x348>
 8006646:	2308      	movs	r3, #8
 8006648:	77fb      	strb	r3, [r7, #31]
 800664a:	e10f      	b.n	800686c <UART_SetConfig+0x348>
 800664c:	2310      	movs	r3, #16
 800664e:	77fb      	strb	r3, [r7, #31]
 8006650:	e10c      	b.n	800686c <UART_SetConfig+0x348>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a68      	ldr	r2, [pc, #416]	; (80067f8 <UART_SetConfig+0x2d4>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d120      	bne.n	800669e <UART_SetConfig+0x17a>
 800665c:	4b64      	ldr	r3, [pc, #400]	; (80067f0 <UART_SetConfig+0x2cc>)
 800665e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006662:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006666:	2b30      	cmp	r3, #48	; 0x30
 8006668:	d013      	beq.n	8006692 <UART_SetConfig+0x16e>
 800666a:	2b30      	cmp	r3, #48	; 0x30
 800666c:	d814      	bhi.n	8006698 <UART_SetConfig+0x174>
 800666e:	2b20      	cmp	r3, #32
 8006670:	d009      	beq.n	8006686 <UART_SetConfig+0x162>
 8006672:	2b20      	cmp	r3, #32
 8006674:	d810      	bhi.n	8006698 <UART_SetConfig+0x174>
 8006676:	2b00      	cmp	r3, #0
 8006678:	d002      	beq.n	8006680 <UART_SetConfig+0x15c>
 800667a:	2b10      	cmp	r3, #16
 800667c:	d006      	beq.n	800668c <UART_SetConfig+0x168>
 800667e:	e00b      	b.n	8006698 <UART_SetConfig+0x174>
 8006680:	2300      	movs	r3, #0
 8006682:	77fb      	strb	r3, [r7, #31]
 8006684:	e0f2      	b.n	800686c <UART_SetConfig+0x348>
 8006686:	2302      	movs	r3, #2
 8006688:	77fb      	strb	r3, [r7, #31]
 800668a:	e0ef      	b.n	800686c <UART_SetConfig+0x348>
 800668c:	2304      	movs	r3, #4
 800668e:	77fb      	strb	r3, [r7, #31]
 8006690:	e0ec      	b.n	800686c <UART_SetConfig+0x348>
 8006692:	2308      	movs	r3, #8
 8006694:	77fb      	strb	r3, [r7, #31]
 8006696:	e0e9      	b.n	800686c <UART_SetConfig+0x348>
 8006698:	2310      	movs	r3, #16
 800669a:	77fb      	strb	r3, [r7, #31]
 800669c:	e0e6      	b.n	800686c <UART_SetConfig+0x348>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a56      	ldr	r2, [pc, #344]	; (80067fc <UART_SetConfig+0x2d8>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d120      	bne.n	80066ea <UART_SetConfig+0x1c6>
 80066a8:	4b51      	ldr	r3, [pc, #324]	; (80067f0 <UART_SetConfig+0x2cc>)
 80066aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066ae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80066b2:	2bc0      	cmp	r3, #192	; 0xc0
 80066b4:	d013      	beq.n	80066de <UART_SetConfig+0x1ba>
 80066b6:	2bc0      	cmp	r3, #192	; 0xc0
 80066b8:	d814      	bhi.n	80066e4 <UART_SetConfig+0x1c0>
 80066ba:	2b80      	cmp	r3, #128	; 0x80
 80066bc:	d009      	beq.n	80066d2 <UART_SetConfig+0x1ae>
 80066be:	2b80      	cmp	r3, #128	; 0x80
 80066c0:	d810      	bhi.n	80066e4 <UART_SetConfig+0x1c0>
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d002      	beq.n	80066cc <UART_SetConfig+0x1a8>
 80066c6:	2b40      	cmp	r3, #64	; 0x40
 80066c8:	d006      	beq.n	80066d8 <UART_SetConfig+0x1b4>
 80066ca:	e00b      	b.n	80066e4 <UART_SetConfig+0x1c0>
 80066cc:	2300      	movs	r3, #0
 80066ce:	77fb      	strb	r3, [r7, #31]
 80066d0:	e0cc      	b.n	800686c <UART_SetConfig+0x348>
 80066d2:	2302      	movs	r3, #2
 80066d4:	77fb      	strb	r3, [r7, #31]
 80066d6:	e0c9      	b.n	800686c <UART_SetConfig+0x348>
 80066d8:	2304      	movs	r3, #4
 80066da:	77fb      	strb	r3, [r7, #31]
 80066dc:	e0c6      	b.n	800686c <UART_SetConfig+0x348>
 80066de:	2308      	movs	r3, #8
 80066e0:	77fb      	strb	r3, [r7, #31]
 80066e2:	e0c3      	b.n	800686c <UART_SetConfig+0x348>
 80066e4:	2310      	movs	r3, #16
 80066e6:	77fb      	strb	r3, [r7, #31]
 80066e8:	e0c0      	b.n	800686c <UART_SetConfig+0x348>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a44      	ldr	r2, [pc, #272]	; (8006800 <UART_SetConfig+0x2dc>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d125      	bne.n	8006740 <UART_SetConfig+0x21c>
 80066f4:	4b3e      	ldr	r3, [pc, #248]	; (80067f0 <UART_SetConfig+0x2cc>)
 80066f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006702:	d017      	beq.n	8006734 <UART_SetConfig+0x210>
 8006704:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006708:	d817      	bhi.n	800673a <UART_SetConfig+0x216>
 800670a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800670e:	d00b      	beq.n	8006728 <UART_SetConfig+0x204>
 8006710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006714:	d811      	bhi.n	800673a <UART_SetConfig+0x216>
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <UART_SetConfig+0x1fe>
 800671a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800671e:	d006      	beq.n	800672e <UART_SetConfig+0x20a>
 8006720:	e00b      	b.n	800673a <UART_SetConfig+0x216>
 8006722:	2300      	movs	r3, #0
 8006724:	77fb      	strb	r3, [r7, #31]
 8006726:	e0a1      	b.n	800686c <UART_SetConfig+0x348>
 8006728:	2302      	movs	r3, #2
 800672a:	77fb      	strb	r3, [r7, #31]
 800672c:	e09e      	b.n	800686c <UART_SetConfig+0x348>
 800672e:	2304      	movs	r3, #4
 8006730:	77fb      	strb	r3, [r7, #31]
 8006732:	e09b      	b.n	800686c <UART_SetConfig+0x348>
 8006734:	2308      	movs	r3, #8
 8006736:	77fb      	strb	r3, [r7, #31]
 8006738:	e098      	b.n	800686c <UART_SetConfig+0x348>
 800673a:	2310      	movs	r3, #16
 800673c:	77fb      	strb	r3, [r7, #31]
 800673e:	e095      	b.n	800686c <UART_SetConfig+0x348>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a2f      	ldr	r2, [pc, #188]	; (8006804 <UART_SetConfig+0x2e0>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d125      	bne.n	8006796 <UART_SetConfig+0x272>
 800674a:	4b29      	ldr	r3, [pc, #164]	; (80067f0 <UART_SetConfig+0x2cc>)
 800674c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006750:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006754:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006758:	d017      	beq.n	800678a <UART_SetConfig+0x266>
 800675a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800675e:	d817      	bhi.n	8006790 <UART_SetConfig+0x26c>
 8006760:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006764:	d00b      	beq.n	800677e <UART_SetConfig+0x25a>
 8006766:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800676a:	d811      	bhi.n	8006790 <UART_SetConfig+0x26c>
 800676c:	2b00      	cmp	r3, #0
 800676e:	d003      	beq.n	8006778 <UART_SetConfig+0x254>
 8006770:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006774:	d006      	beq.n	8006784 <UART_SetConfig+0x260>
 8006776:	e00b      	b.n	8006790 <UART_SetConfig+0x26c>
 8006778:	2301      	movs	r3, #1
 800677a:	77fb      	strb	r3, [r7, #31]
 800677c:	e076      	b.n	800686c <UART_SetConfig+0x348>
 800677e:	2302      	movs	r3, #2
 8006780:	77fb      	strb	r3, [r7, #31]
 8006782:	e073      	b.n	800686c <UART_SetConfig+0x348>
 8006784:	2304      	movs	r3, #4
 8006786:	77fb      	strb	r3, [r7, #31]
 8006788:	e070      	b.n	800686c <UART_SetConfig+0x348>
 800678a:	2308      	movs	r3, #8
 800678c:	77fb      	strb	r3, [r7, #31]
 800678e:	e06d      	b.n	800686c <UART_SetConfig+0x348>
 8006790:	2310      	movs	r3, #16
 8006792:	77fb      	strb	r3, [r7, #31]
 8006794:	e06a      	b.n	800686c <UART_SetConfig+0x348>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a1b      	ldr	r2, [pc, #108]	; (8006808 <UART_SetConfig+0x2e4>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d138      	bne.n	8006812 <UART_SetConfig+0x2ee>
 80067a0:	4b13      	ldr	r3, [pc, #76]	; (80067f0 <UART_SetConfig+0x2cc>)
 80067a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067a6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80067aa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80067ae:	d017      	beq.n	80067e0 <UART_SetConfig+0x2bc>
 80067b0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80067b4:	d82a      	bhi.n	800680c <UART_SetConfig+0x2e8>
 80067b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067ba:	d00b      	beq.n	80067d4 <UART_SetConfig+0x2b0>
 80067bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067c0:	d824      	bhi.n	800680c <UART_SetConfig+0x2e8>
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <UART_SetConfig+0x2aa>
 80067c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067ca:	d006      	beq.n	80067da <UART_SetConfig+0x2b6>
 80067cc:	e01e      	b.n	800680c <UART_SetConfig+0x2e8>
 80067ce:	2300      	movs	r3, #0
 80067d0:	77fb      	strb	r3, [r7, #31]
 80067d2:	e04b      	b.n	800686c <UART_SetConfig+0x348>
 80067d4:	2302      	movs	r3, #2
 80067d6:	77fb      	strb	r3, [r7, #31]
 80067d8:	e048      	b.n	800686c <UART_SetConfig+0x348>
 80067da:	2304      	movs	r3, #4
 80067dc:	77fb      	strb	r3, [r7, #31]
 80067de:	e045      	b.n	800686c <UART_SetConfig+0x348>
 80067e0:	2308      	movs	r3, #8
 80067e2:	77fb      	strb	r3, [r7, #31]
 80067e4:	e042      	b.n	800686c <UART_SetConfig+0x348>
 80067e6:	bf00      	nop
 80067e8:	efff69f3 	.word	0xefff69f3
 80067ec:	40011000 	.word	0x40011000
 80067f0:	40023800 	.word	0x40023800
 80067f4:	40004400 	.word	0x40004400
 80067f8:	40004800 	.word	0x40004800
 80067fc:	40004c00 	.word	0x40004c00
 8006800:	40005000 	.word	0x40005000
 8006804:	40011400 	.word	0x40011400
 8006808:	40007800 	.word	0x40007800
 800680c:	2310      	movs	r3, #16
 800680e:	77fb      	strb	r3, [r7, #31]
 8006810:	e02c      	b.n	800686c <UART_SetConfig+0x348>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a72      	ldr	r2, [pc, #456]	; (80069e0 <UART_SetConfig+0x4bc>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d125      	bne.n	8006868 <UART_SetConfig+0x344>
 800681c:	4b71      	ldr	r3, [pc, #452]	; (80069e4 <UART_SetConfig+0x4c0>)
 800681e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006822:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006826:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800682a:	d017      	beq.n	800685c <UART_SetConfig+0x338>
 800682c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006830:	d817      	bhi.n	8006862 <UART_SetConfig+0x33e>
 8006832:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006836:	d00b      	beq.n	8006850 <UART_SetConfig+0x32c>
 8006838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800683c:	d811      	bhi.n	8006862 <UART_SetConfig+0x33e>
 800683e:	2b00      	cmp	r3, #0
 8006840:	d003      	beq.n	800684a <UART_SetConfig+0x326>
 8006842:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006846:	d006      	beq.n	8006856 <UART_SetConfig+0x332>
 8006848:	e00b      	b.n	8006862 <UART_SetConfig+0x33e>
 800684a:	2300      	movs	r3, #0
 800684c:	77fb      	strb	r3, [r7, #31]
 800684e:	e00d      	b.n	800686c <UART_SetConfig+0x348>
 8006850:	2302      	movs	r3, #2
 8006852:	77fb      	strb	r3, [r7, #31]
 8006854:	e00a      	b.n	800686c <UART_SetConfig+0x348>
 8006856:	2304      	movs	r3, #4
 8006858:	77fb      	strb	r3, [r7, #31]
 800685a:	e007      	b.n	800686c <UART_SetConfig+0x348>
 800685c:	2308      	movs	r3, #8
 800685e:	77fb      	strb	r3, [r7, #31]
 8006860:	e004      	b.n	800686c <UART_SetConfig+0x348>
 8006862:	2310      	movs	r3, #16
 8006864:	77fb      	strb	r3, [r7, #31]
 8006866:	e001      	b.n	800686c <UART_SetConfig+0x348>
 8006868:	2310      	movs	r3, #16
 800686a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006874:	d15b      	bne.n	800692e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006876:	7ffb      	ldrb	r3, [r7, #31]
 8006878:	2b08      	cmp	r3, #8
 800687a:	d828      	bhi.n	80068ce <UART_SetConfig+0x3aa>
 800687c:	a201      	add	r2, pc, #4	; (adr r2, 8006884 <UART_SetConfig+0x360>)
 800687e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006882:	bf00      	nop
 8006884:	080068a9 	.word	0x080068a9
 8006888:	080068b1 	.word	0x080068b1
 800688c:	080068b9 	.word	0x080068b9
 8006890:	080068cf 	.word	0x080068cf
 8006894:	080068bf 	.word	0x080068bf
 8006898:	080068cf 	.word	0x080068cf
 800689c:	080068cf 	.word	0x080068cf
 80068a0:	080068cf 	.word	0x080068cf
 80068a4:	080068c7 	.word	0x080068c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068a8:	f7fd fe52 	bl	8004550 <HAL_RCC_GetPCLK1Freq>
 80068ac:	61b8      	str	r0, [r7, #24]
        break;
 80068ae:	e013      	b.n	80068d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068b0:	f7fd fe62 	bl	8004578 <HAL_RCC_GetPCLK2Freq>
 80068b4:	61b8      	str	r0, [r7, #24]
        break;
 80068b6:	e00f      	b.n	80068d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068b8:	4b4b      	ldr	r3, [pc, #300]	; (80069e8 <UART_SetConfig+0x4c4>)
 80068ba:	61bb      	str	r3, [r7, #24]
        break;
 80068bc:	e00c      	b.n	80068d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068be:	f7fd fd35 	bl	800432c <HAL_RCC_GetSysClockFreq>
 80068c2:	61b8      	str	r0, [r7, #24]
        break;
 80068c4:	e008      	b.n	80068d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068ca:	61bb      	str	r3, [r7, #24]
        break;
 80068cc:	e004      	b.n	80068d8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80068ce:	2300      	movs	r3, #0
 80068d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	77bb      	strb	r3, [r7, #30]
        break;
 80068d6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d074      	beq.n	80069c8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	005a      	lsls	r2, r3, #1
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	085b      	lsrs	r3, r3, #1
 80068e8:	441a      	add	r2, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80068f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	2b0f      	cmp	r3, #15
 80068f8:	d916      	bls.n	8006928 <UART_SetConfig+0x404>
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006900:	d212      	bcs.n	8006928 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	b29b      	uxth	r3, r3
 8006906:	f023 030f 	bic.w	r3, r3, #15
 800690a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	085b      	lsrs	r3, r3, #1
 8006910:	b29b      	uxth	r3, r3
 8006912:	f003 0307 	and.w	r3, r3, #7
 8006916:	b29a      	uxth	r2, r3
 8006918:	89fb      	ldrh	r3, [r7, #14]
 800691a:	4313      	orrs	r3, r2
 800691c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	89fa      	ldrh	r2, [r7, #14]
 8006924:	60da      	str	r2, [r3, #12]
 8006926:	e04f      	b.n	80069c8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	77bb      	strb	r3, [r7, #30]
 800692c:	e04c      	b.n	80069c8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800692e:	7ffb      	ldrb	r3, [r7, #31]
 8006930:	2b08      	cmp	r3, #8
 8006932:	d828      	bhi.n	8006986 <UART_SetConfig+0x462>
 8006934:	a201      	add	r2, pc, #4	; (adr r2, 800693c <UART_SetConfig+0x418>)
 8006936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693a:	bf00      	nop
 800693c:	08006961 	.word	0x08006961
 8006940:	08006969 	.word	0x08006969
 8006944:	08006971 	.word	0x08006971
 8006948:	08006987 	.word	0x08006987
 800694c:	08006977 	.word	0x08006977
 8006950:	08006987 	.word	0x08006987
 8006954:	08006987 	.word	0x08006987
 8006958:	08006987 	.word	0x08006987
 800695c:	0800697f 	.word	0x0800697f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006960:	f7fd fdf6 	bl	8004550 <HAL_RCC_GetPCLK1Freq>
 8006964:	61b8      	str	r0, [r7, #24]
        break;
 8006966:	e013      	b.n	8006990 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006968:	f7fd fe06 	bl	8004578 <HAL_RCC_GetPCLK2Freq>
 800696c:	61b8      	str	r0, [r7, #24]
        break;
 800696e:	e00f      	b.n	8006990 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006970:	4b1d      	ldr	r3, [pc, #116]	; (80069e8 <UART_SetConfig+0x4c4>)
 8006972:	61bb      	str	r3, [r7, #24]
        break;
 8006974:	e00c      	b.n	8006990 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006976:	f7fd fcd9 	bl	800432c <HAL_RCC_GetSysClockFreq>
 800697a:	61b8      	str	r0, [r7, #24]
        break;
 800697c:	e008      	b.n	8006990 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800697e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006982:	61bb      	str	r3, [r7, #24]
        break;
 8006984:	e004      	b.n	8006990 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006986:	2300      	movs	r3, #0
 8006988:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	77bb      	strb	r3, [r7, #30]
        break;
 800698e:	bf00      	nop
    }

    if (pclk != 0U)
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d018      	beq.n	80069c8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	085a      	lsrs	r2, r3, #1
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	441a      	add	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	2b0f      	cmp	r3, #15
 80069ae:	d909      	bls.n	80069c4 <UART_SetConfig+0x4a0>
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069b6:	d205      	bcs.n	80069c4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	60da      	str	r2, [r3, #12]
 80069c2:	e001      	b.n	80069c8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80069d4:	7fbb      	ldrb	r3, [r7, #30]
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3720      	adds	r7, #32
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	40007c00 	.word	0x40007c00
 80069e4:	40023800 	.word	0x40023800
 80069e8:	00f42400 	.word	0x00f42400

080069ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00a      	beq.n	8006a16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	430a      	orrs	r2, r1
 8006a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1a:	f003 0302 	and.w	r3, r3, #2
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00a      	beq.n	8006a38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	430a      	orrs	r2, r1
 8006a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3c:	f003 0304 	and.w	r3, r3, #4
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00a      	beq.n	8006a5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	430a      	orrs	r2, r1
 8006a58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5e:	f003 0308 	and.w	r3, r3, #8
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00a      	beq.n	8006a7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	430a      	orrs	r2, r1
 8006a7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a80:	f003 0310 	and.w	r3, r3, #16
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00a      	beq.n	8006a9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	430a      	orrs	r2, r1
 8006a9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa2:	f003 0320 	and.w	r3, r3, #32
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00a      	beq.n	8006ac0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	430a      	orrs	r2, r1
 8006abe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d01a      	beq.n	8006b02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	430a      	orrs	r2, r1
 8006ae0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006aea:	d10a      	bne.n	8006b02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00a      	beq.n	8006b24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	430a      	orrs	r2, r1
 8006b22:	605a      	str	r2, [r3, #4]
  }
}
 8006b24:	bf00      	nop
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af02      	add	r7, sp, #8
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b40:	f7fb fdd4 	bl	80026ec <HAL_GetTick>
 8006b44:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0308 	and.w	r3, r3, #8
 8006b50:	2b08      	cmp	r3, #8
 8006b52:	d10e      	bne.n	8006b72 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b54:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b58:	9300      	str	r3, [sp, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f817 	bl	8006b96 <UART_WaitOnFlagUntilTimeout>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d001      	beq.n	8006b72 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e00d      	b.n	8006b8e <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2220      	movs	r2, #32
 8006b76:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3710      	adds	r7, #16
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}

08006b96 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b96:	b580      	push	{r7, lr}
 8006b98:	b09c      	sub	sp, #112	; 0x70
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	60f8      	str	r0, [r7, #12]
 8006b9e:	60b9      	str	r1, [r7, #8]
 8006ba0:	603b      	str	r3, [r7, #0]
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ba6:	e0a5      	b.n	8006cf4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ba8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bae:	f000 80a1 	beq.w	8006cf4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bb2:	f7fb fd9b 	bl	80026ec <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d302      	bcc.n	8006bc8 <UART_WaitOnFlagUntilTimeout+0x32>
 8006bc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d13e      	bne.n	8006c46 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bd0:	e853 3f00 	ldrex	r3, [r3]
 8006bd4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006bd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006bdc:	667b      	str	r3, [r7, #100]	; 0x64
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	461a      	mov	r2, r3
 8006be4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006be6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006be8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006bec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006bee:	e841 2300 	strex	r3, r2, [r1]
 8006bf2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006bf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1e6      	bne.n	8006bc8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	3308      	adds	r3, #8
 8006c00:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c04:	e853 3f00 	ldrex	r3, [r3]
 8006c08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c0c:	f023 0301 	bic.w	r3, r3, #1
 8006c10:	663b      	str	r3, [r7, #96]	; 0x60
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	3308      	adds	r3, #8
 8006c18:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006c1a:	64ba      	str	r2, [r7, #72]	; 0x48
 8006c1c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006c20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c22:	e841 2300 	strex	r3, r2, [r1]
 8006c26:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006c28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d1e5      	bne.n	8006bfa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2220      	movs	r2, #32
 8006c32:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2220      	movs	r2, #32
 8006c38:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e067      	b.n	8006d16 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 0304 	and.w	r3, r3, #4
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d04f      	beq.n	8006cf4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c62:	d147      	bne.n	8006cf4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c6c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c76:	e853 3f00 	ldrex	r3, [r3]
 8006c7a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c82:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c8c:	637b      	str	r3, [r7, #52]	; 0x34
 8006c8e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c90:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c94:	e841 2300 	strex	r3, r2, [r1]
 8006c98:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1e6      	bne.n	8006c6e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	613b      	str	r3, [r7, #16]
   return(result);
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	f023 0301 	bic.w	r3, r3, #1
 8006cb6:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	3308      	adds	r3, #8
 8006cbe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006cc0:	623a      	str	r2, [r7, #32]
 8006cc2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	69f9      	ldr	r1, [r7, #28]
 8006cc6:	6a3a      	ldr	r2, [r7, #32]
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	61bb      	str	r3, [r7, #24]
   return(result);
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e5      	bne.n	8006ca0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2220      	movs	r2, #32
 8006cde:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2220      	movs	r2, #32
 8006ce4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e010      	b.n	8006d16 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	69da      	ldr	r2, [r3, #28]
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	bf0c      	ite	eq
 8006d04:	2301      	moveq	r3, #1
 8006d06:	2300      	movne	r3, #0
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	79fb      	ldrb	r3, [r7, #7]
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	f43f af4a 	beq.w	8006ba8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3770      	adds	r7, #112	; 0x70
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d1e:	b480      	push	{r7}
 8006d20:	b095      	sub	sp, #84	; 0x54
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d36:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	461a      	mov	r2, r3
 8006d42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d44:	643b      	str	r3, [r7, #64]	; 0x40
 8006d46:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d48:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006d4a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006d4c:	e841 2300 	strex	r3, r2, [r1]
 8006d50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1e6      	bne.n	8006d26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	3308      	adds	r3, #8
 8006d5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d60:	6a3b      	ldr	r3, [r7, #32]
 8006d62:	e853 3f00 	ldrex	r3, [r3]
 8006d66:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	f023 0301 	bic.w	r3, r3, #1
 8006d6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	3308      	adds	r3, #8
 8006d76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d78:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d80:	e841 2300 	strex	r3, r2, [r1]
 8006d84:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d1e5      	bne.n	8006d58 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d118      	bne.n	8006dc6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	e853 3f00 	ldrex	r3, [r3]
 8006da0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	f023 0310 	bic.w	r3, r3, #16
 8006da8:	647b      	str	r3, [r7, #68]	; 0x44
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	461a      	mov	r2, r3
 8006db0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006db2:	61bb      	str	r3, [r7, #24]
 8006db4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db6:	6979      	ldr	r1, [r7, #20]
 8006db8:	69ba      	ldr	r2, [r7, #24]
 8006dba:	e841 2300 	strex	r3, r2, [r1]
 8006dbe:	613b      	str	r3, [r7, #16]
   return(result);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d1e6      	bne.n	8006d94 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2220      	movs	r2, #32
 8006dca:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006dd8:	bf00      	nop
 8006dda:	3754      	adds	r7, #84	; 0x54
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f7ff fb78 	bl	80064f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e08:	bf00      	nop
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b088      	sub	sp, #32
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	e853 3f00 	ldrex	r3, [r3]
 8006e24:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e2c:	61fb      	str	r3, [r7, #28]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	461a      	mov	r2, r3
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	61bb      	str	r3, [r7, #24]
 8006e38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3a:	6979      	ldr	r1, [r7, #20]
 8006e3c:	69ba      	ldr	r2, [r7, #24]
 8006e3e:	e841 2300 	strex	r3, r2, [r1]
 8006e42:	613b      	str	r3, [r7, #16]
   return(result);
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1e6      	bne.n	8006e18 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2220      	movs	r2, #32
 8006e4e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f7ff fb44 	bl	80064e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e5c:	bf00      	nop
 8006e5e:	3720      	adds	r7, #32
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <__libc_init_array>:
 8006e64:	b570      	push	{r4, r5, r6, lr}
 8006e66:	4d0d      	ldr	r5, [pc, #52]	; (8006e9c <__libc_init_array+0x38>)
 8006e68:	4c0d      	ldr	r4, [pc, #52]	; (8006ea0 <__libc_init_array+0x3c>)
 8006e6a:	1b64      	subs	r4, r4, r5
 8006e6c:	10a4      	asrs	r4, r4, #2
 8006e6e:	2600      	movs	r6, #0
 8006e70:	42a6      	cmp	r6, r4
 8006e72:	d109      	bne.n	8006e88 <__libc_init_array+0x24>
 8006e74:	4d0b      	ldr	r5, [pc, #44]	; (8006ea4 <__libc_init_array+0x40>)
 8006e76:	4c0c      	ldr	r4, [pc, #48]	; (8006ea8 <__libc_init_array+0x44>)
 8006e78:	f000 f820 	bl	8006ebc <_init>
 8006e7c:	1b64      	subs	r4, r4, r5
 8006e7e:	10a4      	asrs	r4, r4, #2
 8006e80:	2600      	movs	r6, #0
 8006e82:	42a6      	cmp	r6, r4
 8006e84:	d105      	bne.n	8006e92 <__libc_init_array+0x2e>
 8006e86:	bd70      	pop	{r4, r5, r6, pc}
 8006e88:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e8c:	4798      	blx	r3
 8006e8e:	3601      	adds	r6, #1
 8006e90:	e7ee      	b.n	8006e70 <__libc_init_array+0xc>
 8006e92:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e96:	4798      	blx	r3
 8006e98:	3601      	adds	r6, #1
 8006e9a:	e7f2      	b.n	8006e82 <__libc_init_array+0x1e>
 8006e9c:	08006efc 	.word	0x08006efc
 8006ea0:	08006efc 	.word	0x08006efc
 8006ea4:	08006efc 	.word	0x08006efc
 8006ea8:	08006f00 	.word	0x08006f00

08006eac <memset>:
 8006eac:	4402      	add	r2, r0
 8006eae:	4603      	mov	r3, r0
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d100      	bne.n	8006eb6 <memset+0xa>
 8006eb4:	4770      	bx	lr
 8006eb6:	f803 1b01 	strb.w	r1, [r3], #1
 8006eba:	e7f9      	b.n	8006eb0 <memset+0x4>

08006ebc <_init>:
 8006ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ebe:	bf00      	nop
 8006ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ec2:	bc08      	pop	{r3}
 8006ec4:	469e      	mov	lr, r3
 8006ec6:	4770      	bx	lr

08006ec8 <_fini>:
 8006ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eca:	bf00      	nop
 8006ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ece:	bc08      	pop	{r3}
 8006ed0:	469e      	mov	lr, r3
 8006ed2:	4770      	bx	lr
