// Seed: 1849676944
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  case (1)
    id_1: begin : LABEL_0
      wire id_3;
    end
    id_1: id_4(.id_0(id_1), .id_1(id_0), .id_2(1), .id_3(id_0++));
  endcase
endmodule
module module_1 (
    output supply0 id_0
    , id_18,
    output tri id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output wor id_7,
    output tri1 id_8
    , id_19, id_20,
    input supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    output tri id_15,
    input tri1 id_16
);
  wire id_21;
  module_0 modCall_1 (
      id_16,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
