<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: gpu-compute/gpu_tlb.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b9f65a371eef0a626f054199a6c3b57.html">gpu-compute</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">gpu_tlb.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gpu__tlb_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * For use for simulation and test purposes only</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * software without specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * Authors: Lisa Hsu</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __GPU_TLB_HH__</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define __GPU_TLB_HH__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;fstream&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;list&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;queue&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2tlb_8hh.html">arch/generic/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2pagetable_8hh.html">arch/x86/pagetable.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pagetable__walker_8hh.html">arch/x86/pagetable_walker.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="segment_8hh.html">arch/x86/regs/segment.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="callback_8hh.html">base/callback.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="compute__unit_8hh.html">gpu-compute/compute_unit.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2port_8hh.html">mem/port.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;params/X86GPUTLB.hh&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="clocked__object_8hh.html">sim/clocked_object.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseTLB.html">BaseTLB</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">class </span><a class="code" href="classPacket.html">Packet</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html">   65</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a> : <span class="keyword">public</span> <a class="code" href="classClockedObject.html">ClockedObject</a></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a561951adc2bae72717df4b975c66f02f">   68</a></span>&#160;        <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classX86ISA_1_1Walker.html">Walker</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#afdb869fa973498c74f7e99fb61597041">   70</a></span>&#160;        <span class="keyword">typedef</span> <a class="code" href="classstd_1_1list.html">std::list&lt;TlbEntry*&gt;</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#afdb869fa973498c74f7e99fb61597041">EntryList</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a42b7307d2f0150ee280b9b499969ecdd">   72</a></span>&#160;        uint32_t <a class="code" href="classX86ISA_1_1GpuTLB.html#a42b7307d2f0150ee280b9b499969ecdd">configAddress</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="comment">// TLB clock: will inherit clock from shader&#39;s clock period in terms</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="comment">// of nuber of ticks of curTime (aka global simulation clock)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="comment">// The assignment of TLB clock from shader clock is done in the python</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="comment">// config files.</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a09cdf41689fa5f128449f45c9def3539">   78</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a09cdf41689fa5f128449f45c9def3539">clock</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="comment">// clock related functions ; maps to-and-from Simulation ticks and</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="comment">// object clocks.</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a3b6320acf0fb64c48a9d2bdec1699145">   83</a></span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a3b6320acf0fb64c48a9d2bdec1699145">frequency</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceSimClock.html#a3e914c4cb1e00a7287962713e374d17a">SimClock::Frequency</a> / <a class="code" href="classX86ISA_1_1GpuTLB.html#a09cdf41689fa5f128449f45c9def3539">clock</a>; }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aa15f96b0cf9d770b6ddb90bd30bb5c55">   86</a></span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#aa15f96b0cf9d770b6ddb90bd30bb5c55">ticks</a>(<span class="keywordtype">int</span> numCycles)<span class="keyword"> const</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            <span class="keywordflow">return</span> (<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>)clock * numCycles;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a5271ac7dcd45ec012f83376e79b1a8ff">   91</a></span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a5271ac7dcd45ec012f83376e79b1a8ff">curCycle</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() / <a class="code" href="classX86ISA_1_1GpuTLB.html#a09cdf41689fa5f128449f45c9def3539">clock</a>; }</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a4e62748bdf45a6aa46dd4675a15cb218">   92</a></span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a4e62748bdf45a6aa46dd4675a15cb218">tickToCycles</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> val / <a class="code" href="classX86ISA_1_1GpuTLB.html#a09cdf41689fa5f128449f45c9def3539">clock</a>;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a26ef11bfa13f619e69b9d93a704cb982">   94</a></span>&#160;        <span class="keyword">typedef</span> X86GPUTLBParams <a class="code" href="classX86ISA_1_1GpuTLB.html#a26ef11bfa13f619e69b9d93a704cb982">Params</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a28d04173d750827c11b54bc560e557c7">GpuTLB</a>(<span class="keyword">const</span> Params *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a7cd8c97bf7a66307bb2b6a01a1e9cf5a">~GpuTLB</a>();</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">   98</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">Mode</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1Translation.html">  100</a></span>&#160;        <span class="keyword">class </span><a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html">Translation</a></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;          <span class="keyword">public</span>:</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1Translation.html#a9864632ea7976c66466809cc2e3f57f7">  103</a></span>&#160;            <span class="keyword">virtual</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html#a9864632ea7976c66466809cc2e3f57f7">~Translation</a>() { }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html#ac283cadee2f16362ce5b8ac67459fed0">markDelayed</a>() = 0;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html#ac7f1126f0fb1f09d584a62cafc51b13c">finish</a>(<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, Mode <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>) = 0;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        };</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a59a255342f195640c724b0b74dc4ad51">dumpAll</a>();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">lookup</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <span class="keywordtype">bool</span> update_lru=<span class="keyword">true</span>);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a7803d5c3c9da593e0dceea4b6a1ac18b">setConfigAddress</a>(uint32_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        EntryList::iterator <a class="code" href="classX86ISA_1_1GpuTLB.html#a6b267f474487d10496b35a23a11b028b">lookupIt</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> va, <span class="keywordtype">bool</span> update_lru=<span class="keyword">true</span>);</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a0c6d3c5ec3f2a2bde5bfd0f454e2a9da">  126</a></span>&#160;        <a class="code" href="classX86ISA_1_1Walker.html">Walker</a> *<a class="code" href="classX86ISA_1_1GpuTLB.html#a0c6d3c5ec3f2a2bde5bfd0f454e2a9da">walker</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <a class="code" href="classX86ISA_1_1Walker.html">Walker</a> *<a class="code" href="classX86ISA_1_1GpuTLB.html#adebedec05250fb303563aaa6d0fcae0d">getWalker</a>();</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#add3de0172b431c3856d293066423a0be">invalidateAll</a>();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#afa13265f12ed4282fdd652856c0db12c">invalidateNonGlobal</a>();</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#af8932bd755fb42e5bbdeddc72a1dc13a">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> va, uint64_t asn);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">  135</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">size</a>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">  136</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a>;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">  137</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">numSets</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a0a16248b87203888ed8a9f74bf8d01c4">  142</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a0a16248b87203888ed8a9f74bf8d01c4">FA</a>;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">  143</a></span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">setMask</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ab376e93df98631818310ec30ec05b0a6">  149</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#ab376e93df98631818310ec30ec05b0a6">allocationPolicy</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a76507893b433c64b3bcc4c47458accbc">  154</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a76507893b433c64b3bcc4c47458accbc">hasMemSidePort</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a408ae6240dc5444d3b0ec3965fa6a4a6">  160</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a408ae6240dc5444d3b0ec3965fa6a4a6">accessDistance</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a419c17e6f1b486669ef17d43d4b78656">  162</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;TlbEntry&gt;</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a419c17e6f1b486669ef17d43d4b78656">tlb</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">         * It&#39;s a per-set list. As long as we have not reached</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">         * the full capacity of the given set, grab an entry from</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">         * the freeList.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">  169</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;EntryList&gt;</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">  178</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;EntryList&gt;</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a2d99c3d9bf1518c2008bf8bee29191f6">translateInt</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a097eb71aaea6f6c72b2b501ec6005301">translate</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html">Translation</a> *translation, Mode <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <span class="keywordtype">bool</span> &amp;delayedResponse,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                <span class="keywordtype">bool</span> timing, <span class="keywordtype">int</span> &amp;latency);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="comment">// latencies for a TLB hit, miss and page fault</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a9978683e7b3f188ecf26ec13ec71a17c">  188</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a9978683e7b3f188ecf26ec13ec71a17c">hitLatency</a>;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a0ca4722cf6bb7d5383c35caa20ba05b6">  189</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a0ca4722cf6bb7d5383c35caa20ba05b6">missLatency1</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a51075d97597e89efaacdd1e4b7b92b5c">  190</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a51075d97597e89efaacdd1e4b7b92b5c">missLatency2</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="comment">// local_stats are as seen from the TLB</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="comment">// without taking into account coalescing</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">  194</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">localNumTLBAccesses</a>;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ab86e11c4f0616a4fe4836499c6a70b84">  195</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#ab86e11c4f0616a4fe4836499c6a70b84">localNumTLBHits</a>;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a84a1c7dff15af77cfb8f5c8a40c1c96b">  196</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a84a1c7dff15af77cfb8f5c8a40c1c96b">localNumTLBMisses</a>;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#af289abb698d5a2717e86c8658823353e">  197</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#af289abb698d5a2717e86c8658823353e">localTLBMissRate</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="comment">// global_stats are as seen from the</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="comment">// CU&#39;s perspective taking into account</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="comment">// all coalesced requests.</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ac697e94c3a79902142a1038ca422f9eb">  202</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#ac697e94c3a79902142a1038ca422f9eb">globalNumTLBAccesses</a>;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a870f75d6a6dc16697621013aadc1df1c">  203</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a870f75d6a6dc16697621013aadc1df1c">globalNumTLBHits</a>;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a9f74d36c240f52cb9230056900e073bf">  204</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a9f74d36c240f52cb9230056900e073bf">globalNumTLBMisses</a>;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ab986fe30e94ab074f556dfce5c1571f5">  205</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#ab986fe30e94ab074f556dfce5c1571f5">globalTLBMissRate</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <span class="comment">// from the CU perspective (global)</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">  208</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">accessCycles</a>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="comment">// from the CU perspective (global)</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a8e8232bf3ac159df8dc0c6bcb32234d8">  210</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a8e8232bf3ac159df8dc0c6bcb32234d8">pageTableCycles</a>;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#af96eb27498b80fd84c2a368241e6d7f2">  211</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#af96eb27498b80fd84c2a368241e6d7f2">numUniquePages</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="comment">// from the perspective of this TLB</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">  213</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">localCycles</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="comment">// from the perspective of this TLB</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a96bff4835af5997ba1528a8d479e89cc">  215</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a96bff4835af5997ba1528a8d479e89cc">localLatency</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="comment">// I take the avg. per page and then</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="comment">// the avg. over all pages.</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a928b9cef3f6c109c83f90c05d7915d31">  218</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a928b9cef3f6c109c83f90c05d7915d31">avgReuseDistance</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a7dca5c6c2ecf0221d728e8f3b065ce1c">regStats</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#aad6621ca1274b82867e7dc3bfea345ca">updatePageFootprint</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virt_page_addr);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a0095a3560868db1be8c5fc617ef95f17">printAccessPattern</a>();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a33379064b91db23f251255f46b47f1a0">translateAtomic</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                              Mode <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <span class="keywordtype">int</span> &amp;latency);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#aa63c65e9d2d6fdb575c1fe8747d36024">translateTiming</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                             <a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html">Translation</a> *translation, Mode <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                             <span class="keywordtype">int</span> &amp;latency);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a7c522d5b21127624db27a42ee9ff577b">doMmuRegRead</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classPacket.html">Packet</a> *pkt);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#acb00035f845da8cc0b4610ea236dff7f">doMmuRegWrite</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classPacket.html">Packet</a> *pkt);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="classX86ISA_1_1GpuTLB.html#aa30faf2561a6f666941355c1f0183613">insert</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="comment">// Checkpointing</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a60d417a98549a9f1af6842234da86f91">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a>&amp; <a class="code" href="namespacecp.html">cp</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a2f3ab67e80558a6501276091638187a1">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a>&amp; <a class="code" href="namespacecp.html">cp</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a7fc9872e838ea85f35431d674a7b4a9a">issueTranslation</a>();</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">  241</a></span>&#160;        <span class="keyword">enum</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> {<a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">TLB_HIT</a>, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5">TLB_MISS</a>, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a183dd1cc01be8381a02a1556e3c94c45">PAGE_WALK</a>, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a65455b58e3824e49342d39529859501a">MISS_RETURN</a>};</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#ab731c00f16ed9cb4803c3071cdf67d0e">tlbLookup</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                       <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">bool</span> update_stats);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a93014428db35f68e43cfb09a23c9eade">handleTranslationReturn</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> outcome,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                     <a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#aa84f4a7cfc92f4e69db4e7162a1ebf3c">handleFuncTranslationReturn</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> outcome);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a9463d451732966200ec8bdfdd559a50e">pagingProtectionChecks</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classPacket.html">PacketPtr</a> pkt,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                    <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *tlb_entry, Mode <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a3dac70e0b49db404c779912a6aa7e00d">updatePhysAddresses</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virt_page_addr, <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *tlb_entry,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                 <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> phys_page_addr);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a75b1591d3ce429d0aeddb7efb7f51167">issueTLBLookup</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <span class="comment">// CpuSidePort is the TLB Port closer to the CPU/CU side</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html">  259</a></span>&#160;        <span class="keyword">class </span><a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html">CpuSidePort</a> : <span class="keyword">public</span> <a class="code" href="classSlavePort.html">SlavePort</a></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;          <span class="keyword">public</span>:</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a81d4fe41f3a39c8bb3e7843c5d534256">  262</a></span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a81d4fe41f3a39c8bb3e7843c5d534256">CpuSidePort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a> * gpu_TLB,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                        <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> _index)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                : <a class="code" href="classSlavePort.html">SlavePort</a>(_name, gpu_TLB), tlb(gpu_TLB), <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>(_index) { }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;          <span class="keyword">protected</span>:</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#ad22c1622acfcf3d8f94518cea8ebbe07">  267</a></span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a> *<a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#ad22c1622acfcf3d8f94518cea8ebbe07">tlb</a>;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#aacb8bd64ce4ac16e0027094e7046f71a">  268</a></span>&#160;            <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#aacb8bd64ce4ac16e0027094e7046f71a">index</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">bool</span> recvTimingReq(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a0d61af7b6ec30bf1321dcfa079e19582">  271</a></span>&#160;            <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a0d61af7b6ec30bf1321dcfa079e19582">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> recvFunctional(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a920aed7e3b2f74dbb3b72c715624a65e">  273</a></span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a920aed7e3b2f74dbb3b72c715624a65e">recvRangeChange</a>() { }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> recvReqRetry();</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a3c93029cd84b76b6e53dd92417a85b87">  275</a></span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a3c93029cd84b76b6e53dd92417a85b87">recvRespRetry</a>() { <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;recvRespRetry called&quot;</span>); }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            <span class="keyword">virtual</span> <a class="code" href="classstd_1_1list.html">AddrRangeList</a> getAddrRanges() <span class="keyword">const</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        };</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html">  286</a></span>&#160;        <span class="keyword">class </span><a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html">MemSidePort</a> : <span class="keyword">public</span> <a class="code" href="classMasterPort.html">MasterPort</a></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;          <span class="keyword">public</span>:</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a046d12e3367273870128a39e966f9928">  289</a></span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a046d12e3367273870128a39e966f9928">MemSidePort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a> * gpu_TLB,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                        <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> _index)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                : <a class="code" href="classMasterPort.html">MasterPort</a>(_name, gpu_TLB), tlb(gpu_TLB), <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>(_index) { }</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ad4a68406b510f63a499ba21b816e6be1">  293</a></span>&#160;            <a class="code" href="classstd_1_1deque.html">std::deque&lt;PacketPtr&gt;</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ad4a68406b510f63a499ba21b816e6be1">retries</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;          <span class="keyword">protected</span>:</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae2ce7b974dddd0c1de7546e71aae64a2">  296</a></span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a> *<a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae2ce7b974dddd0c1de7546e71aae64a2">tlb</a>;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a615c41936d9afe84cc6f0963d9af7a30">  297</a></span>&#160;            <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a615c41936d9afe84cc6f0963d9af7a30">index</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">bool</span> recvTimingResp(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ad4cb9d1370703649f219fb02d2b267a5">  300</a></span>&#160;            <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ad4cb9d1370703649f219fb02d2b267a5">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a7b1b8cd22a14ef01be79b54d78b86ca1">  301</a></span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a7b1b8cd22a14ef01be79b54d78b86ca1">recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) { }</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae4cb4b0cfa0f5c69096347133475f18b">  302</a></span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae4cb4b0cfa0f5c69096347133475f18b">recvRangeChange</a>() { }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <span class="keyword">virtual</span> <span class="keywordtype">void</span> recvReqRetry();</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        };</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="comment">// TLB ports on the cpu Side</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">  307</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;CpuSidePort*&gt;</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">cpuSidePort</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="comment">// TLB ports on the memory side</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">  309</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;MemSidePort*&gt;</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">memSidePort</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classX86ISA_1_1GpuTLB.html#aad5d2fd328df0f5c8873960156f96dc9">getPort</a>(<span class="keyword">const</span> std::string &amp;if_name,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                      <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="code" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">  330</a></span>&#160;        <span class="keyword">struct </span><a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a> : <span class="keyword">public</span> <a class="code" href="structPacket_1_1SenderState.html">Packet::SenderState</a></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            <span class="comment">// TLB mode, read or write</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aa970891fdf6dfae78a52dcb181fda388">  333</a></span>&#160;            Mode <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aa970891fdf6dfae78a52dcb181fda388">tlbMode</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            <span class="comment">// Thread context associated with this req</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">  335</a></span>&#160;            <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">tc</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            <span class="comment">/*</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">            * TLB entry to be populated and passed back and filled in</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">            * previous TLBs.  Equivalent to the data cache concept of</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">            * &quot;data return.&quot;</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">            */</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">  342</a></span>&#160;            <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            <span class="comment">// Is this a TLB prefetch request?</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">  344</a></span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">prefetch</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;            <span class="comment">// When was the req for this translation issued</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ac7fca4fd8552e6af5e71f4fdff7f2751">  346</a></span>&#160;            uint64_t <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ac7fca4fd8552e6af5e71f4fdff7f2751">issueTime</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            <span class="comment">// Remember where this came from</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a1fdb97f3a583930c8bbb5117e3d17c8d">  348</a></span>&#160;            <a class="code" href="classstd_1_1vector.html">std::vector&lt;SlavePort*&gt;</a><a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a1fdb97f3a583930c8bbb5117e3d17c8d">ports</a>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            <span class="comment">// keep track of #uncoalesced reqs per packet per TLB level;</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            <span class="comment">// reqCnt per level &gt;= reqCnt higher level</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a09a04c3f2066d4b89ad85c0ee42b87ca">  352</a></span>&#160;            <a class="code" href="classstd_1_1vector.html">std::vector&lt;int&gt;</a> <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a09a04c3f2066d4b89ad85c0ee42b87ca">reqCnt</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            <span class="comment">// TLB level this packet hit in; 0 if it hit in the page table</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a542e6c9d065d5c0d23120aef81064a2a">  354</a></span>&#160;            <span class="keywordtype">int</span> <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a542e6c9d065d5c0d23120aef81064a2a">hitLevel</a>;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a470db16fb8de84376bf1726236365adf">  355</a></span>&#160;            <a class="code" href="structPacket_1_1SenderState.html">Packet::SenderState</a> *<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a470db16fb8de84376bf1726236365adf">saved</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a9e88117c9800222843206d2f53163fda">  357</a></span>&#160;            <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a9e88117c9800222843206d2f53163fda">TranslationState</a>(Mode tlb_mode, <a class="code" href="classThreadContext.html">ThreadContext</a> *_tc,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                             <span class="keywordtype">bool</span> _prefetch=<span class="keyword">false</span>,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                             <a class="code" href="structPacket_1_1SenderState.html">Packet::SenderState</a> *_saved=<span class="keyword">nullptr</span>)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                : tlbMode(tlb_mode), tc(_tc), tlbEntry(nullptr),</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                  prefetch(_prefetch), issueTime(0),</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                  hitLevel(0),saved(_saved) { }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        };</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <span class="comment">// maximum number of permitted coalesced requests per cycle</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a4370c360c79eac2c8ca2c45976a7c4f2">  366</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a4370c360c79eac2c8ca2c45976a7c4f2">maxCoalescedReqs</a>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="comment">// Current number of outstandings coalesced requests.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <span class="comment">// Should be &lt;= maxCoalescedReqs</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">  370</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">outstandingReqs</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a4608fbbfffd9199886b0f94f487a6a9a">translationReturn</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virtPageAddr, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> outcome,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                               <a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">  382</a></span>&#160;        <span class="keyword">class </span><a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">TLBEvent</a> : <span class="keyword">public</span> <a class="code" href="classEvent.html">Event</a></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            <span class="keyword">private</span>:</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">  385</a></span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a> *<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">  386</a></span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">virtPageAddr</a>;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aaf3a97f71e792de4149454dbdc7c8ba3">  390</a></span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aaf3a97f71e792de4149454dbdc7c8ba3">outcome</a>;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">  391</a></span>&#160;                <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            <span class="keyword">public</span>:</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">TLBEvent</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a> *_tlb, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _addr, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> outcome,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                        <a class="code" href="classPacket.html">PacketPtr</a> _pkt);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                <span class="keywordtype">void</span> process();</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                <span class="keyword">const</span> <span class="keywordtype">char</span> *description() <span class="keyword">const</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                <span class="comment">// updateOutcome updates the tlbOutcome of a TLBEvent</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                <span class="keywordtype">void</span> updateOutcome(<a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> _outcome);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> getTLBEventVaddr();</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        };</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">  405</a></span>&#160;        std::unordered_map&lt;Addr, TLBEvent*&gt; <a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <span class="comment">// this FIFO queue keeps track of the virt. page addresses</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <span class="comment">// that are pending cleanup</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a1608d3eaa14ebb6b312d1bf987077ba8">  409</a></span>&#160;        std::queue&lt;Addr&gt; <a class="code" href="classX86ISA_1_1GpuTLB.html#a1608d3eaa14ebb6b312d1bf987077ba8">cleanupQueue</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <span class="comment">// the cleanupEvent is scheduled after a TLBEvent triggers in order to</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <span class="comment">// free memory and do the required clean-up</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#ae826a32dbba497e22f770e3f602d68da">cleanup</a>();</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a3b5d0e554e844dbe9b3a71a8b0c7b924">  415</a></span>&#160;        <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a3b5d0e554e844dbe9b3a71a8b0c7b924">cleanupEvent</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html">  422</a></span>&#160;        <span class="keyword">struct </span><a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html">AccessInfo</a></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        {</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a96f071da69a921bf8ba841b19e063bc9">  424</a></span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a96f071da69a921bf8ba841b19e063bc9">lastTimeAccessed</a>; <span class="comment">// last access to this page</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a125abb0437cfb21c852d9441995dff04">  425</a></span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a125abb0437cfb21c852d9441995dff04">accessesPerPage</a>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            <span class="comment">// need to divide it by accessesPerPage at the end</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a093cbe966d30d57a5a9028ed8834921c">  427</a></span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a093cbe966d30d57a5a9028ed8834921c">totalReuseDistance</a>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a0171f8f10cdb973cfcf4593094872bba">  437</a></span>&#160;            <a class="code" href="classstd_1_1vector.html">std::vector&lt;unsigned int&gt;</a> <a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a0171f8f10cdb973cfcf4593094872bba">localTLBAccesses</a>;</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#ab30a8b9123d376bce236f8a41e3c9480">  438</a></span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#ab30a8b9123d376bce236f8a41e3c9480">sumDistance</a>;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a5d4e04105058aa5db6dd5cef2cff0259">  439</a></span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a5d4e04105058aa5db6dd5cef2cff0259">meanDistance</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        };</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aefe4d01e79758f58d782705910afee76">  442</a></span>&#160;        <span class="keyword">typedef</span> std::unordered_map&lt;Addr, AccessInfo&gt; <a class="code" href="classX86ISA_1_1GpuTLB.html#aefe4d01e79758f58d782705910afee76">AccessPatternTable</a>;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">  443</a></span>&#160;        AccessPatternTable <a class="code" href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">TLBFootprint</a>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <span class="comment">// Called at the end of simulation to dump page access stats.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a9bb52d3246e422189020aca8bc2f43e3">exitCallback</a>();</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aaaea1c265e70f9ea534a8968630399fd">  448</a></span>&#160;        <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#aaaea1c265e70f9ea534a8968630399fd">exitEvent</a>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    };</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;}</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#endif // __GPU_TLB_HH__</span></div><div class="ttc" id="classMasterPort_html"><div class="ttname"><a href="classMasterPort.html">MasterPort</a></div><div class="ttdoc">A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00075">port.hh:75</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ae714014578d57d12951627e79c0fd23b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">X86ISA::GpuTLB::assoc</a></div><div class="ttdeci">int assoc</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00136">gpu_tlb.hh:136</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a26750eabbb364cbf9763c93a9468e325"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">X86ISA::GpuTLB::TLBFootprint</a></div><div class="ttdeci">AccessPatternTable TLBFootprint</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00443">gpu_tlb.hh:443</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a125abb0437cfb21c852d9441995dff04"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a125abb0437cfb21c852d9441995dff04">X86ISA::GpuTLB::AccessInfo::accessesPerPage</a></div><div class="ttdeci">unsigned int accessesPerPage</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00425">gpu_tlb.hh:425</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1Translation_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1Translation.html">X86ISA::GpuTLB::Translation</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00100">gpu_tlb.hh:100</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab986fe30e94ab074f556dfce5c1571f5"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab986fe30e94ab074f556dfce5c1571f5">X86ISA::GpuTLB::globalTLBMissRate</a></div><div class="ttdeci">Stats::Formula globalTLBMissRate</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00205">gpu_tlb.hh:205</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab376e93df98631818310ec30ec05b0a6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab376e93df98631818310ec30ec05b0a6">X86ISA::GpuTLB::allocationPolicy</a></div><div class="ttdeci">bool allocationPolicy</div><div class="ttdoc">Allocation Policy: true if we always allocate on a hit, false otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00149">gpu_tlb.hh:149</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9d9992f19bd12e2e8a9c19b56444fcac"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">X86ISA::GpuTLB::localCycles</a></div><div class="ttdeci">Stats::Scalar localCycles</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00213">gpu_tlb.hh:213</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab9d855bdf981520272fd8c2219dbd039"><div class="ttname"><a href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">X86ISA::index</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00095">types.hh:95</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_ab4da8cea6c63adebb5ec1c87af75a1fb"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">X86ISA::GpuTLB::TLBEvent::virtPageAddr</a></div><div class="ttdeci">Addr virtPageAddr</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00386">gpu_tlb.hh:386</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a65bf40f138cf863f0c5e2d8ca1144126"><div class="ttname"><a href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></div><div class="ttdeci">const PortID InvalidPortID</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00238">types.hh:238</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a60d417a98549a9f1af6842234da86f91"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a60d417a98549a9f1af6842234da86f91">X86ISA::GpuTLB::serialize</a></div><div class="ttdeci">virtual void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00935">gpu_tlb.cc:935</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">X86ISA::GpuTLB::TranslationState</a></div><div class="ttdoc">TLB TranslationState: this currently is a somewhat bastardization of the usage of SenderState...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00330">gpu_tlb.hh:330</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a928b9cef3f6c109c83f90c05d7915d31"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a928b9cef3f6c109c83f90c05d7915d31">X86ISA::GpuTLB::avgReuseDistance</a></div><div class="ttdeci">Stats::Scalar avgReuseDistance</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00218">gpu_tlb.hh:218</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a4608fbbfffd9199886b0f94f487a6a9a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a4608fbbfffd9199886b0f94f487a6a9a">X86ISA::GpuTLB::translationReturn</a></div><div class="ttdeci">void translationReturn(Addr virtPageAddr, tlbOutcome outcome, PacketPtr pkt)</div><div class="ttdoc">A TLBEvent is scheduled after the TLB lookup and helps us take the appropriate actions: (e...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01244">gpu_tlb.cc:1244</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_a3c93029cd84b76b6e53dd92417a85b87"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a3c93029cd84b76b6e53dd92417a85b87">X86ISA::GpuTLB::CpuSidePort::recvRespRetry</a></div><div class="ttdeci">virtual void recvRespRetry()</div><div class="ttdoc">Called by the peer if sendTimingResp was called on this protocol (causing recvTimingResp to be called...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00275">gpu_tlb.hh:275</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_a81d4fe41f3a39c8bb3e7843c5d534256"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a81d4fe41f3a39c8bb3e7843c5d534256">X86ISA::GpuTLB::CpuSidePort::CpuSidePort</a></div><div class="ttdeci">CpuSidePort(const std::string &amp;_name, GpuTLB *gpu_TLB, PortID _index)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00262">gpu_tlb.hh:262</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aa84f4a7cfc92f4e69db4e7162a1ebf3c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aa84f4a7cfc92f4e69db4e7162a1ebf3c">X86ISA::GpuTLB::handleFuncTranslationReturn</a></div><div class="ttdeci">void handleFuncTranslationReturn(PacketPtr pkt, tlbOutcome outcome)</div><div class="ttdoc">handleFuncTranslationReturn is called on a TLB hit, when a TLB miss returns or when a page fault retu...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01410">gpu_tlb.cc:1410</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a8b739047596ea433fd138b2848615725"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">X86ISA::GpuTLB::accessCycles</a></div><div class="ttdeci">Stats::Scalar accessCycles</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00208">gpu_tlb.hh:208</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_af289abb698d5a2717e86c8658823353e"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#af289abb698d5a2717e86c8658823353e">X86ISA::GpuTLB::localTLBMissRate</a></div><div class="ttdeci">Stats::Formula localTLBMissRate</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00197">gpu_tlb.hh:197</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9463d451732966200ec8bdfdd559a50e"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9463d451732966200ec8bdfdd559a50e">X86ISA::GpuTLB::pagingProtectionChecks</a></div><div class="ttdeci">void pagingProtectionChecks(ThreadContext *tc, PacketPtr pkt, TlbEntry *tlb_entry, Mode mode)</div><div class="ttdoc">Do Paging protection checks. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01125">gpu_tlb.cc:1125</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_add3de0172b431c3856d293066423a0be"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#add3de0172b431c3856d293066423a0be">X86ISA::GpuTLB::invalidateAll</a></div><div class="ttdeci">void invalidateAll()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00226">gpu_tlb.cc:226</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a5d4e04105058aa5db6dd5cef2cff0259"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a5d4e04105058aa5db6dd5cef2cff0259">X86ISA::GpuTLB::AccessInfo::meanDistance</a></div><div class="ttdeci">unsigned int meanDistance</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00439">gpu_tlb.hh:439</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9bb52d3246e422189020aca8bc2f43e3"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9bb52d3246e422189020aca8bc2f43e3">X86ISA::GpuTLB::exitCallback</a></div><div class="ttdeci">void exitCallback()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01701">gpu_tlb.cc:1701</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a7fc9872e838ea85f35431d674a7b4a9a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a7fc9872e838ea85f35431d674a7b4a9a">X86ISA::GpuTLB::issueTranslation</a></div><div class="ttdeci">void issueTranslation()</div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_adebedec05250fb303563aaa6d0fcae0d"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#adebedec05250fb303563aaa6d0fcae0d">X86ISA::GpuTLB::getWalker</a></div><div class="ttdeci">Walker * getWalker()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00928">gpu_tlb.cc:928</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a6b267f474487d10496b35a23a11b028b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a6b267f474487d10496b35a23a11b028b">X86ISA::GpuTLB::lookupIt</a></div><div class="ttdeci">EntryList::iterator lookupIt(Addr va, bool update_lru=true)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00183">gpu_tlb.cc:183</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a2f0b010291376064477312876de49d83"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">X86ISA::GpuTLB::numSets</a></div><div class="ttdeci">int numSets</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00137">gpu_tlb.hh:137</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a419c17e6f1b486669ef17d43d4b78656"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a419c17e6f1b486669ef17d43d4b78656">X86ISA::GpuTLB::tlb</a></div><div class="ttdeci">std::vector&lt; TlbEntry &gt; tlb</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00162">gpu_tlb.hh:162</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a542e6c9d065d5c0d23120aef81064a2a"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a542e6c9d065d5c0d23120aef81064a2a">X86ISA::GpuTLB::TranslationState::hitLevel</a></div><div class="ttdeci">int hitLevel</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00354">gpu_tlb.hh:354</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a33379064b91db23f251255f46b47f1a0"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a33379064b91db23f251255f46b47f1a0">X86ISA::GpuTLB::translateAtomic</a></div><div class="ttdeci">Fault translateAtomic(const RequestPtr &amp;req, ThreadContext *tc, Mode mode, int &amp;latency)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00904">gpu_tlb.cc:904</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ae1de2e9abdf3ce5f0eb94856eb3cceae"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">X86ISA::GpuTLB::setMask</a></div><div class="ttdeci">Addr setMask</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00143">gpu_tlb.hh:143</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html">X86ISA::GpuTLB::MemSidePort</a></div><div class="ttdoc">MemSidePort is the TLB Port closer to the memory side If this is a last level TLB then this port will...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00286">gpu_tlb.hh:286</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a76507893b433c64b3bcc4c47458accbc"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a76507893b433c64b3bcc4c47458accbc">X86ISA::GpuTLB::hasMemSidePort</a></div><div class="ttdeci">bool hasMemSidePort</div><div class="ttdoc">if true, then this is not the last level TLB </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00154">gpu_tlb.hh:154</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a093cbe966d30d57a5a9028ed8834921c"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a093cbe966d30d57a5a9028ed8834921c">X86ISA::GpuTLB::AccessInfo::totalReuseDistance</a></div><div class="ttdeci">unsigned int totalReuseDistance</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00427">gpu_tlb.hh:427</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a097eb71aaea6f6c72b2b501ec6005301"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a097eb71aaea6f6c72b2b501ec6005301">X86ISA::GpuTLB::translate</a></div><div class="ttdeci">Fault translate(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode, bool &amp;delayedResponse, bool timing, int &amp;latency)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00701">gpu_tlb.cc:701</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_aacb8bd64ce4ac16e0027094e7046f71a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#aacb8bd64ce4ac16e0027094e7046f71a">X86ISA::GpuTLB::CpuSidePort::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00268">gpu_tlb.hh:268</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aad5d2fd328df0f5c8873960156f96dc9"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aad5d2fd328df0f5c8873960156f96dc9">X86ISA::GpuTLB::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00135">gpu_tlb.cc:135</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a7c522d5b21127624db27a42ee9ff577b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a7c522d5b21127624db27a42ee9ff577b">X86ISA::GpuTLB::doMmuRegRead</a></div><div class="ttdeci">Tick doMmuRegRead(ThreadContext *tc, Packet *pkt)</div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a96f071da69a921bf8ba841b19e063bc9"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a96f071da69a921bf8ba841b19e063bc9">X86ISA::GpuTLB::AccessInfo::lastTimeAccessed</a></div><div class="ttdeci">unsigned int lastTimeAccessed</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00424">gpu_tlb.hh:424</a></div></div>
<div class="ttc" id="classSlavePort_html"><div class="ttname"><a href="classSlavePort.html">SlavePort</a></div><div class="ttdoc">A SlavePort is a specialisation of a port. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00258">port.hh:258</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_ab30a8b9123d376bce236f8a41e3c9480"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#ab30a8b9123d376bce236f8a41e3c9480">X86ISA::GpuTLB::AccessInfo::sumDistance</a></div><div class="ttdeci">unsigned int sumDistance</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00438">gpu_tlb.hh:438</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a2d99c3d9bf1518c2008bf8bee29191f6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a2d99c3d9bf1518c2008bf8bee29191f6">X86ISA::GpuTLB::translateInt</a></div><div class="ttdeci">Fault translateInt(const RequestPtr &amp;req, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00277">gpu_tlb.cc:277</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a84a1c7dff15af77cfb8f5c8a40c1c96b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a84a1c7dff15af77cfb8f5c8a40c1c96b">X86ISA::GpuTLB::localNumTLBMisses</a></div><div class="ttdeci">Stats::Scalar localNumTLBMisses</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00196">gpu_tlb.hh:196</a></div></div>
<div class="ttc" id="compute__unit_8hh_html"><div class="ttname"><a href="compute__unit_8hh.html">compute_unit.hh</a></div></div>
<div class="ttc" id="namespaceSimClock_html_a3e914c4cb1e00a7287962713e374d17a"><div class="ttname"><a href="namespaceSimClock.html#a3e914c4cb1e00a7287962713e374d17a">SimClock::Frequency</a></div><div class="ttdeci">Tick Frequency</div><div class="ttdoc">The simulated frequency of curTick(). (In ticks per second) </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8cc_source.html#l00049">core.cc:49</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a4370c360c79eac2c8ca2c45976a7c4f2"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a4370c360c79eac2c8ca2c45976a7c4f2">X86ISA::GpuTLB::maxCoalescedReqs</a></div><div class="ttdeci">int maxCoalescedReqs</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00366">gpu_tlb.hh:366</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_ad4635274dc0e0f83eb58d3d0f196da0b"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">X86ISA::GpuTLB::TranslationState::prefetch</a></div><div class="ttdeci">bool prefetch</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00344">gpu_tlb.hh:344</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html">X86ISA::GpuTLB::CpuSidePort</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00259">gpu_tlb.hh:259</a></div></div>
<div class="ttc" id="statistics_8hh_html"><div class="ttname"><a href="statistics_8hh.html">statistics.hh</a></div><div class="ttdoc">Declaration of Statistics objects. </div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aee1d04445a8f1b7e10def8490d399215"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">X86ISA::GpuTLB::Mode</a></div><div class="ttdeci">enum BaseTLB::Mode Mode</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00098">gpu_tlb.hh:98</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aa30faf2561a6f666941355c1f0183613"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aa30faf2561a6f666941355c1f0183613">X86ISA::GpuTLB::insert</a></div><div class="ttdeci">TlbEntry * insert(Addr vpn, TlbEntry &amp;entry)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00157">gpu_tlb.cc:157</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_a4ed11e6429e4ccd3c9e068e3ba4a3f1a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">X86ISA::GpuTLB::TLBEvent::tlb</a></div><div class="ttdeci">GpuTLB * tlb</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00385">gpu_tlb.hh:385</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a0c6d3c5ec3f2a2bde5bfd0f454e2a9da"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a0c6d3c5ec3f2a2bde5bfd0f454e2a9da">X86ISA::GpuTLB::walker</a></div><div class="ttdeci">Walker * walker</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00126">gpu_tlb.hh:126</a></div></div>
<div class="ttc" id="x86_2pagetable_8hh_html"><div class="ttname"><a href="x86_2pagetable_8hh.html">pagetable.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29a65455b58e3824e49342d39529859501a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a65455b58e3824e49342d39529859501a">X86ISA::GpuTLB::MISS_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="segment_8hh_html"><div class="ttname"><a href="segment_8hh.html">segment.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_af96eb27498b80fd84c2a368241e6d7f2"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#af96eb27498b80fd84c2a368241e6d7f2">X86ISA::GpuTLB::numUniquePages</a></div><div class="ttdeci">Stats::Scalar numUniquePages</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00211">gpu_tlb.hh:211</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a1f79045f85b4af74c3811ba6716cc5ae"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">X86ISA::GpuTLB::size</a></div><div class="ttdeci">int size</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00135">gpu_tlb.hh:135</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9f74d36c240f52cb9230056900e073bf"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9f74d36c240f52cb9230056900e073bf">X86ISA::GpuTLB::globalNumTLBMisses</a></div><div class="ttdeci">Stats::Scalar globalNumTLBMisses</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00204">gpu_tlb.hh:204</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a4e62748bdf45a6aa46dd4675a15cb218"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a4e62748bdf45a6aa46dd4675a15cb218">X86ISA::GpuTLB::tickToCycles</a></div><div class="ttdeci">Tick tickToCycles(Tick val) const</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00092">gpu_tlb.hh:92</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a1608d3eaa14ebb6b312d1bf987077ba8"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a1608d3eaa14ebb6b312d1bf987077ba8">X86ISA::GpuTLB::cleanupQueue</a></div><div class="ttdeci">std::queue&lt; Addr &gt; cleanupQueue</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00409">gpu_tlb.hh:409</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_abf9602b1762ac25786bfbb784362e2a5"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">X86ISA::GpuTLB::memSidePort</a></div><div class="ttdeci">std::vector&lt; MemSidePort * &gt; memSidePort</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00309">gpu_tlb.hh:309</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a408ae6240dc5444d3b0ec3965fa6a4a6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a408ae6240dc5444d3b0ec3965fa6a4a6">X86ISA::GpuTLB::accessDistance</a></div><div class="ttdeci">bool accessDistance</div><div class="ttdoc">Print out accessDistance stats. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00160">gpu_tlb.hh:160</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1Translation_html_ac283cadee2f16362ce5b8ac67459fed0"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1Translation.html#ac283cadee2f16362ce5b8ac67459fed0">X86ISA::GpuTLB::Translation::markDelayed</a></div><div class="ttdeci">virtual void markDelayed()=0</div><div class="ttdoc">Signal that the translation has been delayed due to a hw page table walk. </div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aa63c65e9d2d6fdb575c1fe8747d36024"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aa63c65e9d2d6fdb575c1fe8747d36024">X86ISA::GpuTLB::translateTiming</a></div><div class="ttdeci">void translateTiming(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode, int &amp;latency)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00914">gpu_tlb.cc:914</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_ad4a68406b510f63a499ba21b816e6be1"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ad4a68406b510f63a499ba21b816e6be1">X86ISA::GpuTLB::MemSidePort::retries</a></div><div class="ttdeci">std::deque&lt; PacketPtr &gt; retries</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00293">gpu_tlb.hh:293</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_a615c41936d9afe84cc6f0963d9af7a30"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a615c41936d9afe84cc6f0963d9af7a30">X86ISA::GpuTLB::MemSidePort::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00297">gpu_tlb.hh:297</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1Translation_html_ac7f1126f0fb1f09d584a62cafc51b13c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1Translation.html#ac7f1126f0fb1f09d584a62cafc51b13c">X86ISA::GpuTLB::Translation::finish</a></div><div class="ttdeci">virtual void finish(Fault fault, const RequestPtr &amp;req, ThreadContext *tc, Mode mode)=0</div><div class="ttdoc">The memory for this object may be dynamically allocated, and it may be responsible for cleaning itsle...</div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aaaea1c265e70f9ea534a8968630399fd"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aaaea1c265e70f9ea534a8968630399fd">X86ISA::GpuTLB::exitEvent</a></div><div class="ttdeci">EventFunctionWrapper exitEvent</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00448">gpu_tlb.hh:448</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a96bff4835af5997ba1528a8d479e89cc"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a96bff4835af5997ba1528a8d479e89cc">X86ISA::GpuTLB::localLatency</a></div><div class="ttdeci">Stats::Formula localLatency</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00215">gpu_tlb.hh:215</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_aa970891fdf6dfae78a52dcb181fda388"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aa970891fdf6dfae78a52dcb181fda388">X86ISA::GpuTLB::TranslationState::tlbMode</a></div><div class="ttdeci">Mode tlbMode</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00333">gpu_tlb.hh:333</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_afdb869fa973498c74f7e99fb61597041"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#afdb869fa973498c74f7e99fb61597041">X86ISA::GpuTLB::EntryList</a></div><div class="ttdeci">std::list&lt; TlbEntry * &gt; EntryList</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00070">gpu_tlb.hh:70</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_ad4cb9d1370703649f219fb02d2b267a5"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ad4cb9d1370703649f219fb02d2b267a5">X86ISA::GpuTLB::MemSidePort::recvAtomic</a></div><div class="ttdeci">virtual Tick recvAtomic(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00300">gpu_tlb.hh:300</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a92badf578f5e3f43427dcd791f607865"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">X86ISA::GpuTLB::outstandingReqs</a></div><div class="ttdeci">int outstandingReqs</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00370">gpu_tlb.hh:370</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a1e89f92ea7caffb2c6d041bc7d4acd4d"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">X86ISA::GpuTLB::entryList</a></div><div class="ttdeci">std::vector&lt; EntryList &gt; entryList</div><div class="ttdoc">An entryList per set is the equivalent of an LRU stack; it&amp;#39;s used to guide replacement decisions...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00178">gpu_tlb.hh:178</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_afa13265f12ed4282fdd652856c0db12c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#afa13265f12ed4282fdd652856c0db12c">X86ISA::GpuTLB::invalidateNonGlobal</a></div><div class="ttdeci">void invalidateNonGlobal()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00246">gpu_tlb.cc:246</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_aadcc48c586a5d32a134070f1b50b4c5c"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">X86ISA::GpuTLB::TranslationState::tlbEntry</a></div><div class="ttdeci">TlbEntry * tlbEntry</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00342">gpu_tlb.hh:342</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a30f757a21ea3f0644795c2ef7777be59"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">X86ISA::GpuTLB::TranslationState::tc</a></div><div class="ttdeci">ThreadContext * tc</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00335">gpu_tlb.hh:335</a></div></div>
<div class="ttc" id="callback_8hh_html"><div class="ttname"><a href="callback_8hh.html">callback.hh</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_ac7fca4fd8552e6af5e71f4fdff7f2751"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ac7fca4fd8552e6af5e71f4fdff7f2751">X86ISA::GpuTLB::TranslationState::issueTime</a></div><div class="ttdeci">uint64_t issueTime</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00346">gpu_tlb.hh:346</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html">X86ISA::TlbEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00066">pagetable.hh:66</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a7803d5c3c9da593e0dceea4b6a1ac18b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a7803d5c3c9da593e0dceea4b6a1ac18b">X86ISA::GpuTLB::setConfigAddress</a></div><div class="ttdeci">void setConfigAddress(uint32_t addr)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00240">gpu_tlb.cc:240</a></div></div>
<div class="ttc" id="classClockedObject_html"><div class="ttname"><a href="classClockedObject.html">ClockedObject</a></div><div class="ttdoc">The ClockedObject class extends the SimObject with a clock and accessor functions to relate ticks to ...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00237">clocked_object.hh:237</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_a046d12e3367273870128a39e966f9928"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a046d12e3367273870128a39e966f9928">X86ISA::GpuTLB::MemSidePort::MemSidePort</a></div><div class="ttdeci">MemSidePort(const std::string &amp;_name, GpuTLB *gpu_TLB, PortID _index)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00289">gpu_tlb.hh:289</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a3b5d0e554e844dbe9b3a71a8b0c7b924"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a3b5d0e554e844dbe9b3a71a8b0c7b924">X86ISA::GpuTLB::cleanupEvent</a></div><div class="ttdeci">EventFunctionWrapper cleanupEvent</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00415">gpu_tlb.hh:415</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_ae2ce7b974dddd0c1de7546e71aae64a2"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae2ce7b974dddd0c1de7546e71aae64a2">X86ISA::GpuTLB::MemSidePort::tlb</a></div><div class="ttdeci">GpuTLB * tlb</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00296">gpu_tlb.hh:296</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html">X86ISA::GpuTLB::AccessInfo</a></div><div class="ttdoc">This hash map will use the virtual page address as a key and will keep track of total number of acces...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00422">gpu_tlb.hh:422</a></div></div>
<div class="ttc" id="clocked__object_8hh_html"><div class="ttname"><a href="clocked__object_8hh.html">clocked_object.hh</a></div><div class="ttdoc">ClockedObject declaration and implementation. </div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a09cdf41689fa5f128449f45c9def3539"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a09cdf41689fa5f128449f45c9def3539">X86ISA::GpuTLB::clock</a></div><div class="ttdeci">int clock</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00078">gpu_tlb.hh:78</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a26ef11bfa13f619e69b9d93a704cb982"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a26ef11bfa13f619e69b9d93a704cb982">X86ISA::GpuTLB::Params</a></div><div class="ttdeci">X86GPUTLBParams Params</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00094">gpu_tlb.hh:94</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_af8932bd755fb42e5bbdeddc72a1dc13a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#af8932bd755fb42e5bbdeddc72a1dc13a">X86ISA::GpuTLB::demapPage</a></div><div class="ttdeci">void demapPage(Addr va, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00264">gpu_tlb.cc:264</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_ae4cb4b0cfa0f5c69096347133475f18b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae4cb4b0cfa0f5c69096347133475f18b">X86ISA::GpuTLB::MemSidePort::recvRangeChange</a></div><div class="ttdeci">virtual void recvRangeChange()</div><div class="ttdoc">Called to receive an address range change from the peer slave port. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00302">gpu_tlb.hh:302</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab48d3abddbcbfaa2ef4e89df332ca581"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">X86ISA::GpuTLB::translationReturnEvent</a></div><div class="ttdeci">std::unordered_map&lt; Addr, TLBEvent * &gt; translationReturnEvent</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00405">gpu_tlb.hh:405</a></div></div>
<div class="ttc" id="mem_2port_8hh_html"><div class="ttname"><a href="mem_2port_8hh.html">port.hh</a></div><div class="ttdoc">Port Object Declaration. </div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9978683e7b3f188ecf26ec13ec71a17c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9978683e7b3f188ecf26ec13ec71a17c">X86ISA::GpuTLB::hitLatency</a></div><div class="ttdeci">int hitLatency</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00188">gpu_tlb.hh:188</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29a183dd1cc01be8381a02a1556e3c94c45"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a183dd1cc01be8381a02a1556e3c94c45">X86ISA::GpuTLB::PAGE_WALK</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a93014428db35f68e43cfb09a23c9eade"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a93014428db35f68e43cfb09a23c9eade">X86ISA::GpuTLB::handleTranslationReturn</a></div><div class="ttdeci">void handleTranslationReturn(Addr addr, tlbOutcome outcome, PacketPtr pkt)</div><div class="ttdoc">handleTranslationReturn is called on a TLB hit, when a TLB miss returns or when a page fault returns...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01159">gpu_tlb.cc:1159</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; TlbEntry * &gt;</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">X86ISA::GpuTLB::TLBEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00382">gpu_tlb.hh:382</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_a7b1b8cd22a14ef01be79b54d78b86ca1"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a7b1b8cd22a14ef01be79b54d78b86ca1">X86ISA::GpuTLB::MemSidePort::recvFunctional</a></div><div class="ttdeci">virtual void recvFunctional(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00301">gpu_tlb.hh:301</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a80ac3c45f817884304351647537a078c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">X86ISA::GpuTLB::cpuSidePort</a></div><div class="ttdeci">std::vector&lt; CpuSidePort * &gt; cpuSidePort</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00307">gpu_tlb.hh:307</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_af043f8415ebc5cbbaffeb268a6c5b9d0"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">X86ISA::GpuTLB::lookup</a></div><div class="ttdeci">TlbEntry * lookup(Addr va, bool update_lru=true)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00213">gpu_tlb.cc:213</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ac697e94c3a79902142a1038ca422f9eb"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ac697e94c3a79902142a1038ca422f9eb">X86ISA::GpuTLB::globalNumTLBAccesses</a></div><div class="ttdeci">Stats::Scalar globalNumTLBAccesses</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00202">gpu_tlb.hh:202</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5">X86ISA::GpuTLB::TLB_MISS</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="pagetable__walker_8hh_html"><div class="ttname"><a href="pagetable__walker_8hh.html">pagetable_walker.hh</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a470db16fb8de84376bf1726236365adf"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a470db16fb8de84376bf1726236365adf">X86ISA::GpuTLB::TranslationState::saved</a></div><div class="ttdeci">Packet::SenderState * saved</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00355">gpu_tlb.hh:355</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a31d8a10f68b138a5e3fd044c6d771124"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">X86ISA::GpuTLB::freeList</a></div><div class="ttdeci">std::vector&lt; EntryList &gt; freeList</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00169">gpu_tlb.hh:169</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa9331aab1c34d5babc25ea53e521b708"><div class="ttname"><a href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">ArmISA::va</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; va</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00263">miscregs_types.hh:263</a></div></div>
<div class="ttc" id="structPacket_1_1SenderState_html"><div class="ttname"><a href="structPacket_1_1SenderState.html">Packet::SenderState</a></div><div class="ttdoc">A virtual base opaque structure used to hold state associated with the packet (e.g., an MSHR), specific to a SimObject that sees the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00403">packet.hh:403</a></div></div>
<div class="ttc" id="classstd_1_1deque_html"><div class="ttname"><a href="classstd_1_1deque.html">std::deque</a></div><div class="ttdoc">STL deque class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00047">stl.hh:47</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aefe4d01e79758f58d782705910afee76"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aefe4d01e79758f58d782705910afee76">X86ISA::GpuTLB::AccessPatternTable</a></div><div class="ttdeci">std::unordered_map&lt; Addr, AccessInfo &gt; AccessPatternTable</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00442">gpu_tlb.hh:442</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a7dca5c6c2ecf0221d728e8f3b065ce1c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a7dca5c6c2ecf0221d728e8f3b065ce1c">X86ISA::GpuTLB::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00945">gpu_tlb.cc:945</a></div></div>
<div class="ttc" id="classStats_1_1Formula_html"><div class="ttname"><a href="classStats_1_1Formula.html">Stats::Formula</a></div><div class="ttdoc">A formula for statistics that is calculated when printed. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l03014">statistics.hh:3014</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a2f3ab67e80558a6501276091638187a1"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a2f3ab67e80558a6501276091638187a1">X86ISA::GpuTLB::unserialize</a></div><div class="ttdeci">virtual void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00940">gpu_tlb.cc:940</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_a0d61af7b6ec30bf1321dcfa079e19582"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a0d61af7b6ec30bf1321dcfa079e19582">X86ISA::GpuTLB::CpuSidePort::recvAtomic</a></div><div class="ttdeci">virtual Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Receive an atomic request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00271">gpu_tlb.hh:271</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a42b7307d2f0150ee280b9b499969ecdd"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a42b7307d2f0150ee280b9b499969ecdd">X86ISA::GpuTLB::configAddress</a></div><div class="ttdeci">uint32_t configAddress</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00072">gpu_tlb.hh:72</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_ad22c1622acfcf3d8f94518cea8ebbe07"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#ad22c1622acfcf3d8f94518cea8ebbe07">X86ISA::GpuTLB::CpuSidePort::tlb</a></div><div class="ttdeci">GpuTLB * tlb</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00267">gpu_tlb.hh:267</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a0171f8f10cdb973cfcf4593094872bba"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a0171f8f10cdb973cfcf4593094872bba">X86ISA::GpuTLB::AccessInfo::localTLBAccesses</a></div><div class="ttdeci">std::vector&lt; unsigned int &gt; localTLBAccesses</div><div class="ttdoc">The field below will help us compute the access distance, that is the number of (coalesced) TLB acces...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00437">gpu_tlb.hh:437</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a51075d97597e89efaacdd1e4b7b92b5c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a51075d97597e89efaacdd1e4b7b92b5c">X86ISA::GpuTLB::missLatency2</a></div><div class="ttdeci">int missLatency2</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00190">gpu_tlb.hh:190</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">X86ISA::GpuTLB::tlbOutcome</a></div><div class="ttdeci">tlbOutcome</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a1fdb97f3a583930c8bbb5117e3d17c8d"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a1fdb97f3a583930c8bbb5117e3d17c8d">X86ISA::GpuTLB::TranslationState::ports</a></div><div class="ttdeci">std::vector&lt; SlavePort * &gt; ports</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00348">gpu_tlb.hh:348</a></div></div>
<div class="ttc" id="classEvent_html"><div class="ttname"><a href="classEvent.html">Event</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00189">eventq.hh:189</a></div></div>
<div class="ttc" id="classEventFunctionWrapper_html"><div class="ttname"><a href="classEventFunctionWrapper.html">EventFunctionWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00819">eventq.hh:819</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a5271ac7dcd45ec012f83376e79b1a8ff"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a5271ac7dcd45ec012f83376e79b1a8ff">X86ISA::GpuTLB::curCycle</a></div><div class="ttdeci">Tick curCycle() const</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00091">gpu_tlb.hh:91</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ae826a32dbba497e22f770e3f602d68da"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ae826a32dbba497e22f770e3f602d68da">X86ISA::GpuTLB::cleanup</a></div><div class="ttdeci">void cleanup()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01642">gpu_tlb.cc:1642</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a3b6320acf0fb64c48a9d2bdec1699145"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a3b6320acf0fb64c48a9d2bdec1699145">X86ISA::GpuTLB::frequency</a></div><div class="ttdeci">Tick frequency() const</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00083">gpu_tlb.hh:83</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">X86ISA::GpuTLB::TLB_HIT</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a0ca4722cf6bb7d5383c35caa20ba05b6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a0ca4722cf6bb7d5383c35caa20ba05b6">X86ISA::GpuTLB::missLatency1</a></div><div class="ttdeci">int missLatency1</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00189">gpu_tlb.hh:189</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a8e8232bf3ac159df8dc0c6bcb32234d8"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a8e8232bf3ac159df8dc0c6bcb32234d8">X86ISA::GpuTLB::pageTableCycles</a></div><div class="ttdeci">Stats::Scalar pageTableCycles</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00210">gpu_tlb.hh:210</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aa15f96b0cf9d770b6ddb90bd30bb5c55"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aa15f96b0cf9d770b6ddb90bd30bb5c55">X86ISA::GpuTLB::ticks</a></div><div class="ttdeci">Tick ticks(int numCycles) const</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00086">gpu_tlb.hh:86</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab86e11c4f0616a4fe4836499c6a70b84"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab86e11c4f0616a4fe4836499c6a70b84">X86ISA::GpuTLB::localNumTLBHits</a></div><div class="ttdeci">Stats::Scalar localNumTLBHits</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00195">gpu_tlb.hh:195</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a7cd8c97bf7a66307bb2b6a01a1e9cf5a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a7cd8c97bf7a66307bb2b6a01a1e9cf5a">X86ISA::GpuTLB::~GpuTLB</a></div><div class="ttdeci">~GpuTLB()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00128">gpu_tlb.cc:128</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a9e88117c9800222843206d2f53163fda"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a9e88117c9800222843206d2f53163fda">X86ISA::GpuTLB::TranslationState::TranslationState</a></div><div class="ttdeci">TranslationState(Mode tlb_mode, ThreadContext *_tc, bool _prefetch=false, Packet::SenderState *_saved=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00357">gpu_tlb.hh:357</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a3dac70e0b49db404c779912a6aa7e00d"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a3dac70e0b49db404c779912a6aa7e00d">X86ISA::GpuTLB::updatePhysAddresses</a></div><div class="ttdeci">void updatePhysAddresses(Addr virt_page_addr, TlbEntry *tlb_entry, Addr phys_page_addr)</div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a28d04173d750827c11b54bc560e557c7"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a28d04173d750827c11b54bc560e557c7">X86ISA::GpuTLB::GpuTLB</a></div><div class="ttdeci">GpuTLB(const Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00063">gpu_tlb.cc:63</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_acb00035f845da8cc0b4610ea236dff7f"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#acb00035f845da8cc0b4610ea236dff7f">X86ISA::GpuTLB::doMmuRegWrite</a></div><div class="ttdeci">Tick doMmuRegWrite(ThreadContext *tc, Packet *pkt)</div></div>
<div class="ttc" id="generic_2tlb_8hh_html"><div class="ttname"><a href="generic_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1Walker_html"><div class="ttname"><a href="classX86ISA_1_1Walker.html">X86ISA::Walker</a></div><div class="ttdef"><b>Definition:</b> <a href="pagetable__walker_8hh_source.html#l00058">pagetable_walker.hh:58</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_a920aed7e3b2f74dbb3b72c715624a65e"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a920aed7e3b2f74dbb3b72c715624a65e">X86ISA::GpuTLB::CpuSidePort::recvRangeChange</a></div><div class="ttdeci">virtual void recvRangeChange()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00273">gpu_tlb.hh:273</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a0a16248b87203888ed8a9f74bf8d01c4"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a0a16248b87203888ed8a9f74bf8d01c4">X86ISA::GpuTLB::FA</a></div><div class="ttdeci">bool FA</div><div class="ttdoc">true if this is a fully-associative TLB </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00142">gpu_tlb.hh:142</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a2fafba90843662eaa8b553ef9073b2be"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">X86ISA::GpuTLB::localNumTLBAccesses</a></div><div class="ttdeci">Stats::Scalar localNumTLBAccesses</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00194">gpu_tlb.hh:194</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1Translation_html_a9864632ea7976c66466809cc2e3f57f7"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1Translation.html#a9864632ea7976c66466809cc2e3f57f7">X86ISA::GpuTLB::Translation::~Translation</a></div><div class="ttdeci">virtual ~Translation()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00103">gpu_tlb.hh:103</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a870f75d6a6dc16697621013aadc1df1c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a870f75d6a6dc16697621013aadc1df1c">X86ISA::GpuTLB::globalNumTLBHits</a></div><div class="ttdeci">Stats::Scalar globalNumTLBHits</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00203">gpu_tlb.hh:203</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_aaf3a97f71e792de4149454dbdc7c8ba3"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aaf3a97f71e792de4149454dbdc7c8ba3">X86ISA::GpuTLB::TLBEvent::outcome</a></div><div class="ttdeci">tlbOutcome outcome</div><div class="ttdoc">outcome can be TLB_HIT, TLB_MISS, or PAGE_WALK </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00390">gpu_tlb.hh:390</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a09a04c3f2066d4b89ad85c0ee42b87ca"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a09a04c3f2066d4b89ad85c0ee42b87ca">X86ISA::GpuTLB::TranslationState::reqCnt</a></div><div class="ttdeci">std::vector&lt; int &gt; reqCnt</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00352">gpu_tlb.hh:352</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_aa3458cf2ff4f9306e6240189d3b05dbe"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">X86ISA::GpuTLB::TLBEvent::pkt</a></div><div class="ttdeci">PacketPtr pkt</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00391">gpu_tlb.hh:391</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a75b1591d3ce429d0aeddb7efb7f51167"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a75b1591d3ce429d0aeddb7efb7f51167">X86ISA::GpuTLB::issueTLBLookup</a></div><div class="ttdeci">void issueTLBLookup(PacketPtr pkt)</div><div class="ttdoc">Do the TLB lookup for this coalesced request and schedule another event &lt;TLB access=&quot;&quot; latency&gt;=&quot;&quot;&gt; c...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01033">gpu_tlb.cc:1033</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab731c00f16ed9cb4803c3071cdf67d0e"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab731c00f16ed9cb4803c3071cdf67d0e">X86ISA::GpuTLB::tlbLookup</a></div><div class="ttdeci">bool tlbLookup(const RequestPtr &amp;req, ThreadContext *tc, bool update_stats)</div><div class="ttdoc">TLB_lookup will only perform a TLB lookup returning true on a TLB hit and false on a TLB miss...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00652">gpu_tlb.cc:652</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html">X86ISA::GpuTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00065">gpu_tlb.hh:65</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a59a255342f195640c724b0b74dc4ad51"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a59a255342f195640c724b0b74dc4ad51">X86ISA::GpuTLB::dumpAll</a></div><div class="ttdeci">void dumpAll()</div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aad6621ca1274b82867e7dc3bfea345ca"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aad6621ca1274b82867e7dc3bfea345ca">X86ISA::GpuTLB::updatePageFootprint</a></div><div class="ttdeci">void updatePageFootprint(Addr virt_page_addr)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01666">gpu_tlb.cc:1666</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a0095a3560868db1be8c5fc617ef95f17"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a0095a3560868db1be8c5fc617ef95f17">X86ISA::GpuTLB::printAccessPattern</a></div><div class="ttdeci">void printAccessPattern()</div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
