Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 11:39:35 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.552        0.000                      0                   92        0.228        0.000                      0                   92        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.552        0.000                      0                   92        0.228        0.000                      0                   92        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.252ns (28.339%)  route 3.166ns (71.661%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.844     9.441    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X59Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.565 r  U_Counter_Tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.565    U_Counter_Tick/counter_next[0]
    SLICE_X59Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.029    15.117    U_Counter_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.280ns (28.790%)  route 3.166ns (71.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.844     9.441    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X59Y18         LUT2 (Prop_lut2_I0_O)        0.152     9.593 r  U_Counter_Tick/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.593    U_Counter_Tick/counter_next[1]
    SLICE_X59Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.075    15.163    U_Counter_Tick/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.252ns (29.117%)  route 3.048ns (70.883%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.726     9.323    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.447 r  U_Counter_Tick/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.447    U_Counter_Tick/counter_next[2]
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.077    15.189    U_Counter_Tick/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.252ns (29.185%)  route 3.038ns (70.815%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.716     9.313    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.437 r  U_Counter_Tick/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.437    U_Counter_Tick/counter_next[4]
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[4]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.081    15.193    U_Counter_Tick/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.278ns (29.543%)  route 3.048ns (70.457%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.726     9.323    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.150     9.473 r  U_Counter_Tick/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.473    U_Counter_Tick/counter_next[3]
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.230    U_Counter_Tick/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.280ns (29.644%)  route 3.038ns (70.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.716     9.313    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.152     9.465 r  U_Counter_Tick/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.465    U_Counter_Tick/counter_next[5]
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[5]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.230    U_Counter_Tick/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.252ns (29.598%)  route 2.978ns (70.402%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.656     9.253    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.377 r  U_Counter_Tick/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.377    U_Counter_Tick/counter_next[10]
    SLICE_X60Y19         FDCE                                         r  U_Counter_Tick/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_Counter_Tick/counter_reg_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.077    15.164    U_Counter_Tick/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.252ns (29.619%)  route 2.975ns (70.381%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.653     9.250    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.374 r  U_Counter_Tick/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.374    U_Counter_Tick/counter_next[6]
    SLICE_X60Y19         FDCE                                         r  U_Counter_Tick/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_Counter_Tick/counter_reg_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.079    15.166    U_Counter_Tick/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.252ns (29.619%)  route 2.975ns (70.381%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.653     9.250    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.374 r  U_Counter_Tick/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.374    U_Counter_Tick/counter_next[11]
    SLICE_X60Y19         FDCE                                         r  U_Counter_Tick/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_Counter_Tick/counter_reg_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.081    15.168    U_Counter_Tick/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.281ns (30.098%)  route 2.975ns (69.902%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.711     7.336    U_Counter_Tick/Q[8]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.322     7.658 r  U_Counter_Tick/counter_reg[13]_i_7/O
                         net (fo=1, routed)           0.611     8.269    U_Counter_Tick/counter_reg[13]_i_7_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.597 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.653     9.250    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.153     9.403 r  U_Counter_Tick/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.403    U_Counter_Tick/counter_next[9]
    SLICE_X60Y19         FDCE                                         r  U_Counter_Tick/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_Counter_Tick/counter_reg_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.118    15.205    U_Counter_Tick/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_Unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  U_Control_Unit/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.103     1.722    U_Control_Unit/w_clear
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.098     1.820 r  U_Control_Unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    U_Control_Unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDPE (Hold_fdpe_C_D)         0.121     1.592    U_Control_Unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_tick_100Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_tick_100Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  U_Tick_100hz/r_tick_100Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  U_Tick_100hz/r_tick_100Hz_reg/Q
                         net (fo=2, routed)           0.175     1.811    U_Tick_100hz/w_tick_100Hz
    SLICE_X60Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  U_Tick_100hz/r_tick_100Hz_i_1/O
                         net (fo=1, routed)           0.000     1.856    U_Tick_100hz/r_tick_100Hz_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  U_Tick_100hz/r_tick_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.857     1.984    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  U_Tick_100hz/r_tick_100Hz_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.120     1.592    U_Tick_100hz/r_tick_100Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.593     1.476    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X62Y10         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.802    U_Tick_100hz/r_counter[0]
    SLICE_X62Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    U_Tick_100hz/r_counter_0[0]
    SLICE_X62Y10         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     1.991    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X62Y10         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.091     1.567    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_Counter_Tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.724%)  route 0.204ns (52.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_Counter_Tick/counter_reg_reg[0]/Q
                         net (fo=13, routed)          0.204     1.815    U_Counter_Tick/Q[0]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  U_Counter_Tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    U_Counter_Tick/counter_next[0]
    SLICE_X59Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.091     1.561    U_Counter_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_Unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.249ns (56.489%)  route 0.192ns (43.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  U_Control_Unit/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.192     1.811    U_Control_Unit/w_clear
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.101     1.912 r  U_Control_Unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    U_Control_Unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X60Y17         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.131     1.602    U_Control_Unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_Unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.899%)  route 0.246ns (54.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=24, routed)          0.246     1.881    U_Control_Unit/w_run_stop
    SLICE_X60Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.926 r  U_Control_Unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.926    U_Control_Unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X60Y17         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.120     1.591    U_Control_Unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.255     1.871    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X58Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.916 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.916    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X58Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.862     1.989    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y11         FDCE (Hold_fdce_C_D)         0.092     1.567    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.165%)  route 0.266ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=24, routed)          0.266     1.901    U_Tick_100hz/E[0]
    SLICE_X62Y15         FDCE                                         r  U_Tick_100hz/r_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y15         FDCE (Hold_fdce_C_CE)       -0.039     1.470    U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.165%)  route 0.266ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=24, routed)          0.266     1.901    U_Tick_100hz/E[0]
    SLICE_X62Y15         FDCE                                         r  U_Tick_100hz/r_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y15         FDCE (Hold_fdce_C_CE)       -0.039     1.470    U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.197%)  route 0.277ns (62.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    U_Control_Unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=24, routed)          0.277     1.912    U_Tick_100hz/E[0]
    SLICE_X62Y14         FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     1.988    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X62Y14         FDCE (Hold_fdce_C_CE)       -0.039     1.471    U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   U_Counter_Tick/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   U_Counter_Tick/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   U_Counter_Tick/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   U_Counter_Tick/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   U_Counter_Tick/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   U_Counter_Tick/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Counter_Tick/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Counter_Tick/counter_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Counter_Tick/counter_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Counter_Tick/counter_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Counter_Tick/counter_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Counter_Tick/counter_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   U_Counter_Tick/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   U_Counter_Tick/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   U_Counter_Tick/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   U_Counter_Tick/counter_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Tick_100hz/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_Tick_100hz/r_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   U_Tick_100hz/r_tick_100Hz_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Control_Unit/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   U_Counter_Tick/counter_reg_reg[0]/C



