;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB #72, @200
	SUB @121, 103
	ADD 30, 9
	JMZ 1, @2
	DJN -1, @-20
	ADD @121, 191
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	CMP @121, 103
	SUB -7, <-420
	SUB 12, @10
	SUB @161, <-103
	SUB @121, 103
	SUB @727, 500
	MOV #72, @200
	SUB @127, 108
	SUB @126, @106
	MOV 0, <-220
	DJN -1, @-20
	ADD 270, 1
	SUB @120, 6
	ADD -700, -10
	SLT 0, @42
	SPL 0, <402
	SLT 0, @42
	ADD 261, 60
	DJN -1, @-20
	SLT 30, 9
	SLT -16, <-20
	CMP -0, 40
	CMP -7, <-420
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	SUB -0, 690
	ADD 261, 60
	CMP @3, 632
	CMP -7, <-420
	ADD 261, 60
	CMP -7, <-420
	CMP -0, 40
	MOV @126, @106
	MOV -16, <-20
	SPL 0, <402
	SPL 0, <402
	SUB @1, 2
	MOV -1, <-20
