Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 12 12:46:28 2023
| Host         : Jackkahod running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Final_timing_summary_routed.rpt -pb Final_timing_summary_routed.pb -rpx Final_timing_summary_routed.rpx -warn_on_violation
| Design       : Final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  154         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (297)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (154)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div1/clk_out_reg/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: genblk1[18].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (297)
--------------------------------------------------
 There are 297 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 genblk1[0].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].div1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.566     5.087    genblk1[0].div1/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  genblk1[0].div1/clk_out_reg/Q
                         net (fo=2, routed)           1.009     6.552    genblk1[0].div1/clk_out_reg_0
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.676 r  genblk1[0].div1/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     6.676    genblk1[0].div1/clk_out_i_1__0_n_0
    SLICE_X37Y49         FDRE                                         r  genblk1[0].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.446    14.787    genblk1[0].div1/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.029    15.081    genblk1[0].div1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].div1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.447    genblk1[0].div1/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  genblk1[0].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.356     1.944    genblk1[0].div1/clk_out_reg_0
    SLICE_X37Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.989 r  genblk1[0].div1/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.989    genblk1[0].div1/clk_out_i_1__0_n_0
    SLICE_X37Y49         FDRE                                         r  genblk1[0].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.833     1.960    genblk1[0].div1/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     1.538    genblk1[0].div1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   genblk1[0].div1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   genblk1[0].div1/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   genblk1[0].div1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   genblk1[0].div1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   genblk1[0].div1/clk_out_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           308 Endpoints
Min Delay           308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd2/DCBA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.555ns  (logic 4.463ns (46.708%)  route 5.092ns (53.292%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  bcd2/DCBA_reg[2]/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd2/DCBA_reg[2]/Q
                         net (fo=8, routed)           1.167     1.623    segment_controller/seg_OBUF[0]_inst_i_1_0[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.747 r  segment_controller/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.187     2.934    segment_controller/sel0[2]
    SLICE_X46Y13         LUT4 (Prop_lut4_I1_O)        0.150     3.084 r  segment_controller/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.738     5.822    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733     9.555 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.555    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd2/DCBA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.439ns  (logic 4.492ns (47.587%)  route 4.947ns (52.413%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  bcd2/DCBA_reg[2]/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd2/DCBA_reg[2]/Q
                         net (fo=8, routed)           1.167     1.623    segment_controller/seg_OBUF[0]_inst_i_1_0[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.747 r  segment_controller/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.177     2.924    segment_controller/sel0[2]
    SLICE_X46Y13         LUT4 (Prop_lut4_I1_O)        0.152     3.076 r  segment_controller/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.603     5.679    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     9.439 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.439    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd2/DCBA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 4.215ns (44.750%)  route 5.204ns (55.250%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  bcd2/DCBA_reg[2]/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd2/DCBA_reg[2]/Q
                         net (fo=8, routed)           1.167     1.623    segment_controller/seg_OBUF[0]_inst_i_1_0[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.747 r  segment_controller/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.187     2.934    segment_controller/sel0[2]
    SLICE_X46Y13         LUT4 (Prop_lut4_I3_O)        0.124     3.058 r  segment_controller/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.849     5.908    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.418 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.418    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 4.506ns (49.116%)  route 4.669ns (50.884%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[0]/C
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_controller/tdm_counter_reg[0]/Q
                         net (fo=10, routed)          1.004     1.522    segment_controller/tdm_counter[0]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.646 r  segment_controller/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.236     2.882    segment_controller/sel0[3]
    SLICE_X46Y13         LUT4 (Prop_lut4_I2_O)        0.153     3.035 r  segment_controller/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.429     5.464    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     9.175 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.175    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd2/DCBA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 4.239ns (46.226%)  route 4.931ns (53.774%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  bcd2/DCBA_reg[2]/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd2/DCBA_reg[2]/Q
                         net (fo=8, routed)           1.167     1.623    segment_controller/seg_OBUF[0]_inst_i_1_0[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.747 r  segment_controller/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.177     2.924    segment_controller/sel0[2]
    SLICE_X46Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.048 r  segment_controller/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.587     5.635    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.170 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.170    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.286ns (47.883%)  route 4.665ns (52.117%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[0]/C
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_controller/tdm_counter_reg[0]/Q
                         net (fo=10, routed)          1.004     1.522    segment_controller/tdm_counter[0]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124     1.646 f  segment_controller/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.236     2.882    segment_controller/sel0[3]
    SLICE_X46Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.006 r  segment_controller/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.425     5.431    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.951 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.951    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd2/DCBA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 4.235ns (50.549%)  route 4.143ns (49.451%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  bcd2/DCBA_reg[2]/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd2/DCBA_reg[2]/Q
                         net (fo=8, routed)           1.167     1.623    segment_controller/seg_OBUF[0]_inst_i_1_0[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.747 r  segment_controller/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.604     2.351    segment_controller/sel0[2]
    SLICE_X46Y12         LUT4 (Prop_lut4_I1_O)        0.124     2.475 r  segment_controller/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.373     4.847    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.379 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.379    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 4.510ns (55.835%)  route 3.567ns (44.165%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[1]/C
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  segment_controller/tdm_counter_reg[1]/Q
                         net (fo=9, routed)           1.252     1.730    segment_controller/tdm_counter[1]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.327     2.057 r  segment_controller/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.315     4.372    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.077 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.077    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.525ns (56.378%)  route 3.501ns (43.622%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[1]/C
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segment_controller/tdm_counter_reg[1]/Q
                         net (fo=9, routed)           1.244     1.722    segment_controller/tdm_counter[1]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.329     2.051 r  segment_controller/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.257     4.308    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.027 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.027    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 4.278ns (54.745%)  route 3.536ns (45.255%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[1]/C
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  segment_controller/tdm_counter_reg[1]/Q
                         net (fo=9, routed)           1.252     1.730    segment_controller/tdm_counter[1]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.301     2.031 r  segment_controller/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.285     4.315    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.815 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.815    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk2[1].db/Qout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[1].dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE                         0.000     0.000 r  genblk2[1].db/Qout_reg/C
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[1].db/Qout_reg/Q
                         net (fo=2, routed)           0.076     0.217    genblk2[1].dff/q_reg_1
    SLICE_X44Y9          FDRE                                         r  genblk2[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[3].db/Qout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[3].dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  genblk2[3].db/Qout_reg/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[3].db/Qout_reg/Q
                         net (fo=2, routed)           0.076     0.217    genblk2[3].dff/q_reg_1
    SLICE_X36Y13         FDRE                                         r  genblk2[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[3].dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[3].dff2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  genblk2[3].dff/q_reg/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk2[3].dff/q_reg/Q
                         net (fo=1, routed)           0.119     0.247    genblk2[3].dff2/q_reg_1
    SLICE_X36Y13         FDRE                                         r  genblk2[3].dff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff4/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff6/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE                         0.000     0.000 r  dff4/q_reg/C
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dff4/q_reg/Q
                         net (fo=1, routed)           0.110     0.251    dff6/q_reg_1
    SLICE_X41Y13         FDRE                                         r  dff6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[0].dff2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE                         0.000     0.000 r  genblk2[0].dff/q_reg/C
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[0].dff/q_reg/Q
                         net (fo=1, routed)           0.118     0.259    genblk2[0].dff2/q_reg_1
    SLICE_X42Y9          FDRE                                         r  genblk2[0].dff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[7].dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[7].dff2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE                         0.000     0.000 r  genblk2[7].dff/q_reg/C
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  genblk2[7].dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.261    genblk2[7].dff2/q_reg_1
    SLICE_X42Y9          FDRE                                         r  genblk2[7].dff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[2].dff2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[2].sp/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE                         0.000     0.000 r  genblk2[2].dff2/q_reg/C
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk2[2].dff2/q_reg/Q
                         net (fo=2, routed)           0.134     0.262    genblk2[2].sp/sw2_2
    SLICE_X40Y11         FDRE                                         r  genblk2[2].sp/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[1].dff2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[1].sp/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE                         0.000     0.000 r  genblk2[1].dff2/q_reg/C
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[1].dff2/q_reg/Q
                         net (fo=2, routed)           0.121     0.262    genblk2[1].sp/sw2_1
    SLICE_X46Y12         FDRE                                         r  genblk2[1].sp/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db2/Qout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff3/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE                         0.000     0.000 r  db2/Qout_reg/C
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db2/Qout_reg/Q
                         net (fo=2, routed)           0.125     0.266    dff3/q_reg_1
    SLICE_X41Y13         FDRE                                         r  dff3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[6].dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[6].dff2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE                         0.000     0.000 r  genblk2[6].dff/q_reg/C
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  genblk2[6].dff/q_reg/Q
                         net (fo=1, routed)           0.119     0.267    genblk2[6].dff2/q_reg_1
    SLICE_X38Y9          FDRE                                         r  genblk2[6].dff2/q_reg/D
  -------------------------------------------------------------------    -------------------





