
*** Running vivado
    with args -log Counter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Counter.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Counter.tcl -notrace
Command: link_design -top Counter -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [/media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.srcs/constrs_1/new/counter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1493.812 ; gain = 304.043 ; free physical = 4348 ; free virtual = 7941
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.844 ; gain = 86.031 ; free physical = 4345 ; free virtual = 7938

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e5d65114

Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2019.406 ; gain = 439.562 ; free physical = 3964 ; free virtual = 7573

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e5d65114

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3964 ; free virtual = 7572
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e5d65114

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3964 ; free virtual = 7572
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e5d65114

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3964 ; free virtual = 7572
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e5d65114

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3964 ; free virtual = 7572
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e5d65114

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3964 ; free virtual = 7572
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e5d65114

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3964 ; free virtual = 7572
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3964 ; free virtual = 7572
Ending Logic Optimization Task | Checksum: 1e5d65114

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3964 ; free virtual = 7572

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e5d65114

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3963 ; free virtual = 7572

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e5d65114

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.406 ; gain = 0.000 ; free physical = 3963 ; free virtual = 7572
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2019.406 ; gain = 525.594 ; free physical = 3963 ; free virtual = 7572
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2051.422 ; gain = 0.000 ; free physical = 3953 ; free virtual = 7565
INFO: [Common 17-1381] The checkpoint '/media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.runs/impl_1/Counter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Counter_drc_opted.rpt -pb Counter_drc_opted.pb -rpx Counter_drc_opted.rpx
Command: report_drc -file Counter_drc_opted.rpt -pb Counter_drc_opted.pb -rpx Counter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.runs/impl_1/Counter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.465 ; gain = 0.000 ; free physical = 3921 ; free virtual = 7533
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e91c17f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2139.465 ; gain = 0.000 ; free physical = 3921 ; free virtual = 7533
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.465 ; gain = 0.000 ; free physical = 3921 ; free virtual = 7533

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b8d30134

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2139.465 ; gain = 0.000 ; free physical = 3918 ; free virtual = 7534

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25fee02fa

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2139.465 ; gain = 0.000 ; free physical = 3916 ; free virtual = 7532

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25fee02fa

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2139.465 ; gain = 0.000 ; free physical = 3916 ; free virtual = 7532
Phase 1 Placer Initialization | Checksum: 25fee02fa

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2139.465 ; gain = 0.000 ; free physical = 3916 ; free virtual = 7532

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a7046540

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3914 ; free virtual = 7530

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3909 ; free virtual = 7527

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 26555eb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3909 ; free virtual = 7527
Phase 2 Global Placement | Checksum: 29133e046

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3908 ; free virtual = 7527

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29133e046

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3908 ; free virtual = 7527

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2203537be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3908 ; free virtual = 7527

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27f7952e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3908 ; free virtual = 7527

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27f7952e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3908 ; free virtual = 7527

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11d80b484

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11d80b484

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11d80b484

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526
Phase 3 Detail Placement | Checksum: 11d80b484

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cef9e35c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: cef9e35c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.615. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 3468bab8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526
Phase 4.1 Post Commit Optimization | Checksum: 3468bab8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3468bab8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 3468bab8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 43f225c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 43f225c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3907 ; free virtual = 7526
Ending Placer Task | Checksum: 33b0cf07

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2186.113 ; gain = 46.648 ; free physical = 3912 ; free virtual = 7531
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3902 ; free virtual = 7525
INFO: [Common 17-1381] The checkpoint '/media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.runs/impl_1/Counter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Counter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3898 ; free virtual = 7520
INFO: [runtcl-4] Executing : report_utilization -file Counter_utilization_placed.rpt -pb Counter_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3907 ; free virtual = 7528
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Counter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3907 ; free virtual = 7528
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1f94c50d ConstDB: 0 ShapeSum: 141c09fa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 116b75905

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3667 ; free virtual = 7387
Post Restoration Checksum: NetGraph: 175f59d7 NumContArr: ff57ff2e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 116b75905

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3666 ; free virtual = 7388

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 116b75905

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3636 ; free virtual = 7357

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 116b75905

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3636 ; free virtual = 7357
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 188ec0a6d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3632 ; free virtual = 7354
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=-0.096 | THS=-0.759 |

Phase 2 Router Initialization | Checksum: 20969872b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3632 ; free virtual = 7354

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f532c133

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.436  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f2523215

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355
Phase 4 Rip-up And Reroute | Checksum: f2523215

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f2523215

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f2523215

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355
Phase 5 Delay and Skew Optimization | Checksum: f2523215

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13b40db31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.589  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13b40db31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355
Phase 6 Post Hold Fix | Checksum: 13b40db31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0551802 %
  Global Horizontal Routing Utilization  = 0.0144761 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13b40db31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3645 ; free virtual = 7355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13b40db31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3644 ; free virtual = 7354

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 151ecb490

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3644 ; free virtual = 7354

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.589  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 151ecb490

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3644 ; free virtual = 7354
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3674 ; free virtual = 7384

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3674 ; free virtual = 7384
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2186.113 ; gain = 0.000 ; free physical = 3668 ; free virtual = 7382
INFO: [Common 17-1381] The checkpoint '/media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.runs/impl_1/Counter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Counter_drc_routed.rpt -pb Counter_drc_routed.pb -rpx Counter_drc_routed.rpx
Command: report_drc -file Counter_drc_routed.rpt -pb Counter_drc_routed.pb -rpx Counter_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.runs/impl_1/Counter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Counter_methodology_drc_routed.rpt -pb Counter_methodology_drc_routed.pb -rpx Counter_methodology_drc_routed.rpx
Command: report_methodology -file Counter_methodology_drc_routed.rpt -pb Counter_methodology_drc_routed.pb -rpx Counter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.runs/impl_1/Counter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Counter_power_routed.rpt -pb Counter_power_summary_routed.pb -rpx Counter_power_routed.rpx
Command: report_power -file Counter_power_routed.rpt -pb Counter_power_summary_routed.pb -rpx Counter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Counter_route_status.rpt -pb Counter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Counter_timing_summary_routed.rpt -pb Counter_timing_summary_routed.pb -rpx Counter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Counter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Counter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Counter_bus_skew_routed.rpt -pb Counter_bus_skew_routed.pb -rpx Counter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Aug 23 13:01:27 2018...

*** Running vivado
    with args -log Counter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Counter.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Counter.tcl -notrace
Command: open_checkpoint Counter_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1187.750 ; gain = 0.000 ; free physical = 4013 ; free virtual = 7879
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1907.523 ; gain = 0.000 ; free physical = 3370 ; free virtual = 7236
Restored from archive | CPU: 0.220000 secs | Memory: 0.978500 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1907.523 ; gain = 0.000 ; free physical = 3370 ; free virtual = 7236
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2.1 (64-bit) build 2288692
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1907.523 ; gain = 719.773 ; free physical = 3370 ; free virtual = 7236
Command: write_bitstream -force Counter.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Counter.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
sh: 1: cannot create /media/bozhao/Storage/Study: Is a directory
INFO: [Common 17-186] '/media/bozhao/Storage/Study USN/VHDL/Oppgave/Oppgave intro2/Oppgave 5/Counter/Counter.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Aug 23 13:03:06 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2363.004 ; gain = 455.480 ; free physical = 2783 ; free virtual = 6675
INFO: [Common 17-206] Exiting Vivado at Thu Aug 23 13:03:06 2018...
