
cv07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006400  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080064c0  080064c0  000164c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006658  08006658  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08006658  08006658  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006658  08006658  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006658  08006658  00016658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800665c  0800665c  0001665c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006660  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001128  2000007c  080066dc  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011a4  080066dc  000211a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f12  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003566  00000000  00000000  00039fb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018b8  00000000  00000000  0003d520  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001710  00000000  00000000  0003edd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000104cd  00000000  00000000  000404e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001288d  00000000  00000000  000509b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005922f  00000000  00000000  00063242  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bc471  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060d8  00000000  00000000  000bc4ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080064a8 	.word	0x080064a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	080064a8 	.word	0x080064a8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	4a06      	ldr	r2, [pc, #24]	; (8000248 <vApplicationGetIdleTaskMemory+0x28>)
 8000230:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	4a05      	ldr	r2, [pc, #20]	; (800024c <vApplicationGetIdleTaskMemory+0x2c>)
 8000236:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2280      	movs	r2, #128	; 0x80
 800023c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	20000098 	.word	0x20000098
 800024c:	200000ec 	.word	0x200000ec

08000250 <lis2dw12_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8000250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000252:	b087      	sub	sp, #28
 8000254:	af00      	add	r7, sp, #0
 8000256:	60f8      	str	r0, [r7, #12]
 8000258:	0008      	movs	r0, r1
 800025a:	607a      	str	r2, [r7, #4]
 800025c:	0019      	movs	r1, r3
 800025e:	260b      	movs	r6, #11
 8000260:	19bb      	adds	r3, r7, r6
 8000262:	1c02      	adds	r2, r0, #0
 8000264:	701a      	strb	r2, [r3, #0]
 8000266:	2508      	movs	r5, #8
 8000268:	197b      	adds	r3, r7, r5
 800026a:	1c0a      	adds	r2, r1, #0
 800026c:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	685c      	ldr	r4, [r3, #4]
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	6898      	ldr	r0, [r3, #8]
 8000276:	197b      	adds	r3, r7, r5
 8000278:	881d      	ldrh	r5, [r3, #0]
 800027a:	687a      	ldr	r2, [r7, #4]
 800027c:	19bb      	adds	r3, r7, r6
 800027e:	7819      	ldrb	r1, [r3, #0]
 8000280:	002b      	movs	r3, r5
 8000282:	47a0      	blx	r4
 8000284:	0003      	movs	r3, r0
 8000286:	617b      	str	r3, [r7, #20]
  return ret;
 8000288:	697b      	ldr	r3, [r7, #20]
}
 800028a:	0018      	movs	r0, r3
 800028c:	46bd      	mov	sp, r7
 800028e:	b007      	add	sp, #28
 8000290:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000292 <lis2dw12_write_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                           uint16_t len)
{
 8000292:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000294:	b087      	sub	sp, #28
 8000296:	af00      	add	r7, sp, #0
 8000298:	60f8      	str	r0, [r7, #12]
 800029a:	0008      	movs	r0, r1
 800029c:	607a      	str	r2, [r7, #4]
 800029e:	0019      	movs	r1, r3
 80002a0:	260b      	movs	r6, #11
 80002a2:	19bb      	adds	r3, r7, r6
 80002a4:	1c02      	adds	r2, r0, #0
 80002a6:	701a      	strb	r2, [r3, #0]
 80002a8:	2508      	movs	r5, #8
 80002aa:	197b      	adds	r3, r7, r5
 80002ac:	1c0a      	adds	r2, r1, #0
 80002ae:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80002b0:	68fb      	ldr	r3, [r7, #12]
 80002b2:	681c      	ldr	r4, [r3, #0]
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	6898      	ldr	r0, [r3, #8]
 80002b8:	197b      	adds	r3, r7, r5
 80002ba:	881d      	ldrh	r5, [r3, #0]
 80002bc:	687a      	ldr	r2, [r7, #4]
 80002be:	19bb      	adds	r3, r7, r6
 80002c0:	7819      	ldrb	r1, [r3, #0]
 80002c2:	002b      	movs	r3, r5
 80002c4:	47a0      	blx	r4
 80002c6:	0003      	movs	r3, r0
 80002c8:	617b      	str	r3, [r7, #20]
  return ret;
 80002ca:	697b      	ldr	r3, [r7, #20]
}
 80002cc:	0018      	movs	r0, r3
 80002ce:	46bd      	mov	sp, r7
 80002d0:	b007      	add	sp, #28
 80002d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002d4 <lis2dw12_power_mode_set>:
  *                  and low_noise in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx, lis2dw12_mode_t val)
{
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b087      	sub	sp, #28
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	000a      	movs	r2, r1
 80002de:	1cfb      	adds	r3, r7, #3
 80002e0:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1,(uint8_t*) &ctrl1, 1);
 80002e2:	2310      	movs	r3, #16
 80002e4:	18fa      	adds	r2, r7, r3
 80002e6:	6878      	ldr	r0, [r7, #4]
 80002e8:	2301      	movs	r3, #1
 80002ea:	2120      	movs	r1, #32
 80002ec:	f7ff ffb0 	bl	8000250 <lis2dw12_read_reg>
 80002f0:	0003      	movs	r3, r0
 80002f2:	617b      	str	r3, [r7, #20]
  if (ret == 0) {
 80002f4:	697b      	ldr	r3, [r7, #20]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d12a      	bne.n	8000350 <lis2dw12_power_mode_set+0x7c>
    ctrl1.mode = ( (uint8_t) val & 0x0CU ) >> 2;
 80002fa:	1cfb      	adds	r3, r7, #3
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	089b      	lsrs	r3, r3, #2
 8000300:	1c1a      	adds	r2, r3, #0
 8000302:	2303      	movs	r3, #3
 8000304:	4013      	ands	r3, r2
 8000306:	b2da      	uxtb	r2, r3
 8000308:	2410      	movs	r4, #16
 800030a:	193b      	adds	r3, r7, r4
 800030c:	2103      	movs	r1, #3
 800030e:	400a      	ands	r2, r1
 8000310:	0090      	lsls	r0, r2, #2
 8000312:	781a      	ldrb	r2, [r3, #0]
 8000314:	210c      	movs	r1, #12
 8000316:	438a      	bics	r2, r1
 8000318:	1c11      	adds	r1, r2, #0
 800031a:	1c02      	adds	r2, r0, #0
 800031c:	430a      	orrs	r2, r1
 800031e:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8000320:	1cfb      	adds	r3, r7, #3
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	2203      	movs	r2, #3
 8000326:	4013      	ands	r3, r2
 8000328:	b2da      	uxtb	r2, r3
 800032a:	193b      	adds	r3, r7, r4
 800032c:	2103      	movs	r1, #3
 800032e:	400a      	ands	r2, r1
 8000330:	0010      	movs	r0, r2
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	2103      	movs	r1, #3
 8000336:	438a      	bics	r2, r1
 8000338:	1c11      	adds	r1, r2, #0
 800033a:	1c02      	adds	r2, r0, #0
 800033c:	430a      	orrs	r2, r1
 800033e:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1,(uint8_t*) &ctrl1, 1);
 8000340:	193a      	adds	r2, r7, r4
 8000342:	6878      	ldr	r0, [r7, #4]
 8000344:	2301      	movs	r3, #1
 8000346:	2120      	movs	r1, #32
 8000348:	f7ff ffa3 	bl	8000292 <lis2dw12_write_reg>
 800034c:	0003      	movs	r3, r0
 800034e:	617b      	str	r3, [r7, #20]
  }
  if (ret == 0) {
 8000350:	697b      	ldr	r3, [r7, #20]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d108      	bne.n	8000368 <lis2dw12_power_mode_set+0x94>
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6,(uint8_t*) &ctrl6, 1);
 8000356:	230c      	movs	r3, #12
 8000358:	18fa      	adds	r2, r7, r3
 800035a:	6878      	ldr	r0, [r7, #4]
 800035c:	2301      	movs	r3, #1
 800035e:	2125      	movs	r1, #37	; 0x25
 8000360:	f7ff ff76 	bl	8000250 <lis2dw12_read_reg>
 8000364:	0003      	movs	r3, r0
 8000366:	617b      	str	r3, [r7, #20]
  }
  if (ret == 0) {
 8000368:	697b      	ldr	r3, [r7, #20]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d11a      	bne.n	80003a4 <lis2dw12_power_mode_set+0xd0>
    ctrl6.low_noise = ( (uint8_t) val & 0x10U ) >> 4;
 800036e:	1cfb      	adds	r3, r7, #3
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	091b      	lsrs	r3, r3, #4
 8000374:	1c1a      	adds	r2, r3, #0
 8000376:	2301      	movs	r3, #1
 8000378:	4013      	ands	r3, r2
 800037a:	b2da      	uxtb	r2, r3
 800037c:	240c      	movs	r4, #12
 800037e:	193b      	adds	r3, r7, r4
 8000380:	2101      	movs	r1, #1
 8000382:	400a      	ands	r2, r1
 8000384:	0090      	lsls	r0, r2, #2
 8000386:	781a      	ldrb	r2, [r3, #0]
 8000388:	2104      	movs	r1, #4
 800038a:	438a      	bics	r2, r1
 800038c:	1c11      	adds	r1, r2, #0
 800038e:	1c02      	adds	r2, r0, #0
 8000390:	430a      	orrs	r2, r1
 8000392:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6,(uint8_t*) &ctrl6, 1);
 8000394:	193a      	adds	r2, r7, r4
 8000396:	6878      	ldr	r0, [r7, #4]
 8000398:	2301      	movs	r3, #1
 800039a:	2125      	movs	r1, #37	; 0x25
 800039c:	f7ff ff79 	bl	8000292 <lis2dw12_write_reg>
 80003a0:	0003      	movs	r3, r0
 80003a2:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80003a4:	697b      	ldr	r3, [r7, #20]
}
 80003a6:	0018      	movs	r0, r3
 80003a8:	46bd      	mov	sp, r7
 80003aa:	b007      	add	sp, #28
 80003ac:	bd90      	pop	{r4, r7, pc}

080003ae <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 80003ae:	b590      	push	{r4, r7, lr}
 80003b0:	b087      	sub	sp, #28
 80003b2:	af00      	add	r7, sp, #0
 80003b4:	6078      	str	r0, [r7, #4]
 80003b6:	000a      	movs	r2, r1
 80003b8:	1cfb      	adds	r3, r7, #3
 80003ba:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1,(uint8_t*) &ctrl1, 1);
 80003bc:	2310      	movs	r3, #16
 80003be:	18fa      	adds	r2, r7, r3
 80003c0:	6878      	ldr	r0, [r7, #4]
 80003c2:	2301      	movs	r3, #1
 80003c4:	2120      	movs	r1, #32
 80003c6:	f7ff ff43 	bl	8000250 <lis2dw12_read_reg>
 80003ca:	0003      	movs	r3, r0
 80003cc:	617b      	str	r3, [r7, #20]
  if (ret == 0) {
 80003ce:	697b      	ldr	r3, [r7, #20]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d116      	bne.n	8000402 <lis2dw12_data_rate_set+0x54>
    ctrl1.odr = (uint8_t) val;
 80003d4:	1cfb      	adds	r3, r7, #3
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	220f      	movs	r2, #15
 80003da:	4013      	ands	r3, r2
 80003dc:	b2da      	uxtb	r2, r3
 80003de:	2410      	movs	r4, #16
 80003e0:	193b      	adds	r3, r7, r4
 80003e2:	0110      	lsls	r0, r2, #4
 80003e4:	781a      	ldrb	r2, [r3, #0]
 80003e6:	210f      	movs	r1, #15
 80003e8:	400a      	ands	r2, r1
 80003ea:	1c11      	adds	r1, r2, #0
 80003ec:	1c02      	adds	r2, r0, #0
 80003ee:	430a      	orrs	r2, r1
 80003f0:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1,(uint8_t*) &ctrl1, 1);
 80003f2:	193a      	adds	r2, r7, r4
 80003f4:	6878      	ldr	r0, [r7, #4]
 80003f6:	2301      	movs	r3, #1
 80003f8:	2120      	movs	r1, #32
 80003fa:	f7ff ff4a 	bl	8000292 <lis2dw12_write_reg>
 80003fe:	0003      	movs	r3, r0
 8000400:	617b      	str	r3, [r7, #20]
  }
  if (ret == 0) {
 8000402:	697b      	ldr	r3, [r7, #20]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d108      	bne.n	800041a <lis2dw12_data_rate_set+0x6c>
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3,(uint8_t*) &ctrl3, 1);
 8000408:	230c      	movs	r3, #12
 800040a:	18fa      	adds	r2, r7, r3
 800040c:	6878      	ldr	r0, [r7, #4]
 800040e:	2301      	movs	r3, #1
 8000410:	2122      	movs	r1, #34	; 0x22
 8000412:	f7ff ff1d 	bl	8000250 <lis2dw12_read_reg>
 8000416:	0003      	movs	r3, r0
 8000418:	617b      	str	r3, [r7, #20]
  }
  if (ret == 0) {
 800041a:	697b      	ldr	r3, [r7, #20]
 800041c:	2b00      	cmp	r3, #0
 800041e:	d11a      	bne.n	8000456 <lis2dw12_data_rate_set+0xa8>
    ctrl3.slp_mode = ( (uint8_t) val & 0x30U ) >> 4;
 8000420:	1cfb      	adds	r3, r7, #3
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	1c1a      	adds	r2, r3, #0
 8000428:	2303      	movs	r3, #3
 800042a:	4013      	ands	r3, r2
 800042c:	b2da      	uxtb	r2, r3
 800042e:	240c      	movs	r4, #12
 8000430:	193b      	adds	r3, r7, r4
 8000432:	2103      	movs	r1, #3
 8000434:	400a      	ands	r2, r1
 8000436:	0010      	movs	r0, r2
 8000438:	781a      	ldrb	r2, [r3, #0]
 800043a:	2103      	movs	r1, #3
 800043c:	438a      	bics	r2, r1
 800043e:	1c11      	adds	r1, r2, #0
 8000440:	1c02      	adds	r2, r0, #0
 8000442:	430a      	orrs	r2, r1
 8000444:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3,(uint8_t*) &ctrl3, 1);
 8000446:	193a      	adds	r2, r7, r4
 8000448:	6878      	ldr	r0, [r7, #4]
 800044a:	2301      	movs	r3, #1
 800044c:	2122      	movs	r1, #34	; 0x22
 800044e:	f7ff ff20 	bl	8000292 <lis2dw12_write_reg>
 8000452:	0003      	movs	r3, r0
 8000454:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8000456:	697b      	ldr	r3, [r7, #20]
}
 8000458:	0018      	movs	r0, r3
 800045a:	46bd      	mov	sp, r7
 800045c:	b007      	add	sp, #28
 800045e:	bd90      	pop	{r4, r7, pc}

08000460 <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000460:	b590      	push	{r4, r7, lr}
 8000462:	b085      	sub	sp, #20
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
 8000468:	000a      	movs	r2, r1
 800046a:	1cfb      	adds	r3, r7, #3
 800046c:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2,(uint8_t*) &reg, 1);
 800046e:	2308      	movs	r3, #8
 8000470:	18fa      	adds	r2, r7, r3
 8000472:	6878      	ldr	r0, [r7, #4]
 8000474:	2301      	movs	r3, #1
 8000476:	2121      	movs	r1, #33	; 0x21
 8000478:	f7ff feea 	bl	8000250 <lis2dw12_read_reg>
 800047c:	0003      	movs	r3, r0
 800047e:	60fb      	str	r3, [r7, #12]
  if (ret == 0) {
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d118      	bne.n	80004b8 <lis2dw12_block_data_update_set+0x58>
    reg.bdu = val;
 8000486:	1cfb      	adds	r3, r7, #3
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	2201      	movs	r2, #1
 800048c:	4013      	ands	r3, r2
 800048e:	b2da      	uxtb	r2, r3
 8000490:	2408      	movs	r4, #8
 8000492:	193b      	adds	r3, r7, r4
 8000494:	2101      	movs	r1, #1
 8000496:	400a      	ands	r2, r1
 8000498:	00d0      	lsls	r0, r2, #3
 800049a:	781a      	ldrb	r2, [r3, #0]
 800049c:	2108      	movs	r1, #8
 800049e:	438a      	bics	r2, r1
 80004a0:	1c11      	adds	r1, r2, #0
 80004a2:	1c02      	adds	r2, r0, #0
 80004a4:	430a      	orrs	r2, r1
 80004a6:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2,(uint8_t*) &reg, 1);
 80004a8:	193a      	adds	r2, r7, r4
 80004aa:	6878      	ldr	r0, [r7, #4]
 80004ac:	2301      	movs	r3, #1
 80004ae:	2121      	movs	r1, #33	; 0x21
 80004b0:	f7ff feef 	bl	8000292 <lis2dw12_write_reg>
 80004b4:	0003      	movs	r3, r0
 80004b6:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80004b8:	68fb      	ldr	r3, [r7, #12]
}
 80004ba:	0018      	movs	r0, r3
 80004bc:	46bd      	mov	sp, r7
 80004be:	b005      	add	sp, #20
 80004c0:	bd90      	pop	{r4, r7, pc}

080004c2 <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 80004c2:	b590      	push	{r4, r7, lr}
 80004c4:	b085      	sub	sp, #20
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	6078      	str	r0, [r7, #4]
 80004ca:	000a      	movs	r2, r1
 80004cc:	1cfb      	adds	r3, r7, #3
 80004ce:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6,(uint8_t*) &reg, 1);
 80004d0:	2308      	movs	r3, #8
 80004d2:	18fa      	adds	r2, r7, r3
 80004d4:	6878      	ldr	r0, [r7, #4]
 80004d6:	2301      	movs	r3, #1
 80004d8:	2125      	movs	r1, #37	; 0x25
 80004da:	f7ff feb9 	bl	8000250 <lis2dw12_read_reg>
 80004de:	0003      	movs	r3, r0
 80004e0:	60fb      	str	r3, [r7, #12]
  if (ret == 0) {
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d118      	bne.n	800051a <lis2dw12_full_scale_set+0x58>
    reg.fs = (uint8_t) val;
 80004e8:	1cfb      	adds	r3, r7, #3
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	2203      	movs	r2, #3
 80004ee:	4013      	ands	r3, r2
 80004f0:	b2da      	uxtb	r2, r3
 80004f2:	2408      	movs	r4, #8
 80004f4:	193b      	adds	r3, r7, r4
 80004f6:	2103      	movs	r1, #3
 80004f8:	400a      	ands	r2, r1
 80004fa:	0110      	lsls	r0, r2, #4
 80004fc:	781a      	ldrb	r2, [r3, #0]
 80004fe:	2130      	movs	r1, #48	; 0x30
 8000500:	438a      	bics	r2, r1
 8000502:	1c11      	adds	r1, r2, #0
 8000504:	1c02      	adds	r2, r0, #0
 8000506:	430a      	orrs	r2, r1
 8000508:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6,(uint8_t*) &reg, 1);
 800050a:	193a      	adds	r2, r7, r4
 800050c:	6878      	ldr	r0, [r7, #4]
 800050e:	2301      	movs	r3, #1
 8000510:	2125      	movs	r1, #37	; 0x25
 8000512:	f7ff febe 	bl	8000292 <lis2dw12_write_reg>
 8000516:	0003      	movs	r3, r0
 8000518:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800051a:	68fb      	ldr	r3, [r7, #12]
}
 800051c:	0018      	movs	r0, r3
 800051e:	46bd      	mov	sp, r7
 8000520:	b005      	add	sp, #20
 8000522:	bd90      	pop	{r4, r7, pc}

08000524 <lis2dw12_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 800052e:	683a      	ldr	r2, [r7, #0]
 8000530:	6878      	ldr	r0, [r7, #4]
 8000532:	2306      	movs	r3, #6
 8000534:	2128      	movs	r1, #40	; 0x28
 8000536:	f7ff fe8b 	bl	8000250 <lis2dw12_read_reg>
 800053a:	0003      	movs	r3, r0
 800053c:	60fb      	str	r3, [r7, #12]
  return ret;
 800053e:	68fb      	ldr	r3, [r7, #12]
}
 8000540:	0018      	movs	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	b004      	add	sp, #16
 8000546:	bd80      	pop	{r7, pc}

08000548 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 8000552:	683a      	ldr	r2, [r7, #0]
 8000554:	6878      	ldr	r0, [r7, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	210f      	movs	r1, #15
 800055a:	f7ff fe79 	bl	8000250 <lis2dw12_read_reg>
 800055e:	0003      	movs	r3, r0
 8000560:	60fb      	str	r3, [r7, #12]
  return ret;
 8000562:	68fb      	ldr	r3, [r7, #12]
}
 8000564:	0018      	movs	r0, r3
 8000566:	46bd      	mov	sp, r7
 8000568:	b004      	add	sp, #16
 800056a:	bd80      	pop	{r7, pc}

0800056c <lis2dw12_fifo_mode_set>:
  * @param  val      change the values of fmode in reg FIFO_CTRL
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_mode_set(stmdev_ctx_t *ctx, lis2dw12_fmode_t val)
{
 800056c:	b590      	push	{r4, r7, lr}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	000a      	movs	r2, r1
 8000576:	1cfb      	adds	r3, r7, #3
 8000578:	701a      	strb	r2, [r3, #0]
  lis2dw12_fifo_ctrl_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_CTRL,(uint8_t*) &reg, 1);
 800057a:	2308      	movs	r3, #8
 800057c:	18fa      	adds	r2, r7, r3
 800057e:	6878      	ldr	r0, [r7, #4]
 8000580:	2301      	movs	r3, #1
 8000582:	212e      	movs	r1, #46	; 0x2e
 8000584:	f7ff fe64 	bl	8000250 <lis2dw12_read_reg>
 8000588:	0003      	movs	r3, r0
 800058a:	60fb      	str	r3, [r7, #12]
  if (ret == 0) {
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d116      	bne.n	80005c0 <lis2dw12_fifo_mode_set+0x54>
    reg.fmode = (uint8_t) val;
 8000592:	1cfb      	adds	r3, r7, #3
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	2207      	movs	r2, #7
 8000598:	4013      	ands	r3, r2
 800059a:	b2da      	uxtb	r2, r3
 800059c:	2408      	movs	r4, #8
 800059e:	193b      	adds	r3, r7, r4
 80005a0:	0150      	lsls	r0, r2, #5
 80005a2:	781a      	ldrb	r2, [r3, #0]
 80005a4:	211f      	movs	r1, #31
 80005a6:	400a      	ands	r2, r1
 80005a8:	1c11      	adds	r1, r2, #0
 80005aa:	1c02      	adds	r2, r0, #0
 80005ac:	430a      	orrs	r2, r1
 80005ae:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_FIFO_CTRL,(uint8_t*) &reg, 1);
 80005b0:	193a      	adds	r2, r7, r4
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	2301      	movs	r3, #1
 80005b6:	212e      	movs	r1, #46	; 0x2e
 80005b8:	f7ff fe6b 	bl	8000292 <lis2dw12_write_reg>
 80005bc:	0003      	movs	r3, r0
 80005be:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80005c0:	68fb      	ldr	r3, [r7, #12]
}
 80005c2:	0018      	movs	r0, r3
 80005c4:	46bd      	mov	sp, r7
 80005c6:	b005      	add	sp, #20
 80005c8:	bd90      	pop	{r4, r7, pc}

080005ca <lis2dw12_fifo_data_level_get>:
  * @param  val      change the values of diff in reg FIFO_SAMPLES
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_data_level_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80005ca:	b590      	push	{r4, r7, lr}
 80005cc:	b085      	sub	sp, #20
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
 80005d2:	6039      	str	r1, [r7, #0]
  lis2dw12_fifo_samples_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_SAMPLES,(uint8_t*) &reg, 1);
 80005d4:	2408      	movs	r4, #8
 80005d6:	193a      	adds	r2, r7, r4
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	2301      	movs	r3, #1
 80005dc:	212f      	movs	r1, #47	; 0x2f
 80005de:	f7ff fe37 	bl	8000250 <lis2dw12_read_reg>
 80005e2:	0003      	movs	r3, r0
 80005e4:	60fb      	str	r3, [r7, #12]
  *val = reg.diff;
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	069b      	lsls	r3, r3, #26
 80005ec:	0e9b      	lsrs	r3, r3, #26
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	001a      	movs	r2, r3
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	701a      	strb	r2, [r3, #0]

  return ret;
 80005f6:	68fb      	ldr	r3, [r7, #12]
}
 80005f8:	0018      	movs	r0, r3
 80005fa:	46bd      	mov	sp, r7
 80005fc:	b005      	add	sp, #20
 80005fe:	bd90      	pop	{r4, r7, pc}

08000600 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char const *buf, int n)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	b29a      	uxth	r2, r3
 8000610:	2301      	movs	r3, #1
 8000612:	425b      	negs	r3, r3
 8000614:	68b9      	ldr	r1, [r7, #8]
 8000616:	4804      	ldr	r0, [pc, #16]	; (8000628 <_write+0x28>)
 8000618:	f002 fe26 	bl	8003268 <HAL_UART_Transmit>
	return n;
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	0018      	movs	r0, r3
 8000620:	46bd      	mov	sp, r7
 8000622:	b004      	add	sp, #16
 8000624:	bd80      	pop	{r7, pc}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	200010dc 	.word	0x200010dc

0800062c <platform_write>:

static int32_t platform_write(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b088      	sub	sp, #32
 8000630:	af04      	add	r7, sp, #16
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	0008      	movs	r0, r1
 8000636:	607a      	str	r2, [r7, #4]
 8000638:	0019      	movs	r1, r3
 800063a:	240b      	movs	r4, #11
 800063c:	193b      	adds	r3, r7, r4
 800063e:	1c02      	adds	r2, r0, #0
 8000640:	701a      	strb	r2, [r3, #0]
 8000642:	2508      	movs	r5, #8
 8000644:	197b      	adds	r3, r7, r5
 8000646:	1c0a      	adds	r2, r1, #0
 8000648:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(handle, LIS2DW12_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 800064a:	193b      	adds	r3, r7, r4
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	b29a      	uxth	r2, r3
 8000650:	68f8      	ldr	r0, [r7, #12]
 8000652:	23fa      	movs	r3, #250	; 0xfa
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	9302      	str	r3, [sp, #8]
 8000658:	197b      	adds	r3, r7, r5
 800065a:	881b      	ldrh	r3, [r3, #0]
 800065c:	9301      	str	r3, [sp, #4]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	9300      	str	r3, [sp, #0]
 8000662:	2301      	movs	r3, #1
 8000664:	2133      	movs	r1, #51	; 0x33
 8000666:	f001 f8fb 	bl	8001860 <HAL_I2C_Mem_Write>
	return 0;
 800066a:	2300      	movs	r3, #0
}
 800066c:	0018      	movs	r0, r3
 800066e:	46bd      	mov	sp, r7
 8000670:	b004      	add	sp, #16
 8000672:	bdb0      	pop	{r4, r5, r7, pc}

08000674 <platform_read>:
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8000674:	b5b0      	push	{r4, r5, r7, lr}
 8000676:	b088      	sub	sp, #32
 8000678:	af04      	add	r7, sp, #16
 800067a:	60f8      	str	r0, [r7, #12]
 800067c:	0008      	movs	r0, r1
 800067e:	607a      	str	r2, [r7, #4]
 8000680:	0019      	movs	r1, r3
 8000682:	240b      	movs	r4, #11
 8000684:	193b      	adds	r3, r7, r4
 8000686:	1c02      	adds	r2, r0, #0
 8000688:	701a      	strb	r2, [r3, #0]
 800068a:	2508      	movs	r5, #8
 800068c:	197b      	adds	r3, r7, r5
 800068e:	1c0a      	adds	r2, r1, #0
 8000690:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Read(handle, LIS2DW12_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8000692:	193b      	adds	r3, r7, r4
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	b29a      	uxth	r2, r3
 8000698:	68f8      	ldr	r0, [r7, #12]
 800069a:	23fa      	movs	r3, #250	; 0xfa
 800069c:	009b      	lsls	r3, r3, #2
 800069e:	9302      	str	r3, [sp, #8]
 80006a0:	197b      	adds	r3, r7, r5
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	9300      	str	r3, [sp, #0]
 80006aa:	2301      	movs	r3, #1
 80006ac:	2133      	movs	r1, #51	; 0x33
 80006ae:	f001 fa05 	bl	8001abc <HAL_I2C_Mem_Read>
	return 0;
 80006b2:	2300      	movs	r3, #0
}
 80006b4:	0018      	movs	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	b004      	add	sp, #16
 80006ba:	bdb0      	pop	{r4, r5, r7, pc}

080006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006bc:	b5b0      	push	{r4, r5, r7, lr}
 80006be:	b09a      	sub	sp, #104	; 0x68
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	lis2dw12_full_scale_set(&lis2dw12, LIS2DW12_2g);
 80006c2:	4b36      	ldr	r3, [pc, #216]	; (800079c <main+0xe0>)
 80006c4:	2100      	movs	r1, #0
 80006c6:	0018      	movs	r0, r3
 80006c8:	f7ff fefb 	bl	80004c2 <lis2dw12_full_scale_set>
	lis2dw12_power_mode_set(&lis2dw12, LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2);
 80006cc:	4b33      	ldr	r3, [pc, #204]	; (800079c <main+0xe0>)
 80006ce:	2111      	movs	r1, #17
 80006d0:	0018      	movs	r0, r3
 80006d2:	f7ff fdff 	bl	80002d4 <lis2dw12_power_mode_set>
	lis2dw12_block_data_update_set(&lis2dw12, PROPERTY_ENABLE);
 80006d6:	4b31      	ldr	r3, [pc, #196]	; (800079c <main+0xe0>)
 80006d8:	2101      	movs	r1, #1
 80006da:	0018      	movs	r0, r3
 80006dc:	f7ff fec0 	bl	8000460 <lis2dw12_block_data_update_set>
	lis2dw12_fifo_mode_set(&lis2dw12, LIS2DW12_STREAM_MODE); // enable continuous FIFO
 80006e0:	4b2e      	ldr	r3, [pc, #184]	; (800079c <main+0xe0>)
 80006e2:	2106      	movs	r1, #6
 80006e4:	0018      	movs	r0, r3
 80006e6:	f7ff ff41 	bl	800056c <lis2dw12_fifo_mode_set>
	lis2dw12_data_rate_set(&lis2dw12, LIS2DW12_XL_ODR_25Hz); // enable part from power-down
 80006ea:	4b2c      	ldr	r3, [pc, #176]	; (800079c <main+0xe0>)
 80006ec:	2103      	movs	r1, #3
 80006ee:	0018      	movs	r0, r3
 80006f0:	f7ff fe5d 	bl	80003ae <lis2dw12_data_rate_set>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f4:	f000 fcac 	bl	8001050 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f8:	f000 f864 	bl	80007c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fc:	f000 f948 	bl	8000990 <MX_GPIO_Init>
  MX_DMA_Init();
 8000700:	f000 f928 	bl	8000954 <MX_DMA_Init>
  MX_I2C1_Init();
 8000704:	f000 f8b6 	bl	8000874 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000708:	f000 f8f4 	bl	80008f4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	printf("Hello\n");
 800070c:	4b24      	ldr	r3, [pc, #144]	; (80007a0 <main+0xe4>)
 800070e:	0018      	movs	r0, r3
 8000710:	f004 ffc2 	bl	8005698 <puts>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of xVisualQueue */
  osMessageQDef(xVisualQueue, 16, int16_t);
 8000714:	2158      	movs	r1, #88	; 0x58
 8000716:	187b      	adds	r3, r7, r1
 8000718:	4a22      	ldr	r2, [pc, #136]	; (80007a4 <main+0xe8>)
 800071a:	ca31      	ldmia	r2!, {r0, r4, r5}
 800071c:	c331      	stmia	r3!, {r0, r4, r5}
 800071e:	6812      	ldr	r2, [r2, #0]
 8000720:	601a      	str	r2, [r3, #0]
  xVisualQueueHandle = osMessageCreate(osMessageQ(xVisualQueue), NULL);
 8000722:	187b      	adds	r3, r7, r1
 8000724:	2100      	movs	r1, #0
 8000726:	0018      	movs	r0, r3
 8000728:	f003 f9c6 	bl	8003ab8 <osMessageCreate>
 800072c:	0002      	movs	r2, r0
 800072e:	4b1e      	ldr	r3, [pc, #120]	; (80007a8 <main+0xec>)
 8000730:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000732:	213c      	movs	r1, #60	; 0x3c
 8000734:	187b      	adds	r3, r7, r1
 8000736:	4a1d      	ldr	r2, [pc, #116]	; (80007ac <main+0xf0>)
 8000738:	ca31      	ldmia	r2!, {r0, r4, r5}
 800073a:	c331      	stmia	r3!, {r0, r4, r5}
 800073c:	ca31      	ldmia	r2!, {r0, r4, r5}
 800073e:	c331      	stmia	r3!, {r0, r4, r5}
 8000740:	6812      	ldr	r2, [r2, #0]
 8000742:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2100      	movs	r1, #0
 8000748:	0018      	movs	r0, r3
 800074a:	f003 f954 	bl	80039f6 <osThreadCreate>
 800074e:	0002      	movs	r2, r0
 8000750:	4b17      	ldr	r3, [pc, #92]	; (80007b0 <main+0xf4>)
 8000752:	601a      	str	r2, [r3, #0]

  /* definition and creation of VisualTask */
  osThreadDef(VisualTask, StartVisualTask, osPriorityNormal, 0, 128);
 8000754:	2120      	movs	r1, #32
 8000756:	187b      	adds	r3, r7, r1
 8000758:	4a16      	ldr	r2, [pc, #88]	; (80007b4 <main+0xf8>)
 800075a:	ca31      	ldmia	r2!, {r0, r4, r5}
 800075c:	c331      	stmia	r3!, {r0, r4, r5}
 800075e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000760:	c331      	stmia	r3!, {r0, r4, r5}
 8000762:	6812      	ldr	r2, [r2, #0]
 8000764:	601a      	str	r2, [r3, #0]
  VisualTaskHandle = osThreadCreate(osThread(VisualTask), NULL);
 8000766:	187b      	adds	r3, r7, r1
 8000768:	2100      	movs	r1, #0
 800076a:	0018      	movs	r0, r3
 800076c:	f003 f943 	bl	80039f6 <osThreadCreate>
 8000770:	0002      	movs	r2, r0
 8000772:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <main+0xfc>)
 8000774:	601a      	str	r2, [r3, #0]

  /* definition and creation of AcceleroTask */
  osThreadDef(AcceleroTask, StartAcceleroTask, osPriorityNormal, 0, 128);
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	4a10      	ldr	r2, [pc, #64]	; (80007bc <main+0x100>)
 800077a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800077c:	c313      	stmia	r3!, {r0, r1, r4}
 800077e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000780:	c313      	stmia	r3!, {r0, r1, r4}
 8000782:	6812      	ldr	r2, [r2, #0]
 8000784:	601a      	str	r2, [r3, #0]
  AcceleroTaskHandle = osThreadCreate(osThread(AcceleroTask), NULL);
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2100      	movs	r1, #0
 800078a:	0018      	movs	r0, r3
 800078c:	f003 f933 	bl	80039f6 <osThreadCreate>
 8000790:	0002      	movs	r2, r0
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <main+0x104>)
 8000794:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000796:	f003 f926 	bl	80039e6 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800079a:	e7fe      	b.n	800079a <main+0xde>
 800079c:	20000000 	.word	0x20000000
 80007a0:	080064c0 	.word	0x080064c0
 80007a4:	080064c8 	.word	0x080064c8
 80007a8:	200010d8 	.word	0x200010d8
 80007ac:	080064e4 	.word	0x080064e4
 80007b0:	2000103c 	.word	0x2000103c
 80007b4:	0800650c 	.word	0x0800650c
 80007b8:	200010d4 	.word	0x200010d4
 80007bc:	08006538 	.word	0x08006538
 80007c0:	200010d0 	.word	0x200010d0

080007c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c4:	b590      	push	{r4, r7, lr}
 80007c6:	b095      	sub	sp, #84	; 0x54
 80007c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	2420      	movs	r4, #32
 80007cc:	193b      	adds	r3, r7, r4
 80007ce:	0018      	movs	r0, r3
 80007d0:	2330      	movs	r3, #48	; 0x30
 80007d2:	001a      	movs	r2, r3
 80007d4:	2100      	movs	r1, #0
 80007d6:	f004 fedc 	bl	8005592 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007da:	2310      	movs	r3, #16
 80007dc:	18fb      	adds	r3, r7, r3
 80007de:	0018      	movs	r0, r3
 80007e0:	2310      	movs	r3, #16
 80007e2:	001a      	movs	r2, r3
 80007e4:	2100      	movs	r1, #0
 80007e6:	f004 fed4 	bl	8005592 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007ea:	003b      	movs	r3, r7
 80007ec:	0018      	movs	r0, r3
 80007ee:	2310      	movs	r3, #16
 80007f0:	001a      	movs	r2, r3
 80007f2:	2100      	movs	r1, #0
 80007f4:	f004 fecd 	bl	8005592 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f8:	0021      	movs	r1, r4
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2202      	movs	r2, #2
 80007fe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2201      	movs	r2, #1
 8000804:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2210      	movs	r2, #16
 800080a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2200      	movs	r2, #0
 8000810:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000812:	187b      	adds	r3, r7, r1
 8000814:	0018      	movs	r0, r3
 8000816:	f001 fd5b 	bl	80022d0 <HAL_RCC_OscConfig>
 800081a:	1e03      	subs	r3, r0, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800081e:	f000 f9ff 	bl	8000c20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000822:	2110      	movs	r1, #16
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2207      	movs	r2, #7
 8000828:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2200      	movs	r2, #0
 800082e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000836:	187b      	adds	r3, r7, r1
 8000838:	2200      	movs	r2, #0
 800083a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800083c:	187b      	adds	r3, r7, r1
 800083e:	2100      	movs	r1, #0
 8000840:	0018      	movs	r0, r3
 8000842:	f002 f861 	bl	8002908 <HAL_RCC_ClockConfig>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800084a:	f000 f9e9 	bl	8000c20 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800084e:	003b      	movs	r3, r7
 8000850:	2220      	movs	r2, #32
 8000852:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000854:	003b      	movs	r3, r7
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800085a:	003b      	movs	r3, r7
 800085c:	0018      	movs	r0, r3
 800085e:	f002 f9cf 	bl	8002c00 <HAL_RCCEx_PeriphCLKConfig>
 8000862:	1e03      	subs	r3, r0, #0
 8000864:	d001      	beq.n	800086a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000866:	f000 f9db 	bl	8000c20 <Error_Handler>
  }
}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b015      	add	sp, #84	; 0x54
 8000870:	bd90      	pop	{r4, r7, pc}
	...

08000874 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000878:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <MX_I2C1_Init+0x74>)
 800087a:	4a1c      	ldr	r2, [pc, #112]	; (80008ec <MX_I2C1_Init+0x78>)
 800087c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800087e:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <MX_I2C1_Init+0x74>)
 8000880:	4a1b      	ldr	r2, [pc, #108]	; (80008f0 <MX_I2C1_Init+0x7c>)
 8000882:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000884:	4b18      	ldr	r3, [pc, #96]	; (80008e8 <MX_I2C1_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800088a:	4b17      	ldr	r3, [pc, #92]	; (80008e8 <MX_I2C1_Init+0x74>)
 800088c:	2201      	movs	r2, #1
 800088e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000890:	4b15      	ldr	r3, [pc, #84]	; (80008e8 <MX_I2C1_Init+0x74>)
 8000892:	2200      	movs	r2, #0
 8000894:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000896:	4b14      	ldr	r3, [pc, #80]	; (80008e8 <MX_I2C1_Init+0x74>)
 8000898:	2200      	movs	r2, #0
 800089a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800089c:	4b12      	ldr	r3, [pc, #72]	; (80008e8 <MX_I2C1_Init+0x74>)
 800089e:	2200      	movs	r2, #0
 80008a0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008a2:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <MX_I2C1_Init+0x74>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008a8:	4b0f      	ldr	r3, [pc, #60]	; (80008e8 <MX_I2C1_Init+0x74>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008ae:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <MX_I2C1_Init+0x74>)
 80008b0:	0018      	movs	r0, r3
 80008b2:	f000 ff3f 	bl	8001734 <HAL_I2C_Init>
 80008b6:	1e03      	subs	r3, r0, #0
 80008b8:	d001      	beq.n	80008be <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008ba:	f000 f9b1 	bl	8000c20 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008be:	4b0a      	ldr	r3, [pc, #40]	; (80008e8 <MX_I2C1_Init+0x74>)
 80008c0:	2100      	movs	r1, #0
 80008c2:	0018      	movs	r0, r3
 80008c4:	f001 fc6c 	bl	80021a0 <HAL_I2CEx_ConfigAnalogFilter>
 80008c8:	1e03      	subs	r3, r0, #0
 80008ca:	d001      	beq.n	80008d0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008cc:	f000 f9a8 	bl	8000c20 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008d0:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <MX_I2C1_Init+0x74>)
 80008d2:	2100      	movs	r1, #0
 80008d4:	0018      	movs	r0, r3
 80008d6:	f001 fcaf 	bl	8002238 <HAL_I2CEx_ConfigDigitalFilter>
 80008da:	1e03      	subs	r3, r0, #0
 80008dc:	d001      	beq.n	80008e2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008de:	f000 f99f 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20001084 	.word	0x20001084
 80008ec:	40005400 	.word	0x40005400
 80008f0:	2000090e 	.word	0x2000090e

080008f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008f8:	4b14      	ldr	r3, [pc, #80]	; (800094c <MX_USART2_UART_Init+0x58>)
 80008fa:	4a15      	ldr	r2, [pc, #84]	; (8000950 <MX_USART2_UART_Init+0x5c>)
 80008fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80008fe:	4b13      	ldr	r3, [pc, #76]	; (800094c <MX_USART2_UART_Init+0x58>)
 8000900:	2296      	movs	r2, #150	; 0x96
 8000902:	0212      	lsls	r2, r2, #8
 8000904:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b11      	ldr	r3, [pc, #68]	; (800094c <MX_USART2_UART_Init+0x58>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0f      	ldr	r3, [pc, #60]	; (800094c <MX_USART2_UART_Init+0x58>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0e      	ldr	r3, [pc, #56]	; (800094c <MX_USART2_UART_Init+0x58>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b0c      	ldr	r3, [pc, #48]	; (800094c <MX_USART2_UART_Init+0x58>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b0b      	ldr	r3, [pc, #44]	; (800094c <MX_USART2_UART_Init+0x58>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b09      	ldr	r3, [pc, #36]	; (800094c <MX_USART2_UART_Init+0x58>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800092a:	4b08      	ldr	r3, [pc, #32]	; (800094c <MX_USART2_UART_Init+0x58>)
 800092c:	2200      	movs	r2, #0
 800092e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000930:	4b06      	ldr	r3, [pc, #24]	; (800094c <MX_USART2_UART_Init+0x58>)
 8000932:	2200      	movs	r2, #0
 8000934:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000936:	4b05      	ldr	r3, [pc, #20]	; (800094c <MX_USART2_UART_Init+0x58>)
 8000938:	0018      	movs	r0, r3
 800093a:	f002 fc41 	bl	80031c0 <HAL_UART_Init>
 800093e:	1e03      	subs	r3, r0, #0
 8000940:	d001      	beq.n	8000946 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000942:	f000 f96d 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000946:	46c0      	nop			; (mov r8, r8)
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	200010dc 	.word	0x200010dc
 8000950:	40004400 	.word	0x40004400

08000954 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800095a:	4b0c      	ldr	r3, [pc, #48]	; (800098c <MX_DMA_Init+0x38>)
 800095c:	695a      	ldr	r2, [r3, #20]
 800095e:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_DMA_Init+0x38>)
 8000960:	2101      	movs	r1, #1
 8000962:	430a      	orrs	r2, r1
 8000964:	615a      	str	r2, [r3, #20]
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <MX_DMA_Init+0x38>)
 8000968:	695b      	ldr	r3, [r3, #20]
 800096a:	2201      	movs	r2, #1
 800096c:	4013      	ands	r3, r2
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 3, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	2103      	movs	r1, #3
 8000976:	200b      	movs	r0, #11
 8000978:	f000 fc22 	bl	80011c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800097c:	200b      	movs	r0, #11
 800097e:	f000 fc34 	bl	80011ea <HAL_NVIC_EnableIRQ>

}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b002      	add	sp, #8
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	40021000 	.word	0x40021000

08000990 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b08b      	sub	sp, #44	; 0x2c
 8000994:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	2414      	movs	r4, #20
 8000998:	193b      	adds	r3, r7, r4
 800099a:	0018      	movs	r0, r3
 800099c:	2314      	movs	r3, #20
 800099e:	001a      	movs	r2, r3
 80009a0:	2100      	movs	r1, #0
 80009a2:	f004 fdf6 	bl	8005592 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a6:	4b37      	ldr	r3, [pc, #220]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009a8:	695a      	ldr	r2, [r3, #20]
 80009aa:	4b36      	ldr	r3, [pc, #216]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009ac:	2180      	movs	r1, #128	; 0x80
 80009ae:	0309      	lsls	r1, r1, #12
 80009b0:	430a      	orrs	r2, r1
 80009b2:	615a      	str	r2, [r3, #20]
 80009b4:	4b33      	ldr	r3, [pc, #204]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009b6:	695a      	ldr	r2, [r3, #20]
 80009b8:	2380      	movs	r3, #128	; 0x80
 80009ba:	031b      	lsls	r3, r3, #12
 80009bc:	4013      	ands	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009c2:	4b30      	ldr	r3, [pc, #192]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009c4:	695a      	ldr	r2, [r3, #20]
 80009c6:	4b2f      	ldr	r3, [pc, #188]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009c8:	2180      	movs	r1, #128	; 0x80
 80009ca:	03c9      	lsls	r1, r1, #15
 80009cc:	430a      	orrs	r2, r1
 80009ce:	615a      	str	r2, [r3, #20]
 80009d0:	4b2c      	ldr	r3, [pc, #176]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009d2:	695a      	ldr	r2, [r3, #20]
 80009d4:	2380      	movs	r3, #128	; 0x80
 80009d6:	03db      	lsls	r3, r3, #15
 80009d8:	4013      	ands	r3, r2
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	4b29      	ldr	r3, [pc, #164]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009e0:	695a      	ldr	r2, [r3, #20]
 80009e2:	4b28      	ldr	r3, [pc, #160]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009e4:	2180      	movs	r1, #128	; 0x80
 80009e6:	0289      	lsls	r1, r1, #10
 80009e8:	430a      	orrs	r2, r1
 80009ea:	615a      	str	r2, [r3, #20]
 80009ec:	4b25      	ldr	r3, [pc, #148]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009ee:	695a      	ldr	r2, [r3, #20]
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	029b      	lsls	r3, r3, #10
 80009f4:	4013      	ands	r3, r2
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	4b22      	ldr	r3, [pc, #136]	; (8000a84 <MX_GPIO_Init+0xf4>)
 80009fc:	695a      	ldr	r2, [r3, #20]
 80009fe:	4b21      	ldr	r3, [pc, #132]	; (8000a84 <MX_GPIO_Init+0xf4>)
 8000a00:	2180      	movs	r1, #128	; 0x80
 8000a02:	02c9      	lsls	r1, r1, #11
 8000a04:	430a      	orrs	r2, r1
 8000a06:	615a      	str	r2, [r3, #20]
 8000a08:	4b1e      	ldr	r3, [pc, #120]	; (8000a84 <MX_GPIO_Init+0xf4>)
 8000a0a:	695a      	ldr	r2, [r3, #20]
 8000a0c:	2380      	movs	r3, #128	; 0x80
 8000a0e:	02db      	lsls	r3, r3, #11
 8000a10:	4013      	ands	r3, r2
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000a16:	2390      	movs	r3, #144	; 0x90
 8000a18:	05db      	lsls	r3, r3, #23
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2110      	movs	r1, #16
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f000 fe6a 	bl	80016f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000a24:	4b18      	ldr	r3, [pc, #96]	; (8000a88 <MX_GPIO_Init+0xf8>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	2101      	movs	r1, #1
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f000 fe64 	bl	80016f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000a30:	193b      	adds	r3, r7, r4
 8000a32:	2210      	movs	r2, #16
 8000a34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	2201      	movs	r2, #1
 8000a3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	193b      	adds	r3, r7, r4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	193b      	adds	r3, r7, r4
 8000a44:	2200      	movs	r2, #0
 8000a46:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000a48:	193a      	adds	r2, r7, r4
 8000a4a:	2390      	movs	r3, #144	; 0x90
 8000a4c:	05db      	lsls	r3, r3, #23
 8000a4e:	0011      	movs	r1, r2
 8000a50:	0018      	movs	r0, r3
 8000a52:	f000 fce1 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000a56:	0021      	movs	r1, r4
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2201      	movs	r2, #1
 8000a62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	4a05      	ldr	r2, [pc, #20]	; (8000a88 <MX_GPIO_Init+0xf8>)
 8000a74:	0019      	movs	r1, r3
 8000a76:	0010      	movs	r0, r2
 8000a78:	f000 fcce 	bl	8001418 <HAL_GPIO_Init>

}
 8000a7c:	46c0      	nop			; (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b00b      	add	sp, #44	; 0x2c
 8000a82:	bd90      	pop	{r4, r7, pc}
 8000a84:	40021000 	.word	0x40021000
 8000a88:	48000400 	.word	0x48000400

08000a8c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8000a94:	2001      	movs	r0, #1
 8000a96:	f002 fffb 	bl	8003a90 <osDelay>
 8000a9a:	e7fb      	b.n	8000a94 <StartDefaultTask+0x8>

08000a9c <StartVisualTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartVisualTask */
void StartVisualTask(void const * argument)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartVisualTask */
	int16_t msg;
	/* Infinite loop */
	for(;;)
	{
		if (xQueueReceive(xVisualQueueHandle, &msg, portMAX_DELAY))
 8000aa4:	4b1a      	ldr	r3, [pc, #104]	; (8000b10 <StartVisualTask+0x74>)
 8000aa6:	6818      	ldr	r0, [r3, #0]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	425a      	negs	r2, r3
 8000aac:	230e      	movs	r3, #14
 8000aae:	18fb      	adds	r3, r7, r3
 8000ab0:	0019      	movs	r1, r3
 8000ab2:	f003 fa8e 	bl	8003fd2 <xQueueReceive>
 8000ab6:	1e03      	subs	r3, r0, #0
 8000ab8:	d026      	beq.n	8000b08 <StartVisualTask+0x6c>
		{ // LED2 -> msg >200
			if (msg > 200)
 8000aba:	230e      	movs	r3, #14
 8000abc:	18fb      	adds	r3, r7, r3
 8000abe:	2200      	movs	r2, #0
 8000ac0:	5e9b      	ldrsh	r3, [r3, r2]
 8000ac2:	2bc8      	cmp	r3, #200	; 0xc8
 8000ac4:	dd0d      	ble.n	8000ae2 <StartVisualTask+0x46>
			{
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8000ac6:	2390      	movs	r3, #144	; 0x90
 8000ac8:	05db      	lsls	r3, r3, #23
 8000aca:	2200      	movs	r2, #0
 8000acc:	2110      	movs	r1, #16
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f000 fe12 	bl	80016f8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	; (8000b14 <StartVisualTask+0x78>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2101      	movs	r1, #1
 8000ada:	0018      	movs	r0, r3
 8000adc:	f000 fe0c 	bl	80016f8 <HAL_GPIO_WritePin>
 8000ae0:	e012      	b.n	8000b08 <StartVisualTask+0x6c>
			}
			//LED1 -> msg<-200
			else if (msg < -200)
 8000ae2:	230e      	movs	r3, #14
 8000ae4:	18fb      	adds	r3, r7, r3
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	5e9b      	ldrsh	r3, [r3, r2]
 8000aea:	33c8      	adds	r3, #200	; 0xc8
 8000aec:	da0c      	bge.n	8000b08 <StartVisualTask+0x6c>
			{
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000aee:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <StartVisualTask+0x78>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	2101      	movs	r1, #1
 8000af4:	0018      	movs	r0, r3
 8000af6:	f000 fdff 	bl	80016f8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000afa:	2390      	movs	r3, #144	; 0x90
 8000afc:	05db      	lsls	r3, r3, #23
 8000afe:	2201      	movs	r2, #1
 8000b00:	2110      	movs	r1, #16
 8000b02:	0018      	movs	r0, r3
 8000b04:	f000 fdf8 	bl	80016f8 <HAL_GPIO_WritePin>
			}
		}

		osDelay(1);
 8000b08:	2001      	movs	r0, #1
 8000b0a:	f002 ffc1 	bl	8003a90 <osDelay>
		if (xQueueReceive(xVisualQueueHandle, &msg, portMAX_DELAY))
 8000b0e:	e7c9      	b.n	8000aa4 <StartVisualTask+0x8>
 8000b10:	200010d8 	.word	0x200010d8
 8000b14:	48000400 	.word	0x48000400

08000b18 <StartAcceleroTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartAcceleroTask */
void StartAcceleroTask(void const * argument)
{
 8000b18:	b590      	push	{r4, r7, lr}
 8000b1a:	b087      	sub	sp, #28
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAcceleroTask */
	uint8_t whoamI = 0;
 8000b20:	2115      	movs	r1, #21
 8000b22:	187b      	adds	r3, r7, r1
 8000b24:	2200      	movs	r2, #0
 8000b26:	701a      	strb	r2, [r3, #0]
	lis2dw12_device_id_get(&lis2dw12, &whoamI);
 8000b28:	000c      	movs	r4, r1
 8000b2a:	187a      	adds	r2, r7, r1
 8000b2c:	4b2d      	ldr	r3, [pc, #180]	; (8000be4 <StartAcceleroTask+0xcc>)
 8000b2e:	0011      	movs	r1, r2
 8000b30:	0018      	movs	r0, r3
 8000b32:	f7ff fd09 	bl	8000548 <lis2dw12_device_id_get>
	printf("LIS2DW12_ID %s\n", (whoamI == LIS2DW12_ID) ? "OK" : "FAIL");
 8000b36:	0021      	movs	r1, r4
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b44      	cmp	r3, #68	; 0x44
 8000b3e:	d101      	bne.n	8000b44 <StartAcceleroTask+0x2c>
 8000b40:	4b29      	ldr	r3, [pc, #164]	; (8000be8 <StartAcceleroTask+0xd0>)
 8000b42:	e000      	b.n	8000b46 <StartAcceleroTask+0x2e>
 8000b44:	4b29      	ldr	r3, [pc, #164]	; (8000bec <StartAcceleroTask+0xd4>)
 8000b46:	4a2a      	ldr	r2, [pc, #168]	; (8000bf0 <StartAcceleroTask+0xd8>)
 8000b48:	0019      	movs	r1, r3
 8000b4a:	0010      	movs	r0, r2
 8000b4c:	f004 fd2a 	bl	80055a4 <iprintf>
	{
		uint8_t samples;
		uint8_t i;
		axis3bit16_t data_raw_acceleration;

		lis2dw12_fifo_data_level_get(&lis2dw12, &samples);
 8000b50:	2314      	movs	r3, #20
 8000b52:	18fa      	adds	r2, r7, r3
 8000b54:	4b23      	ldr	r3, [pc, #140]	; (8000be4 <StartAcceleroTask+0xcc>)
 8000b56:	0011      	movs	r1, r2
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f7ff fd36 	bl	80005ca <lis2dw12_fifo_data_level_get>
		for (uint8_t i = 0; i < samples; i++)
 8000b5e:	2316      	movs	r3, #22
 8000b60:	18fb      	adds	r3, r7, r3
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]
 8000b66:	e00c      	b.n	8000b82 <StartAcceleroTask+0x6a>
		{
			// Read acceleration data
			lis2dw12_acceleration_raw_get(&lis2dw12, data_raw_acceleration.u8bit);
 8000b68:	230c      	movs	r3, #12
 8000b6a:	18fa      	adds	r2, r7, r3
 8000b6c:	4b1d      	ldr	r3, [pc, #116]	; (8000be4 <StartAcceleroTask+0xcc>)
 8000b6e:	0011      	movs	r1, r2
 8000b70:	0018      	movs	r0, r3
 8000b72:	f7ff fcd7 	bl	8000524 <lis2dw12_acceleration_raw_get>
		for (uint8_t i = 0; i < samples; i++)
 8000b76:	2116      	movs	r1, #22
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	781a      	ldrb	r2, [r3, #0]
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	3201      	adds	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
 8000b82:	2314      	movs	r3, #20
 8000b84:	18fb      	adds	r3, r7, r3
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2216      	movs	r2, #22
 8000b8a:	18ba      	adds	r2, r7, r2
 8000b8c:	7812      	ldrb	r2, [r2, #0]
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d3ea      	bcc.n	8000b68 <StartAcceleroTask+0x50>
		}
		osDelay(50);// delay 50ms
 8000b92:	2032      	movs	r0, #50	; 0x32
 8000b94:	f002 ff7c 	bl	8003a90 <osDelay>
		i++;
 8000b98:	2417      	movs	r4, #23
 8000b9a:	193b      	adds	r3, r7, r4
 8000b9c:	781a      	ldrb	r2, [r3, #0]
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	3201      	adds	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]
		xQueueSend(xVisualQueueHandle,&data_raw_acceleration.i16bit[0],0);
 8000ba4:	4b13      	ldr	r3, [pc, #76]	; (8000bf4 <StartAcceleroTask+0xdc>)
 8000ba6:	6818      	ldr	r0, [r3, #0]
 8000ba8:	230c      	movs	r3, #12
 8000baa:	18f9      	adds	r1, r7, r3
 8000bac:	2300      	movs	r3, #0
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f003 f94b 	bl	8003e4a <xQueueGenericSend>
		if (i==20) // co 1s printf
 8000bb4:	193b      	adds	r3, r7, r4
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b14      	cmp	r3, #20
 8000bba:	d1c9      	bne.n	8000b50 <StartAcceleroTask+0x38>
		{
			printf("X=%d Y=%d Z=%d\n", data_raw_acceleration.i16bit[0],
 8000bbc:	200c      	movs	r0, #12
 8000bbe:	183b      	adds	r3, r7, r0
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	5e9b      	ldrsh	r3, [r3, r2]
 8000bc4:	0019      	movs	r1, r3
					data_raw_acceleration.i16bit[1], data_raw_acceleration.i16bit[2]);
 8000bc6:	183b      	adds	r3, r7, r0
 8000bc8:	2202      	movs	r2, #2
 8000bca:	5e9b      	ldrsh	r3, [r3, r2]
			printf("X=%d Y=%d Z=%d\n", data_raw_acceleration.i16bit[0],
 8000bcc:	001a      	movs	r2, r3
					data_raw_acceleration.i16bit[1], data_raw_acceleration.i16bit[2]);
 8000bce:	183b      	adds	r3, r7, r0
 8000bd0:	2004      	movs	r0, #4
 8000bd2:	5e1b      	ldrsh	r3, [r3, r0]
			printf("X=%d Y=%d Z=%d\n", data_raw_acceleration.i16bit[0],
 8000bd4:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <StartAcceleroTask+0xe0>)
 8000bd6:	f004 fce5 	bl	80055a4 <iprintf>
			i=0;
 8000bda:	2317      	movs	r3, #23
 8000bdc:	18fb      	adds	r3, r7, r3
 8000bde:	2200      	movs	r2, #0
 8000be0:	701a      	strb	r2, [r3, #0]
	{
 8000be2:	e7b5      	b.n	8000b50 <StartAcceleroTask+0x38>
 8000be4:	20000000 	.word	0x20000000
 8000be8:	08006554 	.word	0x08006554
 8000bec:	08006558 	.word	0x08006558
 8000bf0:	08006560 	.word	0x08006560
 8000bf4:	200010d8 	.word	0x200010d8
 8000bf8:	08006570 	.word	0x08006570

08000bfc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d101      	bne.n	8000c12 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c0e:	f000 fa33 	bl	8001078 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b002      	add	sp, #8
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	40012c00 	.word	0x40012c00

08000c20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c24:	46c0      	nop			; (mov r8, r8)
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
	...

08000c2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c32:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <HAL_MspInit+0x50>)
 8000c34:	699a      	ldr	r2, [r3, #24]
 8000c36:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <HAL_MspInit+0x50>)
 8000c38:	2101      	movs	r1, #1
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	619a      	str	r2, [r3, #24]
 8000c3e:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <HAL_MspInit+0x50>)
 8000c40:	699b      	ldr	r3, [r3, #24]
 8000c42:	2201      	movs	r2, #1
 8000c44:	4013      	ands	r3, r2
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <HAL_MspInit+0x50>)
 8000c4c:	69da      	ldr	r2, [r3, #28]
 8000c4e:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <HAL_MspInit+0x50>)
 8000c50:	2180      	movs	r1, #128	; 0x80
 8000c52:	0549      	lsls	r1, r1, #21
 8000c54:	430a      	orrs	r2, r1
 8000c56:	61da      	str	r2, [r3, #28]
 8000c58:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <HAL_MspInit+0x50>)
 8000c5a:	69da      	ldr	r2, [r3, #28]
 8000c5c:	2380      	movs	r3, #128	; 0x80
 8000c5e:	055b      	lsls	r3, r3, #21
 8000c60:	4013      	ands	r3, r2
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000c66:	2302      	movs	r3, #2
 8000c68:	425b      	negs	r3, r3
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2103      	movs	r1, #3
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f000 faa6 	bl	80011c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c74:	46c0      	nop			; (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	b002      	add	sp, #8
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40021000 	.word	0x40021000

08000c80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08a      	sub	sp, #40	; 0x28
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	2314      	movs	r3, #20
 8000c8a:	18fb      	adds	r3, r7, r3
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	2314      	movs	r3, #20
 8000c90:	001a      	movs	r2, r3
 8000c92:	2100      	movs	r1, #0
 8000c94:	f004 fc7d 	bl	8005592 <memset>
  if(hi2c->Instance==I2C1)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a1c      	ldr	r2, [pc, #112]	; (8000d10 <HAL_I2C_MspInit+0x90>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d132      	bne.n	8000d08 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca2:	4b1c      	ldr	r3, [pc, #112]	; (8000d14 <HAL_I2C_MspInit+0x94>)
 8000ca4:	695a      	ldr	r2, [r3, #20]
 8000ca6:	4b1b      	ldr	r3, [pc, #108]	; (8000d14 <HAL_I2C_MspInit+0x94>)
 8000ca8:	2180      	movs	r1, #128	; 0x80
 8000caa:	02c9      	lsls	r1, r1, #11
 8000cac:	430a      	orrs	r2, r1
 8000cae:	615a      	str	r2, [r3, #20]
 8000cb0:	4b18      	ldr	r3, [pc, #96]	; (8000d14 <HAL_I2C_MspInit+0x94>)
 8000cb2:	695a      	ldr	r2, [r3, #20]
 8000cb4:	2380      	movs	r3, #128	; 0x80
 8000cb6:	02db      	lsls	r3, r3, #11
 8000cb8:	4013      	ands	r3, r2
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cbe:	2114      	movs	r1, #20
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	22c0      	movs	r2, #192	; 0xc0
 8000cc4:	0092      	lsls	r2, r2, #2
 8000cc6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cc8:	187b      	adds	r3, r7, r1
 8000cca:	2212      	movs	r2, #18
 8000ccc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cce:	187b      	adds	r3, r7, r1
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	2203      	movs	r2, #3
 8000cd8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000cda:	187b      	adds	r3, r7, r1
 8000cdc:	2201      	movs	r2, #1
 8000cde:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce0:	187b      	adds	r3, r7, r1
 8000ce2:	4a0d      	ldr	r2, [pc, #52]	; (8000d18 <HAL_I2C_MspInit+0x98>)
 8000ce4:	0019      	movs	r1, r3
 8000ce6:	0010      	movs	r0, r2
 8000ce8:	f000 fb96 	bl	8001418 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cec:	4b09      	ldr	r3, [pc, #36]	; (8000d14 <HAL_I2C_MspInit+0x94>)
 8000cee:	69da      	ldr	r2, [r3, #28]
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <HAL_I2C_MspInit+0x94>)
 8000cf2:	2180      	movs	r1, #128	; 0x80
 8000cf4:	0389      	lsls	r1, r1, #14
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	61da      	str	r2, [r3, #28]
 8000cfa:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <HAL_I2C_MspInit+0x94>)
 8000cfc:	69da      	ldr	r2, [r3, #28]
 8000cfe:	2380      	movs	r3, #128	; 0x80
 8000d00:	039b      	lsls	r3, r3, #14
 8000d02:	4013      	ands	r3, r2
 8000d04:	60fb      	str	r3, [r7, #12]
 8000d06:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d08:	46c0      	nop			; (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b00a      	add	sp, #40	; 0x28
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40005400 	.word	0x40005400
 8000d14:	40021000 	.word	0x40021000
 8000d18:	48000400 	.word	0x48000400

08000d1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	; 0x28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	2314      	movs	r3, #20
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	0018      	movs	r0, r3
 8000d2a:	2314      	movs	r3, #20
 8000d2c:	001a      	movs	r2, r3
 8000d2e:	2100      	movs	r1, #0
 8000d30:	f004 fc2f 	bl	8005592 <memset>
  if(huart->Instance==USART2)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a2f      	ldr	r2, [pc, #188]	; (8000df8 <HAL_UART_MspInit+0xdc>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d158      	bne.n	8000df0 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d3e:	4b2f      	ldr	r3, [pc, #188]	; (8000dfc <HAL_UART_MspInit+0xe0>)
 8000d40:	69da      	ldr	r2, [r3, #28]
 8000d42:	4b2e      	ldr	r3, [pc, #184]	; (8000dfc <HAL_UART_MspInit+0xe0>)
 8000d44:	2180      	movs	r1, #128	; 0x80
 8000d46:	0289      	lsls	r1, r1, #10
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	61da      	str	r2, [r3, #28]
 8000d4c:	4b2b      	ldr	r3, [pc, #172]	; (8000dfc <HAL_UART_MspInit+0xe0>)
 8000d4e:	69da      	ldr	r2, [r3, #28]
 8000d50:	2380      	movs	r3, #128	; 0x80
 8000d52:	029b      	lsls	r3, r3, #10
 8000d54:	4013      	ands	r3, r2
 8000d56:	613b      	str	r3, [r7, #16]
 8000d58:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	4b28      	ldr	r3, [pc, #160]	; (8000dfc <HAL_UART_MspInit+0xe0>)
 8000d5c:	695a      	ldr	r2, [r3, #20]
 8000d5e:	4b27      	ldr	r3, [pc, #156]	; (8000dfc <HAL_UART_MspInit+0xe0>)
 8000d60:	2180      	movs	r1, #128	; 0x80
 8000d62:	0289      	lsls	r1, r1, #10
 8000d64:	430a      	orrs	r2, r1
 8000d66:	615a      	str	r2, [r3, #20]
 8000d68:	4b24      	ldr	r3, [pc, #144]	; (8000dfc <HAL_UART_MspInit+0xe0>)
 8000d6a:	695a      	ldr	r2, [r3, #20]
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	029b      	lsls	r3, r3, #10
 8000d70:	4013      	ands	r3, r2
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d76:	2114      	movs	r1, #20
 8000d78:	187b      	adds	r3, r7, r1
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	187b      	adds	r3, r7, r1
 8000d80:	2202      	movs	r2, #2
 8000d82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d8a:	187b      	adds	r3, r7, r1
 8000d8c:	2203      	movs	r2, #3
 8000d8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000d90:	187b      	adds	r3, r7, r1
 8000d92:	2201      	movs	r2, #1
 8000d94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d96:	187a      	adds	r2, r7, r1
 8000d98:	2390      	movs	r3, #144	; 0x90
 8000d9a:	05db      	lsls	r3, r3, #23
 8000d9c:	0011      	movs	r1, r2
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f000 fb3a 	bl	8001418 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8000da4:	4b16      	ldr	r3, [pc, #88]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000da6:	4a17      	ldr	r2, [pc, #92]	; (8000e04 <HAL_UART_MspInit+0xe8>)
 8000da8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000db0:	4b13      	ldr	r3, [pc, #76]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000db6:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000db8:	2280      	movs	r2, #128	; 0x80
 8000dba:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dbc:	4b10      	ldr	r3, [pc, #64]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000dca:	2220      	movs	r2, #32
 8000dcc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000dce:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000dd4:	4b0a      	ldr	r3, [pc, #40]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f000 fa18 	bl	800120c <HAL_DMA_Init>
 8000ddc:	1e03      	subs	r3, r0, #0
 8000dde:	d001      	beq.n	8000de4 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000de0:	f7ff ff1e 	bl	8000c20 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a06      	ldr	r2, [pc, #24]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000de8:	66da      	str	r2, [r3, #108]	; 0x6c
 8000dea:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <HAL_UART_MspInit+0xe4>)
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000df0:	46c0      	nop			; (mov r8, r8)
 8000df2:	46bd      	mov	sp, r7
 8000df4:	b00a      	add	sp, #40	; 0x28
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40004400 	.word	0x40004400
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	20001040 	.word	0x20001040
 8000e04:	40020058 	.word	0x40020058

08000e08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	; 0x28
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0); 
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	0019      	movs	r1, r3
 8000e1e:	200d      	movs	r0, #13
 8000e20:	f000 f9ce 	bl	80011c0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn); 
 8000e24:	200d      	movs	r0, #13
 8000e26:	f000 f9e0 	bl	80011ea <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e2a:	4b21      	ldr	r3, [pc, #132]	; (8000eb0 <HAL_InitTick+0xa8>)
 8000e2c:	699a      	ldr	r2, [r3, #24]
 8000e2e:	4b20      	ldr	r3, [pc, #128]	; (8000eb0 <HAL_InitTick+0xa8>)
 8000e30:	2180      	movs	r1, #128	; 0x80
 8000e32:	0109      	lsls	r1, r1, #4
 8000e34:	430a      	orrs	r2, r1
 8000e36:	619a      	str	r2, [r3, #24]
 8000e38:	4b1d      	ldr	r3, [pc, #116]	; (8000eb0 <HAL_InitTick+0xa8>)
 8000e3a:	699a      	ldr	r2, [r3, #24]
 8000e3c:	2380      	movs	r3, #128	; 0x80
 8000e3e:	011b      	lsls	r3, r3, #4
 8000e40:	4013      	ands	r3, r2
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e46:	230c      	movs	r3, #12
 8000e48:	18fa      	adds	r2, r7, r3
 8000e4a:	2310      	movs	r3, #16
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	0011      	movs	r1, r2
 8000e50:	0018      	movs	r0, r3
 8000e52:	f001 feab 	bl	8002bac <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e56:	f001 fe93 	bl	8002b80 <HAL_RCC_GetPCLK1Freq>
 8000e5a:	0003      	movs	r3, r0
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e60:	4914      	ldr	r1, [pc, #80]	; (8000eb4 <HAL_InitTick+0xac>)
 8000e62:	0018      	movs	r0, r3
 8000e64:	f7ff f950 	bl	8000108 <__udivsi3>
 8000e68:	0003      	movs	r3, r0
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	623b      	str	r3, [r7, #32]
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e6e:	4b12      	ldr	r3, [pc, #72]	; (8000eb8 <HAL_InitTick+0xb0>)
 8000e70:	4a12      	ldr	r2, [pc, #72]	; (8000ebc <HAL_InitTick+0xb4>)
 8000e72:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000e74:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <HAL_InitTick+0xb0>)
 8000e76:	4a12      	ldr	r2, [pc, #72]	; (8000ec0 <HAL_InitTick+0xb8>)
 8000e78:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <HAL_InitTick+0xb0>)
 8000e7c:	6a3a      	ldr	r2, [r7, #32]
 8000e7e:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8000e80:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <HAL_InitTick+0xb0>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e86:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <HAL_InitTick+0xb0>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <HAL_InitTick+0xb0>)
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f001 ff84 	bl	8002d9c <HAL_TIM_Base_Init>
 8000e94:	1e03      	subs	r3, r0, #0
 8000e96:	d105      	bne.n	8000ea4 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000e98:	4b07      	ldr	r3, [pc, #28]	; (8000eb8 <HAL_InitTick+0xb0>)
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f001 ffb2 	bl	8002e04 <HAL_TIM_Base_Start_IT>
 8000ea0:	0003      	movs	r3, r0
 8000ea2:	e000      	b.n	8000ea6 <HAL_InitTick+0x9e>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
}
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b00a      	add	sp, #40	; 0x28
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	000f4240 	.word	0x000f4240
 8000eb8:	2000115c 	.word	0x2000115c
 8000ebc:	40012c00 	.word	0x40012c00
 8000ec0:	000003e7 	.word	0x000003e7

08000ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ec8:	46c0      	nop			; (mov r8, r8)
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed2:	e7fe      	b.n	8000ed2 <HardFault_Handler+0x4>

08000ed4 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000eda:	0018      	movs	r0, r3
 8000edc:	f000 f9de 	bl	800129c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000ee0:	46c0      	nop			; (mov r8, r8)
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	20001040 	.word	0x20001040

08000eec <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ef0:	4b03      	ldr	r3, [pc, #12]	; (8000f00 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f001 ffa8 	bl	8002e48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	2000115c 	.word	0x2000115c

08000f04 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	e00a      	b.n	8000f2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f16:	e000      	b.n	8000f1a <_read+0x16>
 8000f18:	bf00      	nop
 8000f1a:	0001      	movs	r1, r0
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	1c5a      	adds	r2, r3, #1
 8000f20:	60ba      	str	r2, [r7, #8]
 8000f22:	b2ca      	uxtb	r2, r1
 8000f24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	697a      	ldr	r2, [r7, #20]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	dbf0      	blt.n	8000f16 <_read+0x12>
	}

return len;
 8000f34:	687b      	ldr	r3, [r7, #4]
}
 8000f36:	0018      	movs	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b006      	add	sp, #24
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
	return -1;
 8000f46:	2301      	movs	r3, #1
 8000f48:	425b      	negs	r3, r3
}
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	b002      	add	sp, #8
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
 8000f5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	2280      	movs	r2, #128	; 0x80
 8000f60:	0192      	lsls	r2, r2, #6
 8000f62:	605a      	str	r2, [r3, #4]
	return 0;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	0018      	movs	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b002      	add	sp, #8
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <_isatty>:

int _isatty(int file)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
	return 1;
 8000f76:	2301      	movs	r3, #1
}
 8000f78:	0018      	movs	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b002      	add	sp, #8
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
	return 0;
 8000f8c:	2300      	movs	r3, #0
}
 8000f8e:	0018      	movs	r0, r3
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b004      	add	sp, #16
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000fa0:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <_sbrk+0x50>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d102      	bne.n	8000fae <_sbrk+0x16>
		heap_end = &end;
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <_sbrk+0x50>)
 8000faa:	4a10      	ldr	r2, [pc, #64]	; (8000fec <_sbrk+0x54>)
 8000fac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000fae:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <_sbrk+0x50>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <_sbrk+0x50>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	18d3      	adds	r3, r2, r3
 8000fbc:	466a      	mov	r2, sp
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d907      	bls.n	8000fd2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000fc2:	f004 fab3 	bl	800552c <__errno>
 8000fc6:	0003      	movs	r3, r0
 8000fc8:	220c      	movs	r2, #12
 8000fca:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	425b      	negs	r3, r3
 8000fd0:	e006      	b.n	8000fe0 <_sbrk+0x48>
	}

	heap_end += incr;
 8000fd2:	4b05      	ldr	r3, [pc, #20]	; (8000fe8 <_sbrk+0x50>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	18d2      	adds	r2, r2, r3
 8000fda:	4b03      	ldr	r3, [pc, #12]	; (8000fe8 <_sbrk+0x50>)
 8000fdc:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8000fde:	68fb      	ldr	r3, [r7, #12]
}
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b004      	add	sp, #16
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	200002ec 	.word	0x200002ec
 8000fec:	200011a8 	.word	0x200011a8

08000ff0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ff4:	46c0      	nop			; (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
	...

08000ffc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ffc:	480d      	ldr	r0, [pc, #52]	; (8001034 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ffe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <LoopForever+0x6>)
  ldr r1, =_edata
 8001002:	490e      	ldr	r1, [pc, #56]	; (800103c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001004:	4a0e      	ldr	r2, [pc, #56]	; (8001040 <LoopForever+0xe>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001008:	e002      	b.n	8001010 <LoopCopyDataInit>

0800100a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800100a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800100c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800100e:	3304      	adds	r3, #4

08001010 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001010:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001012:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001014:	d3f9      	bcc.n	800100a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001016:	4a0b      	ldr	r2, [pc, #44]	; (8001044 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001018:	4c0b      	ldr	r4, [pc, #44]	; (8001048 <LoopForever+0x16>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800101c:	e001      	b.n	8001022 <LoopFillZerobss>

0800101e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800101e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001020:	3204      	adds	r2, #4

08001022 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001022:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001024:	d3fb      	bcc.n	800101e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001026:	f7ff ffe3 	bl	8000ff0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800102a:	f004 fa85 	bl	8005538 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800102e:	f7ff fb45 	bl	80006bc <main>

08001032 <LoopForever>:

LoopForever:
    b LoopForever
 8001032:	e7fe      	b.n	8001032 <LoopForever>
  ldr   r0, =_estack
 8001034:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001038:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800103c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001040:	08006660 	.word	0x08006660
  ldr r2, =_sbss
 8001044:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001048:	200011a4 	.word	0x200011a4

0800104c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800104c:	e7fe      	b.n	800104c <ADC1_IRQHandler>
	...

08001050 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001054:	4b07      	ldr	r3, [pc, #28]	; (8001074 <HAL_Init+0x24>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <HAL_Init+0x24>)
 800105a:	2110      	movs	r1, #16
 800105c:	430a      	orrs	r2, r1
 800105e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001060:	2000      	movs	r0, #0
 8001062:	f7ff fed1 	bl	8000e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001066:	f7ff fde1 	bl	8000c2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800106a:	2300      	movs	r3, #0
}
 800106c:	0018      	movs	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	46c0      	nop			; (mov r8, r8)
 8001074:	40022000 	.word	0x40022000

08001078 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_IncTick+0x1c>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	001a      	movs	r2, r3
 8001082:	4b05      	ldr	r3, [pc, #20]	; (8001098 <HAL_IncTick+0x20>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	18d2      	adds	r2, r2, r3
 8001088:	4b03      	ldr	r3, [pc, #12]	; (8001098 <HAL_IncTick+0x20>)
 800108a:	601a      	str	r2, [r3, #0]
}
 800108c:	46c0      	nop			; (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	20000010 	.word	0x20000010
 8001098:	2000119c 	.word	0x2000119c

0800109c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  return uwTick;
 80010a0:	4b02      	ldr	r3, [pc, #8]	; (80010ac <HAL_GetTick+0x10>)
 80010a2:	681b      	ldr	r3, [r3, #0]
}
 80010a4:	0018      	movs	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	2000119c 	.word	0x2000119c

080010b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	0002      	movs	r2, r0
 80010b8:	1dfb      	adds	r3, r7, #7
 80010ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010bc:	1dfb      	adds	r3, r7, #7
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b7f      	cmp	r3, #127	; 0x7f
 80010c2:	d809      	bhi.n	80010d8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010c4:	1dfb      	adds	r3, r7, #7
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	001a      	movs	r2, r3
 80010ca:	231f      	movs	r3, #31
 80010cc:	401a      	ands	r2, r3
 80010ce:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <__NVIC_EnableIRQ+0x30>)
 80010d0:	2101      	movs	r1, #1
 80010d2:	4091      	lsls	r1, r2
 80010d4:	000a      	movs	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]
  }
}
 80010d8:	46c0      	nop			; (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	b002      	add	sp, #8
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	e000e100 	.word	0xe000e100

080010e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e4:	b590      	push	{r4, r7, lr}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	0002      	movs	r2, r0
 80010ec:	6039      	str	r1, [r7, #0]
 80010ee:	1dfb      	adds	r3, r7, #7
 80010f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010f2:	1dfb      	adds	r3, r7, #7
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b7f      	cmp	r3, #127	; 0x7f
 80010f8:	d828      	bhi.n	800114c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010fa:	4a2f      	ldr	r2, [pc, #188]	; (80011b8 <__NVIC_SetPriority+0xd4>)
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b25b      	sxtb	r3, r3
 8001102:	089b      	lsrs	r3, r3, #2
 8001104:	33c0      	adds	r3, #192	; 0xc0
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	589b      	ldr	r3, [r3, r2]
 800110a:	1dfa      	adds	r2, r7, #7
 800110c:	7812      	ldrb	r2, [r2, #0]
 800110e:	0011      	movs	r1, r2
 8001110:	2203      	movs	r2, #3
 8001112:	400a      	ands	r2, r1
 8001114:	00d2      	lsls	r2, r2, #3
 8001116:	21ff      	movs	r1, #255	; 0xff
 8001118:	4091      	lsls	r1, r2
 800111a:	000a      	movs	r2, r1
 800111c:	43d2      	mvns	r2, r2
 800111e:	401a      	ands	r2, r3
 8001120:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	019b      	lsls	r3, r3, #6
 8001126:	22ff      	movs	r2, #255	; 0xff
 8001128:	401a      	ands	r2, r3
 800112a:	1dfb      	adds	r3, r7, #7
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	0018      	movs	r0, r3
 8001130:	2303      	movs	r3, #3
 8001132:	4003      	ands	r3, r0
 8001134:	00db      	lsls	r3, r3, #3
 8001136:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001138:	481f      	ldr	r0, [pc, #124]	; (80011b8 <__NVIC_SetPriority+0xd4>)
 800113a:	1dfb      	adds	r3, r7, #7
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b25b      	sxtb	r3, r3
 8001140:	089b      	lsrs	r3, r3, #2
 8001142:	430a      	orrs	r2, r1
 8001144:	33c0      	adds	r3, #192	; 0xc0
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800114a:	e031      	b.n	80011b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800114c:	4a1b      	ldr	r2, [pc, #108]	; (80011bc <__NVIC_SetPriority+0xd8>)
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	0019      	movs	r1, r3
 8001154:	230f      	movs	r3, #15
 8001156:	400b      	ands	r3, r1
 8001158:	3b08      	subs	r3, #8
 800115a:	089b      	lsrs	r3, r3, #2
 800115c:	3306      	adds	r3, #6
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	18d3      	adds	r3, r2, r3
 8001162:	3304      	adds	r3, #4
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	1dfa      	adds	r2, r7, #7
 8001168:	7812      	ldrb	r2, [r2, #0]
 800116a:	0011      	movs	r1, r2
 800116c:	2203      	movs	r2, #3
 800116e:	400a      	ands	r2, r1
 8001170:	00d2      	lsls	r2, r2, #3
 8001172:	21ff      	movs	r1, #255	; 0xff
 8001174:	4091      	lsls	r1, r2
 8001176:	000a      	movs	r2, r1
 8001178:	43d2      	mvns	r2, r2
 800117a:	401a      	ands	r2, r3
 800117c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	019b      	lsls	r3, r3, #6
 8001182:	22ff      	movs	r2, #255	; 0xff
 8001184:	401a      	ands	r2, r3
 8001186:	1dfb      	adds	r3, r7, #7
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	0018      	movs	r0, r3
 800118c:	2303      	movs	r3, #3
 800118e:	4003      	ands	r3, r0
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001194:	4809      	ldr	r0, [pc, #36]	; (80011bc <__NVIC_SetPriority+0xd8>)
 8001196:	1dfb      	adds	r3, r7, #7
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	001c      	movs	r4, r3
 800119c:	230f      	movs	r3, #15
 800119e:	4023      	ands	r3, r4
 80011a0:	3b08      	subs	r3, #8
 80011a2:	089b      	lsrs	r3, r3, #2
 80011a4:	430a      	orrs	r2, r1
 80011a6:	3306      	adds	r3, #6
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	18c3      	adds	r3, r0, r3
 80011ac:	3304      	adds	r3, #4
 80011ae:	601a      	str	r2, [r3, #0]
}
 80011b0:	46c0      	nop			; (mov r8, r8)
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b003      	add	sp, #12
 80011b6:	bd90      	pop	{r4, r7, pc}
 80011b8:	e000e100 	.word	0xe000e100
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	210f      	movs	r1, #15
 80011cc:	187b      	adds	r3, r7, r1
 80011ce:	1c02      	adds	r2, r0, #0
 80011d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	187b      	adds	r3, r7, r1
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	0011      	movs	r1, r2
 80011dc:	0018      	movs	r0, r3
 80011de:	f7ff ff81 	bl	80010e4 <__NVIC_SetPriority>
}
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	46bd      	mov	sp, r7
 80011e6:	b004      	add	sp, #16
 80011e8:	bd80      	pop	{r7, pc}

080011ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	0002      	movs	r2, r0
 80011f2:	1dfb      	adds	r3, r7, #7
 80011f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	b25b      	sxtb	r3, r3
 80011fc:	0018      	movs	r0, r3
 80011fe:	f7ff ff57 	bl	80010b0 <__NVIC_EnableIRQ>
}
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	46bd      	mov	sp, r7
 8001206:	b002      	add	sp, #8
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e036      	b.n	8001290 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2221      	movs	r2, #33	; 0x21
 8001226:	2102      	movs	r1, #2
 8001228:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	4a18      	ldr	r2, [pc, #96]	; (8001298 <HAL_DMA_Init+0x8c>)
 8001236:	4013      	ands	r3, r2
 8001238:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001242:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800124e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800125a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	69db      	ldr	r3, [r3, #28]
 8001260:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	4313      	orrs	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	68fa      	ldr	r2, [r7, #12]
 800126e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	0018      	movs	r0, r3
 8001274:	f000 f8b4 	bl	80013e0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2221      	movs	r2, #33	; 0x21
 8001282:	2101      	movs	r1, #1
 8001284:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2220      	movs	r2, #32
 800128a:	2100      	movs	r1, #0
 800128c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800128e:	2300      	movs	r3, #0
}  
 8001290:	0018      	movs	r0, r3
 8001292:	46bd      	mov	sp, r7
 8001294:	b004      	add	sp, #16
 8001296:	bd80      	pop	{r7, pc}
 8001298:	ffffc00f 	.word	0xffffc00f

0800129c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b8:	2204      	movs	r2, #4
 80012ba:	409a      	lsls	r2, r3
 80012bc:	0013      	movs	r3, r2
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	4013      	ands	r3, r2
 80012c2:	d024      	beq.n	800130e <HAL_DMA_IRQHandler+0x72>
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	2204      	movs	r2, #4
 80012c8:	4013      	ands	r3, r2
 80012ca:	d020      	beq.n	800130e <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2220      	movs	r2, #32
 80012d4:	4013      	ands	r3, r2
 80012d6:	d107      	bne.n	80012e8 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2104      	movs	r1, #4
 80012e4:	438a      	bics	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012f0:	2104      	movs	r1, #4
 80012f2:	4091      	lsls	r1, r2
 80012f4:	000a      	movs	r2, r1
 80012f6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d100      	bne.n	8001302 <HAL_DMA_IRQHandler+0x66>
 8001300:	e06a      	b.n	80013d8 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	0010      	movs	r0, r2
 800130a:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800130c:	e064      	b.n	80013d8 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001312:	2202      	movs	r2, #2
 8001314:	409a      	lsls	r2, r3
 8001316:	0013      	movs	r3, r2
 8001318:	68fa      	ldr	r2, [r7, #12]
 800131a:	4013      	ands	r3, r2
 800131c:	d02b      	beq.n	8001376 <HAL_DMA_IRQHandler+0xda>
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2202      	movs	r2, #2
 8001322:	4013      	ands	r3, r2
 8001324:	d027      	beq.n	8001376 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2220      	movs	r2, #32
 800132e:	4013      	ands	r3, r2
 8001330:	d10b      	bne.n	800134a <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	210a      	movs	r1, #10
 800133e:	438a      	bics	r2, r1
 8001340:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2221      	movs	r2, #33	; 0x21
 8001346:	2101      	movs	r1, #1
 8001348:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001352:	2102      	movs	r1, #2
 8001354:	4091      	lsls	r1, r2
 8001356:	000a      	movs	r2, r1
 8001358:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2220      	movs	r2, #32
 800135e:	2100      	movs	r1, #0
 8001360:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001366:	2b00      	cmp	r3, #0
 8001368:	d036      	beq.n	80013d8 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	0010      	movs	r0, r2
 8001372:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001374:	e030      	b.n	80013d8 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137a:	2208      	movs	r2, #8
 800137c:	409a      	lsls	r2, r3
 800137e:	0013      	movs	r3, r2
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	4013      	ands	r3, r2
 8001384:	d028      	beq.n	80013d8 <HAL_DMA_IRQHandler+0x13c>
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	2208      	movs	r2, #8
 800138a:	4013      	ands	r3, r2
 800138c:	d024      	beq.n	80013d8 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	210e      	movs	r1, #14
 800139a:	438a      	bics	r2, r1
 800139c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013a6:	2101      	movs	r1, #1
 80013a8:	4091      	lsls	r1, r2
 80013aa:	000a      	movs	r2, r1
 80013ac:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2201      	movs	r2, #1
 80013b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2221      	movs	r2, #33	; 0x21
 80013b8:	2101      	movs	r1, #1
 80013ba:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2220      	movs	r2, #32
 80013c0:	2100      	movs	r1, #0
 80013c2:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d005      	beq.n	80013d8 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	0010      	movs	r0, r2
 80013d4:	4798      	blx	r3
    }
   }
}  
 80013d6:	e7ff      	b.n	80013d8 <HAL_DMA_IRQHandler+0x13c>
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b004      	add	sp, #16
 80013de:	bd80      	pop	{r7, pc}

080013e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a08      	ldr	r2, [pc, #32]	; (8001410 <DMA_CalcBaseAndBitshift+0x30>)
 80013ee:	4694      	mov	ip, r2
 80013f0:	4463      	add	r3, ip
 80013f2:	2114      	movs	r1, #20
 80013f4:	0018      	movs	r0, r3
 80013f6:	f7fe fe87 	bl	8000108 <__udivsi3>
 80013fa:	0003      	movs	r3, r0
 80013fc:	009a      	lsls	r2, r3, #2
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a03      	ldr	r2, [pc, #12]	; (8001414 <DMA_CalcBaseAndBitshift+0x34>)
 8001406:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001408:	46c0      	nop			; (mov r8, r8)
 800140a:	46bd      	mov	sp, r7
 800140c:	b002      	add	sp, #8
 800140e:	bd80      	pop	{r7, pc}
 8001410:	bffdfff8 	.word	0xbffdfff8
 8001414:	40020000 	.word	0x40020000

08001418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001426:	e14f      	b.n	80016c8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2101      	movs	r1, #1
 800142e:	697a      	ldr	r2, [r7, #20]
 8001430:	4091      	lsls	r1, r2
 8001432:	000a      	movs	r2, r1
 8001434:	4013      	ands	r3, r2
 8001436:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d100      	bne.n	8001440 <HAL_GPIO_Init+0x28>
 800143e:	e140      	b.n	80016c2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2b02      	cmp	r3, #2
 8001446:	d003      	beq.n	8001450 <HAL_GPIO_Init+0x38>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	2b12      	cmp	r3, #18
 800144e:	d123      	bne.n	8001498 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	08da      	lsrs	r2, r3, #3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3208      	adds	r2, #8
 8001458:	0092      	lsls	r2, r2, #2
 800145a:	58d3      	ldr	r3, [r2, r3]
 800145c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	2207      	movs	r2, #7
 8001462:	4013      	ands	r3, r2
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	220f      	movs	r2, #15
 8001468:	409a      	lsls	r2, r3
 800146a:	0013      	movs	r3, r2
 800146c:	43da      	mvns	r2, r3
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	4013      	ands	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	691a      	ldr	r2, [r3, #16]
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	2107      	movs	r1, #7
 800147c:	400b      	ands	r3, r1
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	409a      	lsls	r2, r3
 8001482:	0013      	movs	r3, r2
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4313      	orrs	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	08da      	lsrs	r2, r3, #3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	3208      	adds	r2, #8
 8001492:	0092      	lsls	r2, r2, #2
 8001494:	6939      	ldr	r1, [r7, #16]
 8001496:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	2203      	movs	r2, #3
 80014a4:	409a      	lsls	r2, r3
 80014a6:	0013      	movs	r3, r2
 80014a8:	43da      	mvns	r2, r3
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	4013      	ands	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2203      	movs	r2, #3
 80014b6:	401a      	ands	r2, r3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	409a      	lsls	r2, r3
 80014be:	0013      	movs	r3, r2
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d00b      	beq.n	80014ec <HAL_GPIO_Init+0xd4>
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d007      	beq.n	80014ec <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014e0:	2b11      	cmp	r3, #17
 80014e2:	d003      	beq.n	80014ec <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	2b12      	cmp	r3, #18
 80014ea:	d130      	bne.n	800154e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	2203      	movs	r2, #3
 80014f8:	409a      	lsls	r2, r3
 80014fa:	0013      	movs	r3, r2
 80014fc:	43da      	mvns	r2, r3
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	4013      	ands	r3, r2
 8001502:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	68da      	ldr	r2, [r3, #12]
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	409a      	lsls	r2, r3
 800150e:	0013      	movs	r3, r2
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	4313      	orrs	r3, r2
 8001514:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	693a      	ldr	r2, [r7, #16]
 800151a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001522:	2201      	movs	r2, #1
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	409a      	lsls	r2, r3
 8001528:	0013      	movs	r3, r2
 800152a:	43da      	mvns	r2, r3
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	4013      	ands	r3, r2
 8001530:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	091b      	lsrs	r3, r3, #4
 8001538:	2201      	movs	r2, #1
 800153a:	401a      	ands	r2, r3
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	409a      	lsls	r2, r3
 8001540:	0013      	movs	r3, r2
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	4313      	orrs	r3, r2
 8001546:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	2203      	movs	r2, #3
 800155a:	409a      	lsls	r2, r3
 800155c:	0013      	movs	r3, r2
 800155e:	43da      	mvns	r2, r3
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	4013      	ands	r3, r2
 8001564:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	689a      	ldr	r2, [r3, #8]
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	409a      	lsls	r2, r3
 8001570:	0013      	movs	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	4313      	orrs	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	2380      	movs	r3, #128	; 0x80
 8001584:	055b      	lsls	r3, r3, #21
 8001586:	4013      	ands	r3, r2
 8001588:	d100      	bne.n	800158c <HAL_GPIO_Init+0x174>
 800158a:	e09a      	b.n	80016c2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158c:	4b54      	ldr	r3, [pc, #336]	; (80016e0 <HAL_GPIO_Init+0x2c8>)
 800158e:	699a      	ldr	r2, [r3, #24]
 8001590:	4b53      	ldr	r3, [pc, #332]	; (80016e0 <HAL_GPIO_Init+0x2c8>)
 8001592:	2101      	movs	r1, #1
 8001594:	430a      	orrs	r2, r1
 8001596:	619a      	str	r2, [r3, #24]
 8001598:	4b51      	ldr	r3, [pc, #324]	; (80016e0 <HAL_GPIO_Init+0x2c8>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	2201      	movs	r2, #1
 800159e:	4013      	ands	r3, r2
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015a4:	4a4f      	ldr	r2, [pc, #316]	; (80016e4 <HAL_GPIO_Init+0x2cc>)
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	089b      	lsrs	r3, r3, #2
 80015aa:	3302      	adds	r3, #2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	589b      	ldr	r3, [r3, r2]
 80015b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	2203      	movs	r2, #3
 80015b6:	4013      	ands	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	220f      	movs	r2, #15
 80015bc:	409a      	lsls	r2, r3
 80015be:	0013      	movs	r3, r2
 80015c0:	43da      	mvns	r2, r3
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	4013      	ands	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	2390      	movs	r3, #144	; 0x90
 80015cc:	05db      	lsls	r3, r3, #23
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d013      	beq.n	80015fa <HAL_GPIO_Init+0x1e2>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a44      	ldr	r2, [pc, #272]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d00d      	beq.n	80015f6 <HAL_GPIO_Init+0x1de>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a43      	ldr	r2, [pc, #268]	; (80016ec <HAL_GPIO_Init+0x2d4>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d007      	beq.n	80015f2 <HAL_GPIO_Init+0x1da>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a42      	ldr	r2, [pc, #264]	; (80016f0 <HAL_GPIO_Init+0x2d8>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d101      	bne.n	80015ee <HAL_GPIO_Init+0x1d6>
 80015ea:	2303      	movs	r3, #3
 80015ec:	e006      	b.n	80015fc <HAL_GPIO_Init+0x1e4>
 80015ee:	2305      	movs	r3, #5
 80015f0:	e004      	b.n	80015fc <HAL_GPIO_Init+0x1e4>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e002      	b.n	80015fc <HAL_GPIO_Init+0x1e4>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <HAL_GPIO_Init+0x1e4>
 80015fa:	2300      	movs	r3, #0
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	2103      	movs	r1, #3
 8001600:	400a      	ands	r2, r1
 8001602:	0092      	lsls	r2, r2, #2
 8001604:	4093      	lsls	r3, r2
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4313      	orrs	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800160c:	4935      	ldr	r1, [pc, #212]	; (80016e4 <HAL_GPIO_Init+0x2cc>)
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	089b      	lsrs	r3, r3, #2
 8001612:	3302      	adds	r3, #2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800161a:	4b36      	ldr	r3, [pc, #216]	; (80016f4 <HAL_GPIO_Init+0x2dc>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	43da      	mvns	r2, r3
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	4013      	ands	r3, r2
 8001628:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685a      	ldr	r2, [r3, #4]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	025b      	lsls	r3, r3, #9
 8001632:	4013      	ands	r3, r2
 8001634:	d003      	beq.n	800163e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4313      	orrs	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800163e:	4b2d      	ldr	r3, [pc, #180]	; (80016f4 <HAL_GPIO_Init+0x2dc>)
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001644:	4b2b      	ldr	r3, [pc, #172]	; (80016f4 <HAL_GPIO_Init+0x2dc>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	43da      	mvns	r2, r3
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	2380      	movs	r3, #128	; 0x80
 800165a:	029b      	lsls	r3, r3, #10
 800165c:	4013      	ands	r3, r2
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	4313      	orrs	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001668:	4b22      	ldr	r3, [pc, #136]	; (80016f4 <HAL_GPIO_Init+0x2dc>)
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800166e:	4b21      	ldr	r3, [pc, #132]	; (80016f4 <HAL_GPIO_Init+0x2dc>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	43da      	mvns	r2, r3
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	4013      	ands	r3, r2
 800167c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	2380      	movs	r3, #128	; 0x80
 8001684:	035b      	lsls	r3, r3, #13
 8001686:	4013      	ands	r3, r2
 8001688:	d003      	beq.n	8001692 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	4313      	orrs	r3, r2
 8001690:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001692:	4b18      	ldr	r3, [pc, #96]	; (80016f4 <HAL_GPIO_Init+0x2dc>)
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001698:	4b16      	ldr	r3, [pc, #88]	; (80016f4 <HAL_GPIO_Init+0x2dc>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	43da      	mvns	r2, r3
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	4013      	ands	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	2380      	movs	r3, #128	; 0x80
 80016ae:	039b      	lsls	r3, r3, #14
 80016b0:	4013      	ands	r3, r2
 80016b2:	d003      	beq.n	80016bc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80016bc:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <HAL_GPIO_Init+0x2dc>)
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	3301      	adds	r3, #1
 80016c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	40da      	lsrs	r2, r3
 80016d0:	1e13      	subs	r3, r2, #0
 80016d2:	d000      	beq.n	80016d6 <HAL_GPIO_Init+0x2be>
 80016d4:	e6a8      	b.n	8001428 <HAL_GPIO_Init+0x10>
  } 
}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	b006      	add	sp, #24
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	40021000 	.word	0x40021000
 80016e4:	40010000 	.word	0x40010000
 80016e8:	48000400 	.word	0x48000400
 80016ec:	48000800 	.word	0x48000800
 80016f0:	48000c00 	.word	0x48000c00
 80016f4:	40010400 	.word	0x40010400

080016f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	0008      	movs	r0, r1
 8001702:	0011      	movs	r1, r2
 8001704:	1cbb      	adds	r3, r7, #2
 8001706:	1c02      	adds	r2, r0, #0
 8001708:	801a      	strh	r2, [r3, #0]
 800170a:	1c7b      	adds	r3, r7, #1
 800170c:	1c0a      	adds	r2, r1, #0
 800170e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001710:	1c7b      	adds	r3, r7, #1
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d004      	beq.n	8001722 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001718:	1cbb      	adds	r3, r7, #2
 800171a:	881a      	ldrh	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001720:	e003      	b.n	800172a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001722:	1cbb      	adds	r3, r7, #2
 8001724:	881a      	ldrh	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	629a      	str	r2, [r3, #40]	; 0x28
}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	46bd      	mov	sp, r7
 800172e:	b002      	add	sp, #8
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e082      	b.n	800184c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2241      	movs	r2, #65	; 0x41
 800174a:	5c9b      	ldrb	r3, [r3, r2]
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d107      	bne.n	8001762 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2240      	movs	r2, #64	; 0x40
 8001756:	2100      	movs	r1, #0
 8001758:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	0018      	movs	r0, r3
 800175e:	f7ff fa8f 	bl	8000c80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2241      	movs	r2, #65	; 0x41
 8001766:	2124      	movs	r1, #36	; 0x24
 8001768:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2101      	movs	r1, #1
 8001776:	438a      	bics	r2, r1
 8001778:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4934      	ldr	r1, [pc, #208]	; (8001854 <HAL_I2C_Init+0x120>)
 8001784:	400a      	ands	r2, r1
 8001786:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	689a      	ldr	r2, [r3, #8]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4931      	ldr	r1, [pc, #196]	; (8001858 <HAL_I2C_Init+0x124>)
 8001794:	400a      	ands	r2, r1
 8001796:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d108      	bne.n	80017b2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689a      	ldr	r2, [r3, #8]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2180      	movs	r1, #128	; 0x80
 80017aa:	0209      	lsls	r1, r1, #8
 80017ac:	430a      	orrs	r2, r1
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	e007      	b.n	80017c2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	689a      	ldr	r2, [r3, #8]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2184      	movs	r1, #132	; 0x84
 80017bc:	0209      	lsls	r1, r1, #8
 80017be:	430a      	orrs	r2, r1
 80017c0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d104      	bne.n	80017d4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2280      	movs	r2, #128	; 0x80
 80017d0:	0112      	lsls	r2, r2, #4
 80017d2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	491f      	ldr	r1, [pc, #124]	; (800185c <HAL_I2C_Init+0x128>)
 80017e0:	430a      	orrs	r2, r1
 80017e2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	491a      	ldr	r1, [pc, #104]	; (8001858 <HAL_I2C_Init+0x124>)
 80017f0:	400a      	ands	r2, r1
 80017f2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	691a      	ldr	r2, [r3, #16]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	431a      	orrs	r2, r3
 80017fe:	0011      	movs	r1, r2
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	021a      	lsls	r2, r3, #8
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	430a      	orrs	r2, r1
 800180c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	69d9      	ldr	r1, [r3, #28]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a1a      	ldr	r2, [r3, #32]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	430a      	orrs	r2, r1
 800181c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2101      	movs	r1, #1
 800182a:	430a      	orrs	r2, r1
 800182c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2241      	movs	r2, #65	; 0x41
 8001838:	2120      	movs	r1, #32
 800183a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2242      	movs	r2, #66	; 0x42
 8001846:	2100      	movs	r1, #0
 8001848:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800184a:	2300      	movs	r3, #0
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b002      	add	sp, #8
 8001852:	bd80      	pop	{r7, pc}
 8001854:	f0ffffff 	.word	0xf0ffffff
 8001858:	ffff7fff 	.word	0xffff7fff
 800185c:	02008000 	.word	0x02008000

08001860 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001860:	b590      	push	{r4, r7, lr}
 8001862:	b089      	sub	sp, #36	; 0x24
 8001864:	af02      	add	r7, sp, #8
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	000c      	movs	r4, r1
 800186a:	0010      	movs	r0, r2
 800186c:	0019      	movs	r1, r3
 800186e:	230a      	movs	r3, #10
 8001870:	18fb      	adds	r3, r7, r3
 8001872:	1c22      	adds	r2, r4, #0
 8001874:	801a      	strh	r2, [r3, #0]
 8001876:	2308      	movs	r3, #8
 8001878:	18fb      	adds	r3, r7, r3
 800187a:	1c02      	adds	r2, r0, #0
 800187c:	801a      	strh	r2, [r3, #0]
 800187e:	1dbb      	adds	r3, r7, #6
 8001880:	1c0a      	adds	r2, r1, #0
 8001882:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2241      	movs	r2, #65	; 0x41
 8001888:	5c9b      	ldrb	r3, [r3, r2]
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b20      	cmp	r3, #32
 800188e:	d000      	beq.n	8001892 <HAL_I2C_Mem_Write+0x32>
 8001890:	e10c      	b.n	8001aac <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001894:	2b00      	cmp	r3, #0
 8001896:	d004      	beq.n	80018a2 <HAL_I2C_Mem_Write+0x42>
 8001898:	232c      	movs	r3, #44	; 0x2c
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d105      	bne.n	80018ae <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2280      	movs	r2, #128	; 0x80
 80018a6:	0092      	lsls	r2, r2, #2
 80018a8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e0ff      	b.n	8001aae <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2240      	movs	r2, #64	; 0x40
 80018b2:	5c9b      	ldrb	r3, [r3, r2]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d101      	bne.n	80018bc <HAL_I2C_Mem_Write+0x5c>
 80018b8:	2302      	movs	r3, #2
 80018ba:	e0f8      	b.n	8001aae <HAL_I2C_Mem_Write+0x24e>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2240      	movs	r2, #64	; 0x40
 80018c0:	2101      	movs	r1, #1
 80018c2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018c4:	f7ff fbea 	bl	800109c <HAL_GetTick>
 80018c8:	0003      	movs	r3, r0
 80018ca:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	0219      	lsls	r1, r3, #8
 80018d0:	68f8      	ldr	r0, [r7, #12]
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	2319      	movs	r3, #25
 80018d8:	2201      	movs	r2, #1
 80018da:	f000 fb0b 	bl	8001ef4 <I2C_WaitOnFlagUntilTimeout>
 80018de:	1e03      	subs	r3, r0, #0
 80018e0:	d001      	beq.n	80018e6 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e0e3      	b.n	8001aae <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	2241      	movs	r2, #65	; 0x41
 80018ea:	2121      	movs	r1, #33	; 0x21
 80018ec:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2242      	movs	r2, #66	; 0x42
 80018f2:	2140      	movs	r1, #64	; 0x40
 80018f4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2200      	movs	r2, #0
 80018fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001900:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	222c      	movs	r2, #44	; 0x2c
 8001906:	18ba      	adds	r2, r7, r2
 8001908:	8812      	ldrh	r2, [r2, #0]
 800190a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2200      	movs	r2, #0
 8001910:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001912:	1dbb      	adds	r3, r7, #6
 8001914:	881c      	ldrh	r4, [r3, #0]
 8001916:	2308      	movs	r3, #8
 8001918:	18fb      	adds	r3, r7, r3
 800191a:	881a      	ldrh	r2, [r3, #0]
 800191c:	230a      	movs	r3, #10
 800191e:	18fb      	adds	r3, r7, r3
 8001920:	8819      	ldrh	r1, [r3, #0]
 8001922:	68f8      	ldr	r0, [r7, #12]
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	0023      	movs	r3, r4
 800192e:	f000 f9f9 	bl	8001d24 <I2C_RequestMemoryWrite>
 8001932:	1e03      	subs	r3, r0, #0
 8001934:	d005      	beq.n	8001942 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2240      	movs	r2, #64	; 0x40
 800193a:	2100      	movs	r1, #0
 800193c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e0b5      	b.n	8001aae <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001946:	b29b      	uxth	r3, r3
 8001948:	2bff      	cmp	r3, #255	; 0xff
 800194a:	d911      	bls.n	8001970 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	22ff      	movs	r2, #255	; 0xff
 8001950:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001956:	b2da      	uxtb	r2, r3
 8001958:	2380      	movs	r3, #128	; 0x80
 800195a:	045c      	lsls	r4, r3, #17
 800195c:	230a      	movs	r3, #10
 800195e:	18fb      	adds	r3, r7, r3
 8001960:	8819      	ldrh	r1, [r3, #0]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	2300      	movs	r3, #0
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	0023      	movs	r3, r4
 800196a:	f000 fbe3 	bl	8002134 <I2C_TransferConfig>
 800196e:	e012      	b.n	8001996 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001974:	b29a      	uxth	r2, r3
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800197e:	b2da      	uxtb	r2, r3
 8001980:	2380      	movs	r3, #128	; 0x80
 8001982:	049c      	lsls	r4, r3, #18
 8001984:	230a      	movs	r3, #10
 8001986:	18fb      	adds	r3, r7, r3
 8001988:	8819      	ldrh	r1, [r3, #0]
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	2300      	movs	r3, #0
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	0023      	movs	r3, r4
 8001992:	f000 fbcf 	bl	8002134 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	0018      	movs	r0, r3
 800199e:	f000 fae8 	bl	8001f72 <I2C_WaitOnTXISFlagUntilTimeout>
 80019a2:	1e03      	subs	r3, r0, #0
 80019a4:	d001      	beq.n	80019aa <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e081      	b.n	8001aae <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ae:	781a      	ldrb	r2, [r3, #0]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	3b01      	subs	r3, #1
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019d2:	3b01      	subs	r3, #1
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019de:	b29b      	uxth	r3, r3
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d03a      	beq.n	8001a5a <HAL_I2C_Mem_Write+0x1fa>
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d136      	bne.n	8001a5a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	0013      	movs	r3, r2
 80019f6:	2200      	movs	r2, #0
 80019f8:	2180      	movs	r1, #128	; 0x80
 80019fa:	f000 fa7b 	bl	8001ef4 <I2C_WaitOnFlagUntilTimeout>
 80019fe:	1e03      	subs	r3, r0, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e053      	b.n	8001aae <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	2bff      	cmp	r3, #255	; 0xff
 8001a0e:	d911      	bls.n	8001a34 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	22ff      	movs	r2, #255	; 0xff
 8001a14:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a1a:	b2da      	uxtb	r2, r3
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	045c      	lsls	r4, r3, #17
 8001a20:	230a      	movs	r3, #10
 8001a22:	18fb      	adds	r3, r7, r3
 8001a24:	8819      	ldrh	r1, [r3, #0]
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	2300      	movs	r3, #0
 8001a2a:	9300      	str	r3, [sp, #0]
 8001a2c:	0023      	movs	r3, r4
 8001a2e:	f000 fb81 	bl	8002134 <I2C_TransferConfig>
 8001a32:	e012      	b.n	8001a5a <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	2380      	movs	r3, #128	; 0x80
 8001a46:	049c      	lsls	r4, r3, #18
 8001a48:	230a      	movs	r3, #10
 8001a4a:	18fb      	adds	r3, r7, r3
 8001a4c:	8819      	ldrh	r1, [r3, #0]
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	2300      	movs	r3, #0
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	0023      	movs	r3, r4
 8001a56:	f000 fb6d 	bl	8002134 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d198      	bne.n	8001996 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a64:	697a      	ldr	r2, [r7, #20]
 8001a66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f000 fac0 	bl	8001ff0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a70:	1e03      	subs	r3, r0, #0
 8001a72:	d001      	beq.n	8001a78 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e01a      	b.n	8001aae <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2220      	movs	r2, #32
 8001a7e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	490b      	ldr	r1, [pc, #44]	; (8001ab8 <HAL_I2C_Mem_Write+0x258>)
 8001a8c:	400a      	ands	r2, r1
 8001a8e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2241      	movs	r2, #65	; 0x41
 8001a94:	2120      	movs	r1, #32
 8001a96:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2242      	movs	r2, #66	; 0x42
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2240      	movs	r2, #64	; 0x40
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	e000      	b.n	8001aae <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001aac:	2302      	movs	r3, #2
  }
}
 8001aae:	0018      	movs	r0, r3
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	b007      	add	sp, #28
 8001ab4:	bd90      	pop	{r4, r7, pc}
 8001ab6:	46c0      	nop			; (mov r8, r8)
 8001ab8:	fe00e800 	.word	0xfe00e800

08001abc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af02      	add	r7, sp, #8
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	000c      	movs	r4, r1
 8001ac6:	0010      	movs	r0, r2
 8001ac8:	0019      	movs	r1, r3
 8001aca:	230a      	movs	r3, #10
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	1c22      	adds	r2, r4, #0
 8001ad0:	801a      	strh	r2, [r3, #0]
 8001ad2:	2308      	movs	r3, #8
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	1c02      	adds	r2, r0, #0
 8001ad8:	801a      	strh	r2, [r3, #0]
 8001ada:	1dbb      	adds	r3, r7, #6
 8001adc:	1c0a      	adds	r2, r1, #0
 8001ade:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2241      	movs	r2, #65	; 0x41
 8001ae4:	5c9b      	ldrb	r3, [r3, r2]
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	2b20      	cmp	r3, #32
 8001aea:	d000      	beq.n	8001aee <HAL_I2C_Mem_Read+0x32>
 8001aec:	e110      	b.n	8001d10 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d004      	beq.n	8001afe <HAL_I2C_Mem_Read+0x42>
 8001af4:	232c      	movs	r3, #44	; 0x2c
 8001af6:	18fb      	adds	r3, r7, r3
 8001af8:	881b      	ldrh	r3, [r3, #0]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d105      	bne.n	8001b0a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	2280      	movs	r2, #128	; 0x80
 8001b02:	0092      	lsls	r2, r2, #2
 8001b04:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e103      	b.n	8001d12 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2240      	movs	r2, #64	; 0x40
 8001b0e:	5c9b      	ldrb	r3, [r3, r2]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d101      	bne.n	8001b18 <HAL_I2C_Mem_Read+0x5c>
 8001b14:	2302      	movs	r3, #2
 8001b16:	e0fc      	b.n	8001d12 <HAL_I2C_Mem_Read+0x256>
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2240      	movs	r2, #64	; 0x40
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b20:	f7ff fabc 	bl	800109c <HAL_GetTick>
 8001b24:	0003      	movs	r3, r0
 8001b26:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b28:	2380      	movs	r3, #128	; 0x80
 8001b2a:	0219      	lsls	r1, r3, #8
 8001b2c:	68f8      	ldr	r0, [r7, #12]
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	2319      	movs	r3, #25
 8001b34:	2201      	movs	r2, #1
 8001b36:	f000 f9dd 	bl	8001ef4 <I2C_WaitOnFlagUntilTimeout>
 8001b3a:	1e03      	subs	r3, r0, #0
 8001b3c:	d001      	beq.n	8001b42 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e0e7      	b.n	8001d12 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2241      	movs	r2, #65	; 0x41
 8001b46:	2122      	movs	r1, #34	; 0x22
 8001b48:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2242      	movs	r2, #66	; 0x42
 8001b4e:	2140      	movs	r1, #64	; 0x40
 8001b50:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	222c      	movs	r2, #44	; 0x2c
 8001b62:	18ba      	adds	r2, r7, r2
 8001b64:	8812      	ldrh	r2, [r2, #0]
 8001b66:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b6e:	1dbb      	adds	r3, r7, #6
 8001b70:	881c      	ldrh	r4, [r3, #0]
 8001b72:	2308      	movs	r3, #8
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	881a      	ldrh	r2, [r3, #0]
 8001b78:	230a      	movs	r3, #10
 8001b7a:	18fb      	adds	r3, r7, r3
 8001b7c:	8819      	ldrh	r1, [r3, #0]
 8001b7e:	68f8      	ldr	r0, [r7, #12]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	9301      	str	r3, [sp, #4]
 8001b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	0023      	movs	r3, r4
 8001b8a:	f000 f92f 	bl	8001dec <I2C_RequestMemoryRead>
 8001b8e:	1e03      	subs	r3, r0, #0
 8001b90:	d005      	beq.n	8001b9e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2240      	movs	r2, #64	; 0x40
 8001b96:	2100      	movs	r1, #0
 8001b98:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e0b9      	b.n	8001d12 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	2bff      	cmp	r3, #255	; 0xff
 8001ba6:	d911      	bls.n	8001bcc <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	22ff      	movs	r2, #255	; 0xff
 8001bac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	2380      	movs	r3, #128	; 0x80
 8001bb6:	045c      	lsls	r4, r3, #17
 8001bb8:	230a      	movs	r3, #10
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	8819      	ldrh	r1, [r3, #0]
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	4b56      	ldr	r3, [pc, #344]	; (8001d1c <HAL_I2C_Mem_Read+0x260>)
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	0023      	movs	r3, r4
 8001bc6:	f000 fab5 	bl	8002134 <I2C_TransferConfig>
 8001bca:	e012      	b.n	8001bf2 <HAL_I2C_Mem_Read+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	2380      	movs	r3, #128	; 0x80
 8001bde:	049c      	lsls	r4, r3, #18
 8001be0:	230a      	movs	r3, #10
 8001be2:	18fb      	adds	r3, r7, r3
 8001be4:	8819      	ldrh	r1, [r3, #0]
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	4b4c      	ldr	r3, [pc, #304]	; (8001d1c <HAL_I2C_Mem_Read+0x260>)
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	0023      	movs	r3, r4
 8001bee:	f000 faa1 	bl	8002134 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001bf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bf4:	68f8      	ldr	r0, [r7, #12]
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	0013      	movs	r3, r2
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2104      	movs	r1, #4
 8001c00:	f000 f978 	bl	8001ef4 <I2C_WaitOnFlagUntilTimeout>
 8001c04:	1e03      	subs	r3, r0, #0
 8001c06:	d001      	beq.n	8001c0c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e082      	b.n	8001d12 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	b2d2      	uxtb	r2, r2
 8001c18:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	1c5a      	adds	r2, r3, #1
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c28:	3b01      	subs	r3, #1
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	3b01      	subs	r3, #1
 8001c38:	b29a      	uxth	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d03a      	beq.n	8001cbe <HAL_I2C_Mem_Read+0x202>
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d136      	bne.n	8001cbe <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	0013      	movs	r3, r2
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2180      	movs	r1, #128	; 0x80
 8001c5e:	f000 f949 	bl	8001ef4 <I2C_WaitOnFlagUntilTimeout>
 8001c62:	1e03      	subs	r3, r0, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e053      	b.n	8001d12 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	2bff      	cmp	r3, #255	; 0xff
 8001c72:	d911      	bls.n	8001c98 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	22ff      	movs	r2, #255	; 0xff
 8001c78:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	045c      	lsls	r4, r3, #17
 8001c84:	230a      	movs	r3, #10
 8001c86:	18fb      	adds	r3, r7, r3
 8001c88:	8819      	ldrh	r1, [r3, #0]
 8001c8a:	68f8      	ldr	r0, [r7, #12]
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	0023      	movs	r3, r4
 8001c92:	f000 fa4f 	bl	8002134 <I2C_TransferConfig>
 8001c96:	e012      	b.n	8001cbe <HAL_I2C_Mem_Read+0x202>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c9c:	b29a      	uxth	r2, r3
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	2380      	movs	r3, #128	; 0x80
 8001caa:	049c      	lsls	r4, r3, #18
 8001cac:	230a      	movs	r3, #10
 8001cae:	18fb      	adds	r3, r7, r3
 8001cb0:	8819      	ldrh	r1, [r3, #0]
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	0023      	movs	r3, r4
 8001cba:	f000 fa3b 	bl	8002134 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d194      	bne.n	8001bf2 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	0018      	movs	r0, r3
 8001cd0:	f000 f98e 	bl	8001ff0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001cd4:	1e03      	subs	r3, r0, #0
 8001cd6:	d001      	beq.n	8001cdc <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e01a      	b.n	8001d12 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2220      	movs	r2, #32
 8001ce2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	490c      	ldr	r1, [pc, #48]	; (8001d20 <HAL_I2C_Mem_Read+0x264>)
 8001cf0:	400a      	ands	r2, r1
 8001cf2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2241      	movs	r2, #65	; 0x41
 8001cf8:	2120      	movs	r1, #32
 8001cfa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2242      	movs	r2, #66	; 0x42
 8001d00:	2100      	movs	r1, #0
 8001d02:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2240      	movs	r2, #64	; 0x40
 8001d08:	2100      	movs	r1, #0
 8001d0a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	e000      	b.n	8001d12 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001d10:	2302      	movs	r3, #2
  }
}
 8001d12:	0018      	movs	r0, r3
 8001d14:	46bd      	mov	sp, r7
 8001d16:	b007      	add	sp, #28
 8001d18:	bd90      	pop	{r4, r7, pc}
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	80002400 	.word	0x80002400
 8001d20:	fe00e800 	.word	0xfe00e800

08001d24 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001d24:	b5b0      	push	{r4, r5, r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af02      	add	r7, sp, #8
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	000c      	movs	r4, r1
 8001d2e:	0010      	movs	r0, r2
 8001d30:	0019      	movs	r1, r3
 8001d32:	250a      	movs	r5, #10
 8001d34:	197b      	adds	r3, r7, r5
 8001d36:	1c22      	adds	r2, r4, #0
 8001d38:	801a      	strh	r2, [r3, #0]
 8001d3a:	2308      	movs	r3, #8
 8001d3c:	18fb      	adds	r3, r7, r3
 8001d3e:	1c02      	adds	r2, r0, #0
 8001d40:	801a      	strh	r2, [r3, #0]
 8001d42:	1dbb      	adds	r3, r7, #6
 8001d44:	1c0a      	adds	r2, r1, #0
 8001d46:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001d48:	1dbb      	adds	r3, r7, #6
 8001d4a:	881b      	ldrh	r3, [r3, #0]
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	2380      	movs	r3, #128	; 0x80
 8001d50:	045c      	lsls	r4, r3, #17
 8001d52:	197b      	adds	r3, r7, r5
 8001d54:	8819      	ldrh	r1, [r3, #0]
 8001d56:	68f8      	ldr	r0, [r7, #12]
 8001d58:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <I2C_RequestMemoryWrite+0xc4>)
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	0023      	movs	r3, r4
 8001d5e:	f000 f9e9 	bl	8002134 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d64:	6a39      	ldr	r1, [r7, #32]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	0018      	movs	r0, r3
 8001d6a:	f000 f902 	bl	8001f72 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d6e:	1e03      	subs	r3, r0, #0
 8001d70:	d001      	beq.n	8001d76 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e033      	b.n	8001dde <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d76:	1dbb      	adds	r3, r7, #6
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d107      	bne.n	8001d8e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d7e:	2308      	movs	r3, #8
 8001d80:	18fb      	adds	r3, r7, r3
 8001d82:	881b      	ldrh	r3, [r3, #0]
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	629a      	str	r2, [r3, #40]	; 0x28
 8001d8c:	e019      	b.n	8001dc2 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d8e:	2308      	movs	r3, #8
 8001d90:	18fb      	adds	r3, r7, r3
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	0a1b      	lsrs	r3, r3, #8
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	b2da      	uxtb	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001da2:	6a39      	ldr	r1, [r7, #32]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	0018      	movs	r0, r3
 8001da8:	f000 f8e3 	bl	8001f72 <I2C_WaitOnTXISFlagUntilTimeout>
 8001dac:	1e03      	subs	r3, r0, #0
 8001dae:	d001      	beq.n	8001db4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e014      	b.n	8001dde <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001db4:	2308      	movs	r3, #8
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001dc2:	6a3a      	ldr	r2, [r7, #32]
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	0013      	movs	r3, r2
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2180      	movs	r1, #128	; 0x80
 8001dd0:	f000 f890 	bl	8001ef4 <I2C_WaitOnFlagUntilTimeout>
 8001dd4:	1e03      	subs	r3, r0, #0
 8001dd6:	d001      	beq.n	8001ddc <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e000      	b.n	8001dde <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	0018      	movs	r0, r3
 8001de0:	46bd      	mov	sp, r7
 8001de2:	b004      	add	sp, #16
 8001de4:	bdb0      	pop	{r4, r5, r7, pc}
 8001de6:	46c0      	nop			; (mov r8, r8)
 8001de8:	80002000 	.word	0x80002000

08001dec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001dec:	b5b0      	push	{r4, r5, r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af02      	add	r7, sp, #8
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	000c      	movs	r4, r1
 8001df6:	0010      	movs	r0, r2
 8001df8:	0019      	movs	r1, r3
 8001dfa:	250a      	movs	r5, #10
 8001dfc:	197b      	adds	r3, r7, r5
 8001dfe:	1c22      	adds	r2, r4, #0
 8001e00:	801a      	strh	r2, [r3, #0]
 8001e02:	2308      	movs	r3, #8
 8001e04:	18fb      	adds	r3, r7, r3
 8001e06:	1c02      	adds	r2, r0, #0
 8001e08:	801a      	strh	r2, [r3, #0]
 8001e0a:	1dbb      	adds	r3, r7, #6
 8001e0c:	1c0a      	adds	r2, r1, #0
 8001e0e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001e10:	1dbb      	adds	r3, r7, #6
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	197b      	adds	r3, r7, r5
 8001e18:	8819      	ldrh	r1, [r3, #0]
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	4b23      	ldr	r3, [pc, #140]	; (8001eac <I2C_RequestMemoryRead+0xc0>)
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	2300      	movs	r3, #0
 8001e22:	f000 f987 	bl	8002134 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e28:	6a39      	ldr	r1, [r7, #32]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f000 f8a0 	bl	8001f72 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e32:	1e03      	subs	r3, r0, #0
 8001e34:	d001      	beq.n	8001e3a <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e033      	b.n	8001ea2 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001e3a:	1dbb      	adds	r3, r7, #6
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d107      	bne.n	8001e52 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e42:	2308      	movs	r3, #8
 8001e44:	18fb      	adds	r3, r7, r3
 8001e46:	881b      	ldrh	r3, [r3, #0]
 8001e48:	b2da      	uxtb	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	629a      	str	r2, [r3, #40]	; 0x28
 8001e50:	e019      	b.n	8001e86 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001e52:	2308      	movs	r3, #8
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	0a1b      	lsrs	r3, r3, #8
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e66:	6a39      	ldr	r1, [r7, #32]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f000 f881 	bl	8001f72 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e70:	1e03      	subs	r3, r0, #0
 8001e72:	d001      	beq.n	8001e78 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e014      	b.n	8001ea2 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e78:	2308      	movs	r3, #8
 8001e7a:	18fb      	adds	r3, r7, r3
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	b2da      	uxtb	r2, r3
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001e86:	6a3a      	ldr	r2, [r7, #32]
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8c:	9300      	str	r3, [sp, #0]
 8001e8e:	0013      	movs	r3, r2
 8001e90:	2200      	movs	r2, #0
 8001e92:	2140      	movs	r1, #64	; 0x40
 8001e94:	f000 f82e 	bl	8001ef4 <I2C_WaitOnFlagUntilTimeout>
 8001e98:	1e03      	subs	r3, r0, #0
 8001e9a:	d001      	beq.n	8001ea0 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e000      	b.n	8001ea2 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b004      	add	sp, #16
 8001ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eaa:	46c0      	nop			; (mov r8, r8)
 8001eac:	80002000 	.word	0x80002000

08001eb0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d103      	bne.n	8001ece <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d007      	beq.n	8001eec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	699a      	ldr	r2, [r3, #24]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	619a      	str	r2, [r3, #24]
  }
}
 8001eec:	46c0      	nop			; (mov r8, r8)
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	b002      	add	sp, #8
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	603b      	str	r3, [r7, #0]
 8001f00:	1dfb      	adds	r3, r7, #7
 8001f02:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f04:	e021      	b.n	8001f4a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	d01e      	beq.n	8001f4a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f0c:	f7ff f8c6 	bl	800109c <HAL_GetTick>
 8001f10:	0002      	movs	r2, r0
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d302      	bcc.n	8001f22 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d113      	bne.n	8001f4a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f26:	2220      	movs	r2, #32
 8001f28:	431a      	orrs	r2, r3
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2241      	movs	r2, #65	; 0x41
 8001f32:	2120      	movs	r1, #32
 8001f34:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2242      	movs	r2, #66	; 0x42
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2240      	movs	r2, #64	; 0x40
 8001f42:	2100      	movs	r1, #0
 8001f44:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e00f      	b.n	8001f6a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	4013      	ands	r3, r2
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	425a      	negs	r2, r3
 8001f5a:	4153      	adcs	r3, r2
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	001a      	movs	r2, r3
 8001f60:	1dfb      	adds	r3, r7, #7
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d0ce      	beq.n	8001f06 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	b004      	add	sp, #16
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b084      	sub	sp, #16
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	60f8      	str	r0, [r7, #12]
 8001f7a:	60b9      	str	r1, [r7, #8]
 8001f7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f7e:	e02b      	b.n	8001fd8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	68b9      	ldr	r1, [r7, #8]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	0018      	movs	r0, r3
 8001f88:	f000 f86e 	bl	8002068 <I2C_IsAcknowledgeFailed>
 8001f8c:	1e03      	subs	r3, r0, #0
 8001f8e:	d001      	beq.n	8001f94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e029      	b.n	8001fe8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	3301      	adds	r3, #1
 8001f98:	d01e      	beq.n	8001fd8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f9a:	f7ff f87f 	bl	800109c <HAL_GetTick>
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d302      	bcc.n	8001fb0 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d113      	bne.n	8001fd8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb4:	2220      	movs	r2, #32
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2241      	movs	r2, #65	; 0x41
 8001fc0:	2120      	movs	r1, #32
 8001fc2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2242      	movs	r2, #66	; 0x42
 8001fc8:	2100      	movs	r1, #0
 8001fca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2240      	movs	r2, #64	; 0x40
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e007      	b.n	8001fe8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	2202      	movs	r2, #2
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d1cc      	bne.n	8001f80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	0018      	movs	r0, r3
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b004      	add	sp, #16
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ffc:	e028      	b.n	8002050 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	68b9      	ldr	r1, [r7, #8]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	0018      	movs	r0, r3
 8002006:	f000 f82f 	bl	8002068 <I2C_IsAcknowledgeFailed>
 800200a:	1e03      	subs	r3, r0, #0
 800200c:	d001      	beq.n	8002012 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e026      	b.n	8002060 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002012:	f7ff f843 	bl	800109c <HAL_GetTick>
 8002016:	0002      	movs	r2, r0
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	429a      	cmp	r2, r3
 8002020:	d302      	bcc.n	8002028 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d113      	bne.n	8002050 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202c:	2220      	movs	r2, #32
 800202e:	431a      	orrs	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2241      	movs	r2, #65	; 0x41
 8002038:	2120      	movs	r1, #32
 800203a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2242      	movs	r2, #66	; 0x42
 8002040:	2100      	movs	r1, #0
 8002042:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2240      	movs	r2, #64	; 0x40
 8002048:	2100      	movs	r1, #0
 800204a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e007      	b.n	8002060 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	2220      	movs	r2, #32
 8002058:	4013      	ands	r3, r2
 800205a:	2b20      	cmp	r3, #32
 800205c:	d1cf      	bne.n	8001ffe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	b004      	add	sp, #16
 8002066:	bd80      	pop	{r7, pc}

08002068 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	2210      	movs	r2, #16
 800207c:	4013      	ands	r3, r2
 800207e:	2b10      	cmp	r3, #16
 8002080:	d151      	bne.n	8002126 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002082:	e021      	b.n	80020c8 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	3301      	adds	r3, #1
 8002088:	d01e      	beq.n	80020c8 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800208a:	f7ff f807 	bl	800109c <HAL_GetTick>
 800208e:	0002      	movs	r2, r0
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	68ba      	ldr	r2, [r7, #8]
 8002096:	429a      	cmp	r2, r3
 8002098:	d302      	bcc.n	80020a0 <I2C_IsAcknowledgeFailed+0x38>
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d113      	bne.n	80020c8 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a4:	2220      	movs	r2, #32
 80020a6:	431a      	orrs	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2241      	movs	r2, #65	; 0x41
 80020b0:	2120      	movs	r1, #32
 80020b2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2242      	movs	r2, #66	; 0x42
 80020b8:	2100      	movs	r1, #0
 80020ba:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2240      	movs	r2, #64	; 0x40
 80020c0:	2100      	movs	r1, #0
 80020c2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e02f      	b.n	8002128 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	2220      	movs	r2, #32
 80020d0:	4013      	ands	r3, r2
 80020d2:	2b20      	cmp	r3, #32
 80020d4:	d1d6      	bne.n	8002084 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2210      	movs	r2, #16
 80020dc:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2220      	movs	r2, #32
 80020e4:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	0018      	movs	r0, r3
 80020ea:	f7ff fee1 	bl	8001eb0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	490d      	ldr	r1, [pc, #52]	; (8002130 <I2C_IsAcknowledgeFailed+0xc8>)
 80020fa:	400a      	ands	r2, r1
 80020fc:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002102:	2204      	movs	r2, #4
 8002104:	431a      	orrs	r2, r3
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2241      	movs	r2, #65	; 0x41
 800210e:	2120      	movs	r1, #32
 8002110:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2242      	movs	r2, #66	; 0x42
 8002116:	2100      	movs	r1, #0
 8002118:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2240      	movs	r2, #64	; 0x40
 800211e:	2100      	movs	r1, #0
 8002120:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	0018      	movs	r0, r3
 800212a:	46bd      	mov	sp, r7
 800212c:	b004      	add	sp, #16
 800212e:	bd80      	pop	{r7, pc}
 8002130:	fe00e800 	.word	0xfe00e800

08002134 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002134:	b590      	push	{r4, r7, lr}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	0008      	movs	r0, r1
 800213e:	0011      	movs	r1, r2
 8002140:	607b      	str	r3, [r7, #4]
 8002142:	240a      	movs	r4, #10
 8002144:	193b      	adds	r3, r7, r4
 8002146:	1c02      	adds	r2, r0, #0
 8002148:	801a      	strh	r2, [r3, #0]
 800214a:	2009      	movs	r0, #9
 800214c:	183b      	adds	r3, r7, r0
 800214e:	1c0a      	adds	r2, r1, #0
 8002150:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	6a3a      	ldr	r2, [r7, #32]
 800215a:	0d51      	lsrs	r1, r2, #21
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	00d2      	lsls	r2, r2, #3
 8002160:	400a      	ands	r2, r1
 8002162:	490e      	ldr	r1, [pc, #56]	; (800219c <I2C_TransferConfig+0x68>)
 8002164:	430a      	orrs	r2, r1
 8002166:	43d2      	mvns	r2, r2
 8002168:	401a      	ands	r2, r3
 800216a:	0011      	movs	r1, r2
 800216c:	193b      	adds	r3, r7, r4
 800216e:	881b      	ldrh	r3, [r3, #0]
 8002170:	059b      	lsls	r3, r3, #22
 8002172:	0d9a      	lsrs	r2, r3, #22
 8002174:	183b      	adds	r3, r7, r0
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	0418      	lsls	r0, r3, #16
 800217a:	23ff      	movs	r3, #255	; 0xff
 800217c:	041b      	lsls	r3, r3, #16
 800217e:	4003      	ands	r3, r0
 8002180:	431a      	orrs	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	431a      	orrs	r2, r3
 8002186:	6a3b      	ldr	r3, [r7, #32]
 8002188:	431a      	orrs	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	46bd      	mov	sp, r7
 8002196:	b005      	add	sp, #20
 8002198:	bd90      	pop	{r4, r7, pc}
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	03ff63ff 	.word	0x03ff63ff

080021a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2241      	movs	r2, #65	; 0x41
 80021ae:	5c9b      	ldrb	r3, [r3, r2]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b20      	cmp	r3, #32
 80021b4:	d138      	bne.n	8002228 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2240      	movs	r2, #64	; 0x40
 80021ba:	5c9b      	ldrb	r3, [r3, r2]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d101      	bne.n	80021c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021c0:	2302      	movs	r3, #2
 80021c2:	e032      	b.n	800222a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2240      	movs	r2, #64	; 0x40
 80021c8:	2101      	movs	r1, #1
 80021ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2241      	movs	r2, #65	; 0x41
 80021d0:	2124      	movs	r1, #36	; 0x24
 80021d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2101      	movs	r1, #1
 80021e0:	438a      	bics	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4911      	ldr	r1, [pc, #68]	; (8002234 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80021f0:	400a      	ands	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6819      	ldr	r1, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	430a      	orrs	r2, r1
 8002202:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2101      	movs	r1, #1
 8002210:	430a      	orrs	r2, r1
 8002212:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2241      	movs	r2, #65	; 0x41
 8002218:	2120      	movs	r1, #32
 800221a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2240      	movs	r2, #64	; 0x40
 8002220:	2100      	movs	r1, #0
 8002222:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002224:	2300      	movs	r3, #0
 8002226:	e000      	b.n	800222a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002228:	2302      	movs	r3, #2
  }
}
 800222a:	0018      	movs	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	b002      	add	sp, #8
 8002230:	bd80      	pop	{r7, pc}
 8002232:	46c0      	nop			; (mov r8, r8)
 8002234:	ffffefff 	.word	0xffffefff

08002238 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2241      	movs	r2, #65	; 0x41
 8002246:	5c9b      	ldrb	r3, [r3, r2]
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b20      	cmp	r3, #32
 800224c:	d139      	bne.n	80022c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2240      	movs	r2, #64	; 0x40
 8002252:	5c9b      	ldrb	r3, [r3, r2]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d101      	bne.n	800225c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002258:	2302      	movs	r3, #2
 800225a:	e033      	b.n	80022c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2240      	movs	r2, #64	; 0x40
 8002260:	2101      	movs	r1, #1
 8002262:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2241      	movs	r2, #65	; 0x41
 8002268:	2124      	movs	r1, #36	; 0x24
 800226a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2101      	movs	r1, #1
 8002278:	438a      	bics	r2, r1
 800227a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4a11      	ldr	r2, [pc, #68]	; (80022cc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002288:	4013      	ands	r3, r2
 800228a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	021b      	lsls	r3, r3, #8
 8002290:	68fa      	ldr	r2, [r7, #12]
 8002292:	4313      	orrs	r3, r2
 8002294:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2101      	movs	r1, #1
 80022aa:	430a      	orrs	r2, r1
 80022ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2241      	movs	r2, #65	; 0x41
 80022b2:	2120      	movs	r1, #32
 80022b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2240      	movs	r2, #64	; 0x40
 80022ba:	2100      	movs	r1, #0
 80022bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80022be:	2300      	movs	r3, #0
 80022c0:	e000      	b.n	80022c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022c2:	2302      	movs	r3, #2
  }
}
 80022c4:	0018      	movs	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b004      	add	sp, #16
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	fffff0ff 	.word	0xfffff0ff

080022d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b088      	sub	sp, #32
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e303      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2201      	movs	r2, #1
 80022e8:	4013      	ands	r3, r2
 80022ea:	d100      	bne.n	80022ee <HAL_RCC_OscConfig+0x1e>
 80022ec:	e08d      	b.n	800240a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80022ee:	4bc4      	ldr	r3, [pc, #784]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	220c      	movs	r2, #12
 80022f4:	4013      	ands	r3, r2
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	d00e      	beq.n	8002318 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022fa:	4bc1      	ldr	r3, [pc, #772]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	220c      	movs	r2, #12
 8002300:	4013      	ands	r3, r2
 8002302:	2b08      	cmp	r3, #8
 8002304:	d116      	bne.n	8002334 <HAL_RCC_OscConfig+0x64>
 8002306:	4bbe      	ldr	r3, [pc, #760]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	2380      	movs	r3, #128	; 0x80
 800230c:	025b      	lsls	r3, r3, #9
 800230e:	401a      	ands	r2, r3
 8002310:	2380      	movs	r3, #128	; 0x80
 8002312:	025b      	lsls	r3, r3, #9
 8002314:	429a      	cmp	r2, r3
 8002316:	d10d      	bne.n	8002334 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002318:	4bb9      	ldr	r3, [pc, #740]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	2380      	movs	r3, #128	; 0x80
 800231e:	029b      	lsls	r3, r3, #10
 8002320:	4013      	ands	r3, r2
 8002322:	d100      	bne.n	8002326 <HAL_RCC_OscConfig+0x56>
 8002324:	e070      	b.n	8002408 <HAL_RCC_OscConfig+0x138>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d000      	beq.n	8002330 <HAL_RCC_OscConfig+0x60>
 800232e:	e06b      	b.n	8002408 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e2da      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d107      	bne.n	800234c <HAL_RCC_OscConfig+0x7c>
 800233c:	4bb0      	ldr	r3, [pc, #704]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	4baf      	ldr	r3, [pc, #700]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002342:	2180      	movs	r1, #128	; 0x80
 8002344:	0249      	lsls	r1, r1, #9
 8002346:	430a      	orrs	r2, r1
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	e02f      	b.n	80023ac <HAL_RCC_OscConfig+0xdc>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10c      	bne.n	800236e <HAL_RCC_OscConfig+0x9e>
 8002354:	4baa      	ldr	r3, [pc, #680]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	4ba9      	ldr	r3, [pc, #676]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800235a:	49aa      	ldr	r1, [pc, #680]	; (8002604 <HAL_RCC_OscConfig+0x334>)
 800235c:	400a      	ands	r2, r1
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	4ba7      	ldr	r3, [pc, #668]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	4ba6      	ldr	r3, [pc, #664]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002366:	49a8      	ldr	r1, [pc, #672]	; (8002608 <HAL_RCC_OscConfig+0x338>)
 8002368:	400a      	ands	r2, r1
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	e01e      	b.n	80023ac <HAL_RCC_OscConfig+0xdc>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	2b05      	cmp	r3, #5
 8002374:	d10e      	bne.n	8002394 <HAL_RCC_OscConfig+0xc4>
 8002376:	4ba2      	ldr	r3, [pc, #648]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	4ba1      	ldr	r3, [pc, #644]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800237c:	2180      	movs	r1, #128	; 0x80
 800237e:	02c9      	lsls	r1, r1, #11
 8002380:	430a      	orrs	r2, r1
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	4b9e      	ldr	r3, [pc, #632]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	4b9d      	ldr	r3, [pc, #628]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800238a:	2180      	movs	r1, #128	; 0x80
 800238c:	0249      	lsls	r1, r1, #9
 800238e:	430a      	orrs	r2, r1
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	e00b      	b.n	80023ac <HAL_RCC_OscConfig+0xdc>
 8002394:	4b9a      	ldr	r3, [pc, #616]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	4b99      	ldr	r3, [pc, #612]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800239a:	499a      	ldr	r1, [pc, #616]	; (8002604 <HAL_RCC_OscConfig+0x334>)
 800239c:	400a      	ands	r2, r1
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	4b97      	ldr	r3, [pc, #604]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b96      	ldr	r3, [pc, #600]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80023a6:	4998      	ldr	r1, [pc, #608]	; (8002608 <HAL_RCC_OscConfig+0x338>)
 80023a8:	400a      	ands	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d014      	beq.n	80023de <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b4:	f7fe fe72 	bl	800109c <HAL_GetTick>
 80023b8:	0003      	movs	r3, r0
 80023ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023be:	f7fe fe6d 	bl	800109c <HAL_GetTick>
 80023c2:	0002      	movs	r2, r0
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b64      	cmp	r3, #100	; 0x64
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e28c      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023d0:	4b8b      	ldr	r3, [pc, #556]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	2380      	movs	r3, #128	; 0x80
 80023d6:	029b      	lsls	r3, r3, #10
 80023d8:	4013      	ands	r3, r2
 80023da:	d0f0      	beq.n	80023be <HAL_RCC_OscConfig+0xee>
 80023dc:	e015      	b.n	800240a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023de:	f7fe fe5d 	bl	800109c <HAL_GetTick>
 80023e2:	0003      	movs	r3, r0
 80023e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023e8:	f7fe fe58 	bl	800109c <HAL_GetTick>
 80023ec:	0002      	movs	r2, r0
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b64      	cmp	r3, #100	; 0x64
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e277      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023fa:	4b81      	ldr	r3, [pc, #516]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	2380      	movs	r3, #128	; 0x80
 8002400:	029b      	lsls	r3, r3, #10
 8002402:	4013      	ands	r3, r2
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x118>
 8002406:	e000      	b.n	800240a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002408:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2202      	movs	r2, #2
 8002410:	4013      	ands	r3, r2
 8002412:	d100      	bne.n	8002416 <HAL_RCC_OscConfig+0x146>
 8002414:	e069      	b.n	80024ea <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002416:	4b7a      	ldr	r3, [pc, #488]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	220c      	movs	r2, #12
 800241c:	4013      	ands	r3, r2
 800241e:	d00b      	beq.n	8002438 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002420:	4b77      	ldr	r3, [pc, #476]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	220c      	movs	r2, #12
 8002426:	4013      	ands	r3, r2
 8002428:	2b08      	cmp	r3, #8
 800242a:	d11c      	bne.n	8002466 <HAL_RCC_OscConfig+0x196>
 800242c:	4b74      	ldr	r3, [pc, #464]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	025b      	lsls	r3, r3, #9
 8002434:	4013      	ands	r3, r2
 8002436:	d116      	bne.n	8002466 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002438:	4b71      	ldr	r3, [pc, #452]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2202      	movs	r2, #2
 800243e:	4013      	ands	r3, r2
 8002440:	d005      	beq.n	800244e <HAL_RCC_OscConfig+0x17e>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d001      	beq.n	800244e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e24d      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800244e:	4b6c      	ldr	r3, [pc, #432]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	22f8      	movs	r2, #248	; 0xf8
 8002454:	4393      	bics	r3, r2
 8002456:	0019      	movs	r1, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	00da      	lsls	r2, r3, #3
 800245e:	4b68      	ldr	r3, [pc, #416]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002460:	430a      	orrs	r2, r1
 8002462:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002464:	e041      	b.n	80024ea <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d024      	beq.n	80024b8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800246e:	4b64      	ldr	r3, [pc, #400]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	4b63      	ldr	r3, [pc, #396]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002474:	2101      	movs	r1, #1
 8002476:	430a      	orrs	r2, r1
 8002478:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247a:	f7fe fe0f 	bl	800109c <HAL_GetTick>
 800247e:	0003      	movs	r3, r0
 8002480:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002484:	f7fe fe0a 	bl	800109c <HAL_GetTick>
 8002488:	0002      	movs	r2, r0
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e229      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002496:	4b5a      	ldr	r3, [pc, #360]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2202      	movs	r2, #2
 800249c:	4013      	ands	r3, r2
 800249e:	d0f1      	beq.n	8002484 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024a0:	4b57      	ldr	r3, [pc, #348]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	22f8      	movs	r2, #248	; 0xf8
 80024a6:	4393      	bics	r3, r2
 80024a8:	0019      	movs	r1, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	00da      	lsls	r2, r3, #3
 80024b0:	4b53      	ldr	r3, [pc, #332]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80024b2:	430a      	orrs	r2, r1
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	e018      	b.n	80024ea <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024b8:	4b51      	ldr	r3, [pc, #324]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	4b50      	ldr	r3, [pc, #320]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80024be:	2101      	movs	r1, #1
 80024c0:	438a      	bics	r2, r1
 80024c2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c4:	f7fe fdea 	bl	800109c <HAL_GetTick>
 80024c8:	0003      	movs	r3, r0
 80024ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024cc:	e008      	b.n	80024e0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ce:	f7fe fde5 	bl	800109c <HAL_GetTick>
 80024d2:	0002      	movs	r2, r0
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e204      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024e0:	4b47      	ldr	r3, [pc, #284]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2202      	movs	r2, #2
 80024e6:	4013      	ands	r3, r2
 80024e8:	d1f1      	bne.n	80024ce <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2208      	movs	r2, #8
 80024f0:	4013      	ands	r3, r2
 80024f2:	d036      	beq.n	8002562 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	69db      	ldr	r3, [r3, #28]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d019      	beq.n	8002530 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024fc:	4b40      	ldr	r3, [pc, #256]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80024fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002500:	4b3f      	ldr	r3, [pc, #252]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002502:	2101      	movs	r1, #1
 8002504:	430a      	orrs	r2, r1
 8002506:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002508:	f7fe fdc8 	bl	800109c <HAL_GetTick>
 800250c:	0003      	movs	r3, r0
 800250e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002510:	e008      	b.n	8002524 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002512:	f7fe fdc3 	bl	800109c <HAL_GetTick>
 8002516:	0002      	movs	r2, r0
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e1e2      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002524:	4b36      	ldr	r3, [pc, #216]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002528:	2202      	movs	r2, #2
 800252a:	4013      	ands	r3, r2
 800252c:	d0f1      	beq.n	8002512 <HAL_RCC_OscConfig+0x242>
 800252e:	e018      	b.n	8002562 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002530:	4b33      	ldr	r3, [pc, #204]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002532:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002534:	4b32      	ldr	r3, [pc, #200]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002536:	2101      	movs	r1, #1
 8002538:	438a      	bics	r2, r1
 800253a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800253c:	f7fe fdae 	bl	800109c <HAL_GetTick>
 8002540:	0003      	movs	r3, r0
 8002542:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002546:	f7fe fda9 	bl	800109c <HAL_GetTick>
 800254a:	0002      	movs	r2, r0
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e1c8      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002558:	4b29      	ldr	r3, [pc, #164]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 800255a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255c:	2202      	movs	r2, #2
 800255e:	4013      	ands	r3, r2
 8002560:	d1f1      	bne.n	8002546 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2204      	movs	r2, #4
 8002568:	4013      	ands	r3, r2
 800256a:	d100      	bne.n	800256e <HAL_RCC_OscConfig+0x29e>
 800256c:	e0b6      	b.n	80026dc <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800256e:	231f      	movs	r3, #31
 8002570:	18fb      	adds	r3, r7, r3
 8002572:	2200      	movs	r2, #0
 8002574:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002576:	4b22      	ldr	r3, [pc, #136]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002578:	69da      	ldr	r2, [r3, #28]
 800257a:	2380      	movs	r3, #128	; 0x80
 800257c:	055b      	lsls	r3, r3, #21
 800257e:	4013      	ands	r3, r2
 8002580:	d111      	bne.n	80025a6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002582:	4b1f      	ldr	r3, [pc, #124]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002584:	69da      	ldr	r2, [r3, #28]
 8002586:	4b1e      	ldr	r3, [pc, #120]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002588:	2180      	movs	r1, #128	; 0x80
 800258a:	0549      	lsls	r1, r1, #21
 800258c:	430a      	orrs	r2, r1
 800258e:	61da      	str	r2, [r3, #28]
 8002590:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 8002592:	69da      	ldr	r2, [r3, #28]
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	055b      	lsls	r3, r3, #21
 8002598:	4013      	ands	r3, r2
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800259e:	231f      	movs	r3, #31
 80025a0:	18fb      	adds	r3, r7, r3
 80025a2:	2201      	movs	r2, #1
 80025a4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025a6:	4b19      	ldr	r3, [pc, #100]	; (800260c <HAL_RCC_OscConfig+0x33c>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	2380      	movs	r3, #128	; 0x80
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	4013      	ands	r3, r2
 80025b0:	d11a      	bne.n	80025e8 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025b2:	4b16      	ldr	r3, [pc, #88]	; (800260c <HAL_RCC_OscConfig+0x33c>)
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	4b15      	ldr	r3, [pc, #84]	; (800260c <HAL_RCC_OscConfig+0x33c>)
 80025b8:	2180      	movs	r1, #128	; 0x80
 80025ba:	0049      	lsls	r1, r1, #1
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025c0:	f7fe fd6c 	bl	800109c <HAL_GetTick>
 80025c4:	0003      	movs	r3, r0
 80025c6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c8:	e008      	b.n	80025dc <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ca:	f7fe fd67 	bl	800109c <HAL_GetTick>
 80025ce:	0002      	movs	r2, r0
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b64      	cmp	r3, #100	; 0x64
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e186      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025dc:	4b0b      	ldr	r3, [pc, #44]	; (800260c <HAL_RCC_OscConfig+0x33c>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	2380      	movs	r3, #128	; 0x80
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4013      	ands	r3, r2
 80025e6:	d0f0      	beq.n	80025ca <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d10f      	bne.n	8002610 <HAL_RCC_OscConfig+0x340>
 80025f0:	4b03      	ldr	r3, [pc, #12]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80025f2:	6a1a      	ldr	r2, [r3, #32]
 80025f4:	4b02      	ldr	r3, [pc, #8]	; (8002600 <HAL_RCC_OscConfig+0x330>)
 80025f6:	2101      	movs	r1, #1
 80025f8:	430a      	orrs	r2, r1
 80025fa:	621a      	str	r2, [r3, #32]
 80025fc:	e036      	b.n	800266c <HAL_RCC_OscConfig+0x39c>
 80025fe:	46c0      	nop			; (mov r8, r8)
 8002600:	40021000 	.word	0x40021000
 8002604:	fffeffff 	.word	0xfffeffff
 8002608:	fffbffff 	.word	0xfffbffff
 800260c:	40007000 	.word	0x40007000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10c      	bne.n	8002632 <HAL_RCC_OscConfig+0x362>
 8002618:	4bb6      	ldr	r3, [pc, #728]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800261a:	6a1a      	ldr	r2, [r3, #32]
 800261c:	4bb5      	ldr	r3, [pc, #724]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800261e:	2101      	movs	r1, #1
 8002620:	438a      	bics	r2, r1
 8002622:	621a      	str	r2, [r3, #32]
 8002624:	4bb3      	ldr	r3, [pc, #716]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002626:	6a1a      	ldr	r2, [r3, #32]
 8002628:	4bb2      	ldr	r3, [pc, #712]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800262a:	2104      	movs	r1, #4
 800262c:	438a      	bics	r2, r1
 800262e:	621a      	str	r2, [r3, #32]
 8002630:	e01c      	b.n	800266c <HAL_RCC_OscConfig+0x39c>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2b05      	cmp	r3, #5
 8002638:	d10c      	bne.n	8002654 <HAL_RCC_OscConfig+0x384>
 800263a:	4bae      	ldr	r3, [pc, #696]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800263c:	6a1a      	ldr	r2, [r3, #32]
 800263e:	4bad      	ldr	r3, [pc, #692]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002640:	2104      	movs	r1, #4
 8002642:	430a      	orrs	r2, r1
 8002644:	621a      	str	r2, [r3, #32]
 8002646:	4bab      	ldr	r3, [pc, #684]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002648:	6a1a      	ldr	r2, [r3, #32]
 800264a:	4baa      	ldr	r3, [pc, #680]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800264c:	2101      	movs	r1, #1
 800264e:	430a      	orrs	r2, r1
 8002650:	621a      	str	r2, [r3, #32]
 8002652:	e00b      	b.n	800266c <HAL_RCC_OscConfig+0x39c>
 8002654:	4ba7      	ldr	r3, [pc, #668]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002656:	6a1a      	ldr	r2, [r3, #32]
 8002658:	4ba6      	ldr	r3, [pc, #664]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800265a:	2101      	movs	r1, #1
 800265c:	438a      	bics	r2, r1
 800265e:	621a      	str	r2, [r3, #32]
 8002660:	4ba4      	ldr	r3, [pc, #656]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002662:	6a1a      	ldr	r2, [r3, #32]
 8002664:	4ba3      	ldr	r3, [pc, #652]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002666:	2104      	movs	r1, #4
 8002668:	438a      	bics	r2, r1
 800266a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d014      	beq.n	800269e <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002674:	f7fe fd12 	bl	800109c <HAL_GetTick>
 8002678:	0003      	movs	r3, r0
 800267a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800267c:	e009      	b.n	8002692 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800267e:	f7fe fd0d 	bl	800109c <HAL_GetTick>
 8002682:	0002      	movs	r2, r0
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	4a9b      	ldr	r2, [pc, #620]	; (80028f8 <HAL_RCC_OscConfig+0x628>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e12b      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002692:	4b98      	ldr	r3, [pc, #608]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002694:	6a1b      	ldr	r3, [r3, #32]
 8002696:	2202      	movs	r2, #2
 8002698:	4013      	ands	r3, r2
 800269a:	d0f0      	beq.n	800267e <HAL_RCC_OscConfig+0x3ae>
 800269c:	e013      	b.n	80026c6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800269e:	f7fe fcfd 	bl	800109c <HAL_GetTick>
 80026a2:	0003      	movs	r3, r0
 80026a4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026a6:	e009      	b.n	80026bc <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026a8:	f7fe fcf8 	bl	800109c <HAL_GetTick>
 80026ac:	0002      	movs	r2, r0
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	4a91      	ldr	r2, [pc, #580]	; (80028f8 <HAL_RCC_OscConfig+0x628>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e116      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026bc:	4b8d      	ldr	r3, [pc, #564]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	2202      	movs	r2, #2
 80026c2:	4013      	ands	r3, r2
 80026c4:	d1f0      	bne.n	80026a8 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026c6:	231f      	movs	r3, #31
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d105      	bne.n	80026dc <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026d0:	4b88      	ldr	r3, [pc, #544]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80026d2:	69da      	ldr	r2, [r3, #28]
 80026d4:	4b87      	ldr	r3, [pc, #540]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80026d6:	4989      	ldr	r1, [pc, #548]	; (80028fc <HAL_RCC_OscConfig+0x62c>)
 80026d8:	400a      	ands	r2, r1
 80026da:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2210      	movs	r2, #16
 80026e2:	4013      	ands	r3, r2
 80026e4:	d063      	beq.n	80027ae <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d12a      	bne.n	8002744 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80026ee:	4b81      	ldr	r3, [pc, #516]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80026f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026f2:	4b80      	ldr	r3, [pc, #512]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80026f4:	2104      	movs	r1, #4
 80026f6:	430a      	orrs	r2, r1
 80026f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80026fa:	4b7e      	ldr	r3, [pc, #504]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80026fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026fe:	4b7d      	ldr	r3, [pc, #500]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002700:	2101      	movs	r1, #1
 8002702:	430a      	orrs	r2, r1
 8002704:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002706:	f7fe fcc9 	bl	800109c <HAL_GetTick>
 800270a:	0003      	movs	r3, r0
 800270c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002710:	f7fe fcc4 	bl	800109c <HAL_GetTick>
 8002714:	0002      	movs	r2, r0
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e0e3      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002722:	4b74      	ldr	r3, [pc, #464]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002726:	2202      	movs	r2, #2
 8002728:	4013      	ands	r3, r2
 800272a:	d0f1      	beq.n	8002710 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800272c:	4b71      	ldr	r3, [pc, #452]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800272e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002730:	22f8      	movs	r2, #248	; 0xf8
 8002732:	4393      	bics	r3, r2
 8002734:	0019      	movs	r1, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	699b      	ldr	r3, [r3, #24]
 800273a:	00da      	lsls	r2, r3, #3
 800273c:	4b6d      	ldr	r3, [pc, #436]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800273e:	430a      	orrs	r2, r1
 8002740:	635a      	str	r2, [r3, #52]	; 0x34
 8002742:	e034      	b.n	80027ae <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	695b      	ldr	r3, [r3, #20]
 8002748:	3305      	adds	r3, #5
 800274a:	d111      	bne.n	8002770 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800274c:	4b69      	ldr	r3, [pc, #420]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800274e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002750:	4b68      	ldr	r3, [pc, #416]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002752:	2104      	movs	r1, #4
 8002754:	438a      	bics	r2, r1
 8002756:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002758:	4b66      	ldr	r3, [pc, #408]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800275a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800275c:	22f8      	movs	r2, #248	; 0xf8
 800275e:	4393      	bics	r3, r2
 8002760:	0019      	movs	r1, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	00da      	lsls	r2, r3, #3
 8002768:	4b62      	ldr	r3, [pc, #392]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800276a:	430a      	orrs	r2, r1
 800276c:	635a      	str	r2, [r3, #52]	; 0x34
 800276e:	e01e      	b.n	80027ae <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002770:	4b60      	ldr	r3, [pc, #384]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002772:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002774:	4b5f      	ldr	r3, [pc, #380]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002776:	2104      	movs	r1, #4
 8002778:	430a      	orrs	r2, r1
 800277a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800277c:	4b5d      	ldr	r3, [pc, #372]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800277e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002780:	4b5c      	ldr	r3, [pc, #368]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002782:	2101      	movs	r1, #1
 8002784:	438a      	bics	r2, r1
 8002786:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002788:	f7fe fc88 	bl	800109c <HAL_GetTick>
 800278c:	0003      	movs	r3, r0
 800278e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002792:	f7fe fc83 	bl	800109c <HAL_GetTick>
 8002796:	0002      	movs	r2, r0
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b02      	cmp	r3, #2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e0a2      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80027a4:	4b53      	ldr	r3, [pc, #332]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80027a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a8:	2202      	movs	r2, #2
 80027aa:	4013      	ands	r3, r2
 80027ac:	d1f1      	bne.n	8002792 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d100      	bne.n	80027b8 <HAL_RCC_OscConfig+0x4e8>
 80027b6:	e097      	b.n	80028e8 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027b8:	4b4e      	ldr	r3, [pc, #312]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	220c      	movs	r2, #12
 80027be:	4013      	ands	r3, r2
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d100      	bne.n	80027c6 <HAL_RCC_OscConfig+0x4f6>
 80027c4:	e06b      	b.n	800289e <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d14c      	bne.n	8002868 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ce:	4b49      	ldr	r3, [pc, #292]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	4b48      	ldr	r3, [pc, #288]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80027d4:	494a      	ldr	r1, [pc, #296]	; (8002900 <HAL_RCC_OscConfig+0x630>)
 80027d6:	400a      	ands	r2, r1
 80027d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027da:	f7fe fc5f 	bl	800109c <HAL_GetTick>
 80027de:	0003      	movs	r3, r0
 80027e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e4:	f7fe fc5a 	bl	800109c <HAL_GetTick>
 80027e8:	0002      	movs	r2, r0
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e079      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f6:	4b3f      	ldr	r3, [pc, #252]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	2380      	movs	r3, #128	; 0x80
 80027fc:	049b      	lsls	r3, r3, #18
 80027fe:	4013      	ands	r3, r2
 8002800:	d1f0      	bne.n	80027e4 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002802:	4b3c      	ldr	r3, [pc, #240]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002806:	220f      	movs	r2, #15
 8002808:	4393      	bics	r3, r2
 800280a:	0019      	movs	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002810:	4b38      	ldr	r3, [pc, #224]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002812:	430a      	orrs	r2, r1
 8002814:	62da      	str	r2, [r3, #44]	; 0x2c
 8002816:	4b37      	ldr	r3, [pc, #220]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	4a3a      	ldr	r2, [pc, #232]	; (8002904 <HAL_RCC_OscConfig+0x634>)
 800281c:	4013      	ands	r3, r2
 800281e:	0019      	movs	r1, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002828:	431a      	orrs	r2, r3
 800282a:	4b32      	ldr	r3, [pc, #200]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800282c:	430a      	orrs	r2, r1
 800282e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002830:	4b30      	ldr	r3, [pc, #192]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4b2f      	ldr	r3, [pc, #188]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002836:	2180      	movs	r1, #128	; 0x80
 8002838:	0449      	lsls	r1, r1, #17
 800283a:	430a      	orrs	r2, r1
 800283c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283e:	f7fe fc2d 	bl	800109c <HAL_GetTick>
 8002842:	0003      	movs	r3, r0
 8002844:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002848:	f7fe fc28 	bl	800109c <HAL_GetTick>
 800284c:	0002      	movs	r2, r0
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e047      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800285a:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	2380      	movs	r3, #128	; 0x80
 8002860:	049b      	lsls	r3, r3, #18
 8002862:	4013      	ands	r3, r2
 8002864:	d0f0      	beq.n	8002848 <HAL_RCC_OscConfig+0x578>
 8002866:	e03f      	b.n	80028e8 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002868:	4b22      	ldr	r3, [pc, #136]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4b21      	ldr	r3, [pc, #132]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 800286e:	4924      	ldr	r1, [pc, #144]	; (8002900 <HAL_RCC_OscConfig+0x630>)
 8002870:	400a      	ands	r2, r1
 8002872:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002874:	f7fe fc12 	bl	800109c <HAL_GetTick>
 8002878:	0003      	movs	r3, r0
 800287a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800287e:	f7fe fc0d 	bl	800109c <HAL_GetTick>
 8002882:	0002      	movs	r2, r0
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e02c      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002890:	4b18      	ldr	r3, [pc, #96]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	049b      	lsls	r3, r3, #18
 8002898:	4013      	ands	r3, r2
 800289a:	d1f0      	bne.n	800287e <HAL_RCC_OscConfig+0x5ae>
 800289c:	e024      	b.n	80028e8 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d101      	bne.n	80028aa <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e01f      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80028aa:	4b12      	ldr	r3, [pc, #72]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80028b0:	4b10      	ldr	r3, [pc, #64]	; (80028f4 <HAL_RCC_OscConfig+0x624>)
 80028b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	2380      	movs	r3, #128	; 0x80
 80028ba:	025b      	lsls	r3, r3, #9
 80028bc:	401a      	ands	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d10e      	bne.n	80028e4 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	220f      	movs	r2, #15
 80028ca:	401a      	ands	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d107      	bne.n	80028e4 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	23f0      	movs	r3, #240	; 0xf0
 80028d8:	039b      	lsls	r3, r3, #14
 80028da:	401a      	ands	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d001      	beq.n	80028e8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e000      	b.n	80028ea <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	0018      	movs	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	b008      	add	sp, #32
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	46c0      	nop			; (mov r8, r8)
 80028f4:	40021000 	.word	0x40021000
 80028f8:	00001388 	.word	0x00001388
 80028fc:	efffffff 	.word	0xefffffff
 8002900:	feffffff 	.word	0xfeffffff
 8002904:	ffc2ffff 	.word	0xffc2ffff

08002908 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d101      	bne.n	800291c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e0b3      	b.n	8002a84 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800291c:	4b5b      	ldr	r3, [pc, #364]	; (8002a8c <HAL_RCC_ClockConfig+0x184>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2201      	movs	r2, #1
 8002922:	4013      	ands	r3, r2
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	429a      	cmp	r2, r3
 8002928:	d911      	bls.n	800294e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800292a:	4b58      	ldr	r3, [pc, #352]	; (8002a8c <HAL_RCC_ClockConfig+0x184>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2201      	movs	r2, #1
 8002930:	4393      	bics	r3, r2
 8002932:	0019      	movs	r1, r3
 8002934:	4b55      	ldr	r3, [pc, #340]	; (8002a8c <HAL_RCC_ClockConfig+0x184>)
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800293c:	4b53      	ldr	r3, [pc, #332]	; (8002a8c <HAL_RCC_ClockConfig+0x184>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2201      	movs	r2, #1
 8002942:	4013      	ands	r3, r2
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	429a      	cmp	r2, r3
 8002948:	d001      	beq.n	800294e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e09a      	b.n	8002a84 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2202      	movs	r2, #2
 8002954:	4013      	ands	r3, r2
 8002956:	d015      	beq.n	8002984 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2204      	movs	r2, #4
 800295e:	4013      	ands	r3, r2
 8002960:	d006      	beq.n	8002970 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002962:	4b4b      	ldr	r3, [pc, #300]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	4b4a      	ldr	r3, [pc, #296]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002968:	21e0      	movs	r1, #224	; 0xe0
 800296a:	00c9      	lsls	r1, r1, #3
 800296c:	430a      	orrs	r2, r1
 800296e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002970:	4b47      	ldr	r3, [pc, #284]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	22f0      	movs	r2, #240	; 0xf0
 8002976:	4393      	bics	r3, r2
 8002978:	0019      	movs	r1, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	4b44      	ldr	r3, [pc, #272]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002980:	430a      	orrs	r2, r1
 8002982:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2201      	movs	r2, #1
 800298a:	4013      	ands	r3, r2
 800298c:	d040      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d107      	bne.n	80029a6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002996:	4b3e      	ldr	r3, [pc, #248]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	2380      	movs	r3, #128	; 0x80
 800299c:	029b      	lsls	r3, r3, #10
 800299e:	4013      	ands	r3, r2
 80029a0:	d114      	bne.n	80029cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e06e      	b.n	8002a84 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d107      	bne.n	80029be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ae:	4b38      	ldr	r3, [pc, #224]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	2380      	movs	r3, #128	; 0x80
 80029b4:	049b      	lsls	r3, r3, #18
 80029b6:	4013      	ands	r3, r2
 80029b8:	d108      	bne.n	80029cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e062      	b.n	8002a84 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029be:	4b34      	ldr	r3, [pc, #208]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2202      	movs	r2, #2
 80029c4:	4013      	ands	r3, r2
 80029c6:	d101      	bne.n	80029cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e05b      	b.n	8002a84 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029cc:	4b30      	ldr	r3, [pc, #192]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	2203      	movs	r2, #3
 80029d2:	4393      	bics	r3, r2
 80029d4:	0019      	movs	r1, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	4b2d      	ldr	r3, [pc, #180]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 80029dc:	430a      	orrs	r2, r1
 80029de:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029e0:	f7fe fb5c 	bl	800109c <HAL_GetTick>
 80029e4:	0003      	movs	r3, r0
 80029e6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e8:	e009      	b.n	80029fe <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ea:	f7fe fb57 	bl	800109c <HAL_GetTick>
 80029ee:	0002      	movs	r2, r0
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	4a27      	ldr	r2, [pc, #156]	; (8002a94 <HAL_RCC_ClockConfig+0x18c>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e042      	b.n	8002a84 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029fe:	4b24      	ldr	r3, [pc, #144]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	220c      	movs	r2, #12
 8002a04:	401a      	ands	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d1ec      	bne.n	80029ea <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a10:	4b1e      	ldr	r3, [pc, #120]	; (8002a8c <HAL_RCC_ClockConfig+0x184>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2201      	movs	r2, #1
 8002a16:	4013      	ands	r3, r2
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d211      	bcs.n	8002a42 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1e:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <HAL_RCC_ClockConfig+0x184>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2201      	movs	r2, #1
 8002a24:	4393      	bics	r3, r2
 8002a26:	0019      	movs	r1, r3
 8002a28:	4b18      	ldr	r3, [pc, #96]	; (8002a8c <HAL_RCC_ClockConfig+0x184>)
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a30:	4b16      	ldr	r3, [pc, #88]	; (8002a8c <HAL_RCC_ClockConfig+0x184>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2201      	movs	r2, #1
 8002a36:	4013      	ands	r3, r2
 8002a38:	683a      	ldr	r2, [r7, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d001      	beq.n	8002a42 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e020      	b.n	8002a84 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2204      	movs	r2, #4
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d009      	beq.n	8002a60 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a4c:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	4a11      	ldr	r2, [pc, #68]	; (8002a98 <HAL_RCC_ClockConfig+0x190>)
 8002a52:	4013      	ands	r3, r2
 8002a54:	0019      	movs	r1, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a60:	f000 f820 	bl	8002aa4 <HAL_RCC_GetSysClockFreq>
 8002a64:	0001      	movs	r1, r0
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <HAL_RCC_ClockConfig+0x188>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	091b      	lsrs	r3, r3, #4
 8002a6c:	220f      	movs	r2, #15
 8002a6e:	4013      	ands	r3, r2
 8002a70:	4a0a      	ldr	r2, [pc, #40]	; (8002a9c <HAL_RCC_ClockConfig+0x194>)
 8002a72:	5cd3      	ldrb	r3, [r2, r3]
 8002a74:	000a      	movs	r2, r1
 8002a76:	40da      	lsrs	r2, r3
 8002a78:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <HAL_RCC_ClockConfig+0x198>)
 8002a7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f7fe f9c3 	bl	8000e08 <HAL_InitTick>
  
  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	0018      	movs	r0, r3
 8002a86:	46bd      	mov	sp, r7
 8002a88:	b004      	add	sp, #16
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40022000 	.word	0x40022000
 8002a90:	40021000 	.word	0x40021000
 8002a94:	00001388 	.word	0x00001388
 8002a98:	fffff8ff 	.word	0xfffff8ff
 8002a9c:	080065a8 	.word	0x080065a8
 8002aa0:	2000000c 	.word	0x2000000c

08002aa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aa4:	b590      	push	{r4, r7, lr}
 8002aa6:	b08f      	sub	sp, #60	; 0x3c
 8002aa8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002aaa:	2314      	movs	r3, #20
 8002aac:	18fb      	adds	r3, r7, r3
 8002aae:	4a2b      	ldr	r2, [pc, #172]	; (8002b5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ab0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002ab2:	c313      	stmia	r3!, {r0, r1, r4}
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002ab8:	1d3b      	adds	r3, r7, #4
 8002aba:	4a29      	ldr	r2, [pc, #164]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002abc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002abe:	c313      	stmia	r3!, {r0, r1, r4}
 8002ac0:	6812      	ldr	r2, [r2, #0]
 8002ac2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ac8:	2300      	movs	r3, #0
 8002aca:	62bb      	str	r3, [r7, #40]	; 0x28
 8002acc:	2300      	movs	r3, #0
 8002ace:	637b      	str	r3, [r7, #52]	; 0x34
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002ad8:	4b22      	ldr	r3, [pc, #136]	; (8002b64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae0:	220c      	movs	r2, #12
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d002      	beq.n	8002aee <HAL_RCC_GetSysClockFreq+0x4a>
 8002ae8:	2b08      	cmp	r3, #8
 8002aea:	d003      	beq.n	8002af4 <HAL_RCC_GetSysClockFreq+0x50>
 8002aec:	e02d      	b.n	8002b4a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002aee:	4b1e      	ldr	r3, [pc, #120]	; (8002b68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002af0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002af2:	e02d      	b.n	8002b50 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af6:	0c9b      	lsrs	r3, r3, #18
 8002af8:	220f      	movs	r2, #15
 8002afa:	4013      	ands	r3, r2
 8002afc:	2214      	movs	r2, #20
 8002afe:	18ba      	adds	r2, r7, r2
 8002b00:	5cd3      	ldrb	r3, [r2, r3]
 8002b02:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002b04:	4b17      	ldr	r3, [pc, #92]	; (8002b64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b08:	220f      	movs	r2, #15
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	1d3a      	adds	r2, r7, #4
 8002b0e:	5cd3      	ldrb	r3, [r2, r3]
 8002b10:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002b12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b14:	2380      	movs	r3, #128	; 0x80
 8002b16:	025b      	lsls	r3, r3, #9
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d009      	beq.n	8002b30 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b1e:	4812      	ldr	r0, [pc, #72]	; (8002b68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b20:	f7fd faf2 	bl	8000108 <__udivsi3>
 8002b24:	0003      	movs	r3, r0
 8002b26:	001a      	movs	r2, r3
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	4353      	muls	r3, r2
 8002b2c:	637b      	str	r3, [r7, #52]	; 0x34
 8002b2e:	e009      	b.n	8002b44 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b32:	000a      	movs	r2, r1
 8002b34:	0152      	lsls	r2, r2, #5
 8002b36:	1a52      	subs	r2, r2, r1
 8002b38:	0193      	lsls	r3, r2, #6
 8002b3a:	1a9b      	subs	r3, r3, r2
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	185b      	adds	r3, r3, r1
 8002b40:	021b      	lsls	r3, r3, #8
 8002b42:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b46:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b48:	e002      	b.n	8002b50 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b4a:	4b07      	ldr	r3, [pc, #28]	; (8002b68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b4c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b4e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b00f      	add	sp, #60	; 0x3c
 8002b58:	bd90      	pop	{r4, r7, pc}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	08006580 	.word	0x08006580
 8002b60:	08006590 	.word	0x08006590
 8002b64:	40021000 	.word	0x40021000
 8002b68:	007a1200 	.word	0x007a1200

08002b6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b70:	4b02      	ldr	r3, [pc, #8]	; (8002b7c <HAL_RCC_GetHCLKFreq+0x10>)
 8002b72:	681b      	ldr	r3, [r3, #0]
}
 8002b74:	0018      	movs	r0, r3
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	2000000c 	.word	0x2000000c

08002b80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002b84:	f7ff fff2 	bl	8002b6c <HAL_RCC_GetHCLKFreq>
 8002b88:	0001      	movs	r1, r0
 8002b8a:	4b06      	ldr	r3, [pc, #24]	; (8002ba4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	0a1b      	lsrs	r3, r3, #8
 8002b90:	2207      	movs	r2, #7
 8002b92:	4013      	ands	r3, r2
 8002b94:	4a04      	ldr	r2, [pc, #16]	; (8002ba8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b96:	5cd3      	ldrb	r3, [r2, r3]
 8002b98:	40d9      	lsrs	r1, r3
 8002b9a:	000b      	movs	r3, r1
}    
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	080065b8 	.word	0x080065b8

08002bac <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2207      	movs	r2, #7
 8002bba:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002bbc:	4b0e      	ldr	r3, [pc, #56]	; (8002bf8 <HAL_RCC_GetClockConfig+0x4c>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	2203      	movs	r2, #3
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002bc8:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <HAL_RCC_GetClockConfig+0x4c>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	22f0      	movs	r2, #240	; 0xf0
 8002bce:	401a      	ands	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002bd4:	4b08      	ldr	r3, [pc, #32]	; (8002bf8 <HAL_RCC_GetClockConfig+0x4c>)
 8002bd6:	685a      	ldr	r2, [r3, #4]
 8002bd8:	23e0      	movs	r3, #224	; 0xe0
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	401a      	ands	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8002be2:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <HAL_RCC_GetClockConfig+0x50>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2201      	movs	r2, #1
 8002be8:	401a      	ands	r2, r3
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	601a      	str	r2, [r3, #0]
}
 8002bee:	46c0      	nop			; (mov r8, r8)
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	b002      	add	sp, #8
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	46c0      	nop			; (mov r8, r8)
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	40022000 	.word	0x40022000

08002c00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	2380      	movs	r3, #128	; 0x80
 8002c16:	025b      	lsls	r3, r3, #9
 8002c18:	4013      	ands	r3, r2
 8002c1a:	d100      	bne.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002c1c:	e08f      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002c1e:	2317      	movs	r3, #23
 8002c20:	18fb      	adds	r3, r7, r3
 8002c22:	2200      	movs	r2, #0
 8002c24:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c26:	4b57      	ldr	r3, [pc, #348]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c28:	69da      	ldr	r2, [r3, #28]
 8002c2a:	2380      	movs	r3, #128	; 0x80
 8002c2c:	055b      	lsls	r3, r3, #21
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d111      	bne.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c32:	4b54      	ldr	r3, [pc, #336]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c34:	69da      	ldr	r2, [r3, #28]
 8002c36:	4b53      	ldr	r3, [pc, #332]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c38:	2180      	movs	r1, #128	; 0x80
 8002c3a:	0549      	lsls	r1, r1, #21
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	61da      	str	r2, [r3, #28]
 8002c40:	4b50      	ldr	r3, [pc, #320]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c42:	69da      	ldr	r2, [r3, #28]
 8002c44:	2380      	movs	r3, #128	; 0x80
 8002c46:	055b      	lsls	r3, r3, #21
 8002c48:	4013      	ands	r3, r2
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c4e:	2317      	movs	r3, #23
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	2201      	movs	r2, #1
 8002c54:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c56:	4b4c      	ldr	r3, [pc, #304]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	2380      	movs	r3, #128	; 0x80
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4013      	ands	r3, r2
 8002c60:	d11a      	bne.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c62:	4b49      	ldr	r3, [pc, #292]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	4b48      	ldr	r3, [pc, #288]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c68:	2180      	movs	r1, #128	; 0x80
 8002c6a:	0049      	lsls	r1, r1, #1
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c70:	f7fe fa14 	bl	800109c <HAL_GetTick>
 8002c74:	0003      	movs	r3, r0
 8002c76:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c78:	e008      	b.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c7a:	f7fe fa0f 	bl	800109c <HAL_GetTick>
 8002c7e:	0002      	movs	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b64      	cmp	r3, #100	; 0x64
 8002c86:	d901      	bls.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e077      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8c:	4b3e      	ldr	r3, [pc, #248]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	2380      	movs	r3, #128	; 0x80
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	4013      	ands	r3, r2
 8002c96:	d0f0      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c98:	4b3a      	ldr	r3, [pc, #232]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c9a:	6a1a      	ldr	r2, [r3, #32]
 8002c9c:	23c0      	movs	r3, #192	; 0xc0
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d034      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	23c0      	movs	r3, #192	; 0xc0
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d02c      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cba:	4b32      	ldr	r3, [pc, #200]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	4a33      	ldr	r2, [pc, #204]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002cc4:	4b2f      	ldr	r3, [pc, #188]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cc6:	6a1a      	ldr	r2, [r3, #32]
 8002cc8:	4b2e      	ldr	r3, [pc, #184]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cca:	2180      	movs	r1, #128	; 0x80
 8002ccc:	0249      	lsls	r1, r1, #9
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cd2:	4b2c      	ldr	r3, [pc, #176]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cd4:	6a1a      	ldr	r2, [r3, #32]
 8002cd6:	4b2b      	ldr	r3, [pc, #172]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cd8:	492d      	ldr	r1, [pc, #180]	; (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002cda:	400a      	ands	r2, r1
 8002cdc:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002cde:	4b29      	ldr	r3, [pc, #164]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d013      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cec:	f7fe f9d6 	bl	800109c <HAL_GetTick>
 8002cf0:	0003      	movs	r3, r0
 8002cf2:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cf4:	e009      	b.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cf6:	f7fe f9d1 	bl	800109c <HAL_GetTick>
 8002cfa:	0002      	movs	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	4a24      	ldr	r2, [pc, #144]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e038      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d0a:	4b1e      	ldr	r3, [pc, #120]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	4013      	ands	r3, r2
 8002d12:	d0f0      	beq.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d14:	4b1b      	ldr	r3, [pc, #108]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	4a1c      	ldr	r2, [pc, #112]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	0019      	movs	r1, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	4b18      	ldr	r3, [pc, #96]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d24:	430a      	orrs	r2, r1
 8002d26:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d28:	2317      	movs	r3, #23
 8002d2a:	18fb      	adds	r3, r7, r3
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d105      	bne.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d32:	4b14      	ldr	r3, [pc, #80]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d34:	69da      	ldr	r2, [r3, #28]
 8002d36:	4b13      	ldr	r3, [pc, #76]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d38:	4917      	ldr	r1, [pc, #92]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002d3a:	400a      	ands	r2, r1
 8002d3c:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2201      	movs	r2, #1
 8002d44:	4013      	ands	r3, r2
 8002d46:	d009      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d48:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4c:	2203      	movs	r2, #3
 8002d4e:	4393      	bics	r3, r2
 8002d50:	0019      	movs	r1, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689a      	ldr	r2, [r3, #8]
 8002d56:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2220      	movs	r2, #32
 8002d62:	4013      	ands	r3, r2
 8002d64:	d009      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d66:	4b07      	ldr	r3, [pc, #28]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6a:	2210      	movs	r2, #16
 8002d6c:	4393      	bics	r3, r2
 8002d6e:	0019      	movs	r1, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	68da      	ldr	r2, [r3, #12]
 8002d74:	4b03      	ldr	r3, [pc, #12]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d76:	430a      	orrs	r2, r1
 8002d78:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	b006      	add	sp, #24
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40021000 	.word	0x40021000
 8002d88:	40007000 	.word	0x40007000
 8002d8c:	fffffcff 	.word	0xfffffcff
 8002d90:	fffeffff 	.word	0xfffeffff
 8002d94:	00001388 	.word	0x00001388
 8002d98:	efffffff 	.word	0xefffffff

08002d9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d101      	bne.n	8002dae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e01e      	b.n	8002dec <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	223d      	movs	r2, #61	; 0x3d
 8002db2:	5c9b      	ldrb	r3, [r3, r2]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d107      	bne.n	8002dca <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	223c      	movs	r2, #60	; 0x3c
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	0018      	movs	r0, r3
 8002dc6:	f000 f815 	bl	8002df4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	223d      	movs	r2, #61	; 0x3d
 8002dce:	2102      	movs	r1, #2
 8002dd0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	3304      	adds	r3, #4
 8002dda:	0019      	movs	r1, r3
 8002ddc:	0010      	movs	r0, r2
 8002dde:	f000 f969 	bl	80030b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	223d      	movs	r2, #61	; 0x3d
 8002de6:	2101      	movs	r1, #1
 8002de8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	0018      	movs	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	b002      	add	sp, #8
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002dfc:	46c0      	nop			; (mov r8, r8)
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	b002      	add	sp, #8
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2101      	movs	r1, #1
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2207      	movs	r2, #7
 8002e24:	4013      	ands	r3, r2
 8002e26:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2b06      	cmp	r3, #6
 8002e2c:	d007      	beq.n	8002e3e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2101      	movs	r1, #1
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	0018      	movs	r0, r3
 8002e42:	46bd      	mov	sp, r7
 8002e44:	b004      	add	sp, #16
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	2202      	movs	r2, #2
 8002e58:	4013      	ands	r3, r2
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d124      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	2202      	movs	r2, #2
 8002e66:	4013      	ands	r3, r2
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	d11d      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2203      	movs	r2, #3
 8002e72:	4252      	negs	r2, r2
 8002e74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	2203      	movs	r2, #3
 8002e84:	4013      	ands	r3, r2
 8002e86:	d004      	beq.n	8002e92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	f000 f8fa 	bl	8003084 <HAL_TIM_IC_CaptureCallback>
 8002e90:	e007      	b.n	8002ea2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	0018      	movs	r0, r3
 8002e96:	f000 f8ed 	bl	8003074 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f000 f8f9 	bl	8003094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	2204      	movs	r2, #4
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d125      	bne.n	8002f02 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2b04      	cmp	r3, #4
 8002ec2:	d11e      	bne.n	8002f02 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2205      	movs	r2, #5
 8002eca:	4252      	negs	r2, r2
 8002ecc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	699a      	ldr	r2, [r3, #24]
 8002eda:	23c0      	movs	r3, #192	; 0xc0
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4013      	ands	r3, r2
 8002ee0:	d004      	beq.n	8002eec <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f000 f8cd 	bl	8003084 <HAL_TIM_IC_CaptureCallback>
 8002eea:	e007      	b.n	8002efc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f000 f8c0 	bl	8003074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	f000 f8cc 	bl	8003094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	2208      	movs	r2, #8
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d124      	bne.n	8002f5a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	2208      	movs	r2, #8
 8002f18:	4013      	ands	r3, r2
 8002f1a:	2b08      	cmp	r3, #8
 8002f1c:	d11d      	bne.n	8002f5a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2209      	movs	r2, #9
 8002f24:	4252      	negs	r2, r2
 8002f26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2204      	movs	r2, #4
 8002f2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	69db      	ldr	r3, [r3, #28]
 8002f34:	2203      	movs	r2, #3
 8002f36:	4013      	ands	r3, r2
 8002f38:	d004      	beq.n	8002f44 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f000 f8a1 	bl	8003084 <HAL_TIM_IC_CaptureCallback>
 8002f42:	e007      	b.n	8002f54 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	0018      	movs	r0, r3
 8002f48:	f000 f894 	bl	8003074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f000 f8a0 	bl	8003094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	2210      	movs	r2, #16
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b10      	cmp	r3, #16
 8002f66:	d125      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	2210      	movs	r2, #16
 8002f70:	4013      	ands	r3, r2
 8002f72:	2b10      	cmp	r3, #16
 8002f74:	d11e      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2211      	movs	r2, #17
 8002f7c:	4252      	negs	r2, r2
 8002f7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2208      	movs	r2, #8
 8002f84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	69da      	ldr	r2, [r3, #28]
 8002f8c:	23c0      	movs	r3, #192	; 0xc0
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	4013      	ands	r3, r2
 8002f92:	d004      	beq.n	8002f9e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	0018      	movs	r0, r3
 8002f98:	f000 f874 	bl	8003084 <HAL_TIM_IC_CaptureCallback>
 8002f9c:	e007      	b.n	8002fae <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f000 f867 	bl	8003074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f000 f873 	bl	8003094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d10f      	bne.n	8002fe2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	4013      	ands	r3, r2
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d108      	bne.n	8002fe2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	4252      	negs	r2, r2
 8002fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f7fd fe0d 	bl	8000bfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	691b      	ldr	r3, [r3, #16]
 8002fe8:	2280      	movs	r2, #128	; 0x80
 8002fea:	4013      	ands	r3, r2
 8002fec:	2b80      	cmp	r3, #128	; 0x80
 8002fee:	d10f      	bne.n	8003010 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	2280      	movs	r2, #128	; 0x80
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b80      	cmp	r3, #128	; 0x80
 8002ffc:	d108      	bne.n	8003010 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2281      	movs	r2, #129	; 0x81
 8003004:	4252      	negs	r2, r2
 8003006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	0018      	movs	r0, r3
 800300c:	f000 f8d0 	bl	80031b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	2240      	movs	r2, #64	; 0x40
 8003018:	4013      	ands	r3, r2
 800301a:	2b40      	cmp	r3, #64	; 0x40
 800301c:	d10f      	bne.n	800303e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	2240      	movs	r2, #64	; 0x40
 8003026:	4013      	ands	r3, r2
 8003028:	2b40      	cmp	r3, #64	; 0x40
 800302a:	d108      	bne.n	800303e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2241      	movs	r2, #65	; 0x41
 8003032:	4252      	negs	r2, r2
 8003034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	0018      	movs	r0, r3
 800303a:	f000 f833 	bl	80030a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	2220      	movs	r2, #32
 8003046:	4013      	ands	r3, r2
 8003048:	2b20      	cmp	r3, #32
 800304a:	d10f      	bne.n	800306c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	2220      	movs	r2, #32
 8003054:	4013      	ands	r3, r2
 8003056:	2b20      	cmp	r3, #32
 8003058:	d108      	bne.n	800306c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2221      	movs	r2, #33	; 0x21
 8003060:	4252      	negs	r2, r2
 8003062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	0018      	movs	r0, r3
 8003068:	f000 f89a 	bl	80031a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800306c:	46c0      	nop			; (mov r8, r8)
 800306e:	46bd      	mov	sp, r7
 8003070:	b002      	add	sp, #8
 8003072:	bd80      	pop	{r7, pc}

08003074 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800307c:	46c0      	nop			; (mov r8, r8)
 800307e:	46bd      	mov	sp, r7
 8003080:	b002      	add	sp, #8
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800308c:	46c0      	nop			; (mov r8, r8)
 800308e:	46bd      	mov	sp, r7
 8003090:	b002      	add	sp, #8
 8003092:	bd80      	pop	{r7, pc}

08003094 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800309c:	46c0      	nop			; (mov r8, r8)
 800309e:	46bd      	mov	sp, r7
 80030a0:	b002      	add	sp, #8
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030ac:	46c0      	nop			; (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b002      	add	sp, #8
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a2f      	ldr	r2, [pc, #188]	; (8003184 <TIM_Base_SetConfig+0xd0>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d003      	beq.n	80030d4 <TIM_Base_SetConfig+0x20>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a2e      	ldr	r2, [pc, #184]	; (8003188 <TIM_Base_SetConfig+0xd4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d108      	bne.n	80030e6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2270      	movs	r2, #112	; 0x70
 80030d8:	4393      	bics	r3, r2
 80030da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a26      	ldr	r2, [pc, #152]	; (8003184 <TIM_Base_SetConfig+0xd0>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d013      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a25      	ldr	r2, [pc, #148]	; (8003188 <TIM_Base_SetConfig+0xd4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00f      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a24      	ldr	r2, [pc, #144]	; (800318c <TIM_Base_SetConfig+0xd8>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00b      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a23      	ldr	r2, [pc, #140]	; (8003190 <TIM_Base_SetConfig+0xdc>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d007      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a22      	ldr	r2, [pc, #136]	; (8003194 <TIM_Base_SetConfig+0xe0>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d003      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a21      	ldr	r2, [pc, #132]	; (8003198 <TIM_Base_SetConfig+0xe4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d108      	bne.n	8003128 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4a20      	ldr	r2, [pc, #128]	; (800319c <TIM_Base_SetConfig+0xe8>)
 800311a:	4013      	ands	r3, r2
 800311c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	4313      	orrs	r3, r2
 8003126:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2280      	movs	r2, #128	; 0x80
 800312c:	4393      	bics	r3, r2
 800312e:	001a      	movs	r2, r3
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	4313      	orrs	r3, r2
 8003136:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a0c      	ldr	r2, [pc, #48]	; (8003184 <TIM_Base_SetConfig+0xd0>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d00b      	beq.n	800316e <TIM_Base_SetConfig+0xba>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a0d      	ldr	r2, [pc, #52]	; (8003190 <TIM_Base_SetConfig+0xdc>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d007      	beq.n	800316e <TIM_Base_SetConfig+0xba>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a0c      	ldr	r2, [pc, #48]	; (8003194 <TIM_Base_SetConfig+0xe0>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d003      	beq.n	800316e <TIM_Base_SetConfig+0xba>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a0b      	ldr	r2, [pc, #44]	; (8003198 <TIM_Base_SetConfig+0xe4>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d103      	bne.n	8003176 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	691a      	ldr	r2, [r3, #16]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	615a      	str	r2, [r3, #20]
}
 800317c:	46c0      	nop			; (mov r8, r8)
 800317e:	46bd      	mov	sp, r7
 8003180:	b004      	add	sp, #16
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40012c00 	.word	0x40012c00
 8003188:	40000400 	.word	0x40000400
 800318c:	40002000 	.word	0x40002000
 8003190:	40014000 	.word	0x40014000
 8003194:	40014400 	.word	0x40014400
 8003198:	40014800 	.word	0x40014800
 800319c:	fffffcff 	.word	0xfffffcff

080031a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031a8:	46c0      	nop			; (mov r8, r8)
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b002      	add	sp, #8
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031b8:	46c0      	nop			; (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b002      	add	sp, #8
 80031be:	bd80      	pop	{r7, pc}

080031c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e044      	b.n	800325c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d107      	bne.n	80031ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2270      	movs	r2, #112	; 0x70
 80031de:	2100      	movs	r1, #0
 80031e0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	0018      	movs	r0, r3
 80031e6:	f7fd fd99 	bl	8000d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2224      	movs	r2, #36	; 0x24
 80031ee:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2101      	movs	r1, #1
 80031fc:	438a      	bics	r2, r1
 80031fe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	0018      	movs	r0, r3
 8003204:	f000 f8d8 	bl	80033b8 <UART_SetConfig>
 8003208:	0003      	movs	r3, r0
 800320a:	2b01      	cmp	r3, #1
 800320c:	d101      	bne.n	8003212 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e024      	b.n	800325c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	0018      	movs	r0, r3
 800321e:	f000 fa51 	bl	80036c4 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	490d      	ldr	r1, [pc, #52]	; (8003264 <HAL_UART_Init+0xa4>)
 800322e:	400a      	ands	r2, r1
 8003230:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2108      	movs	r1, #8
 800323e:	438a      	bics	r2, r1
 8003240:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2101      	movs	r1, #1
 800324e:	430a      	orrs	r2, r1
 8003250:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	0018      	movs	r0, r3
 8003256:	f000 fae9 	bl	800382c <UART_CheckIdleState>
 800325a:	0003      	movs	r3, r0
}
 800325c:	0018      	movs	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	b002      	add	sp, #8
 8003262:	bd80      	pop	{r7, pc}
 8003264:	fffff7ff 	.word	0xfffff7ff

08003268 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08a      	sub	sp, #40	; 0x28
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	603b      	str	r3, [r7, #0]
 8003274:	1dbb      	adds	r3, r7, #6
 8003276:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800327c:	2b20      	cmp	r3, #32
 800327e:	d000      	beq.n	8003282 <HAL_UART_Transmit+0x1a>
 8003280:	e095      	b.n	80033ae <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_UART_Transmit+0x28>
 8003288:	1dbb      	adds	r3, r7, #6
 800328a:	881b      	ldrh	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e08d      	b.n	80033b0 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	2380      	movs	r3, #128	; 0x80
 800329a:	015b      	lsls	r3, r3, #5
 800329c:	429a      	cmp	r2, r3
 800329e:	d109      	bne.n	80032b4 <HAL_UART_Transmit+0x4c>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d105      	bne.n	80032b4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	2201      	movs	r2, #1
 80032ac:	4013      	ands	r3, r2
 80032ae:	d001      	beq.n	80032b4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e07d      	b.n	80033b0 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2270      	movs	r2, #112	; 0x70
 80032b8:	5c9b      	ldrb	r3, [r3, r2]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d101      	bne.n	80032c2 <HAL_UART_Transmit+0x5a>
 80032be:	2302      	movs	r3, #2
 80032c0:	e076      	b.n	80033b0 <HAL_UART_Transmit+0x148>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2270      	movs	r2, #112	; 0x70
 80032c6:	2101      	movs	r1, #1
 80032c8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2221      	movs	r2, #33	; 0x21
 80032d4:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80032d6:	f7fd fee1 	bl	800109c <HAL_GetTick>
 80032da:	0003      	movs	r3, r0
 80032dc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	1dba      	adds	r2, r7, #6
 80032e2:	2150      	movs	r1, #80	; 0x50
 80032e4:	8812      	ldrh	r2, [r2, #0]
 80032e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	1dba      	adds	r2, r7, #6
 80032ec:	2152      	movs	r1, #82	; 0x52
 80032ee:	8812      	ldrh	r2, [r2, #0]
 80032f0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	689a      	ldr	r2, [r3, #8]
 80032f6:	2380      	movs	r3, #128	; 0x80
 80032f8:	015b      	lsls	r3, r3, #5
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d108      	bne.n	8003310 <HAL_UART_Transmit+0xa8>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d104      	bne.n	8003310 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8003306:	2300      	movs	r3, #0
 8003308:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	61bb      	str	r3, [r7, #24]
 800330e:	e003      	b.n	8003318 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003314:	2300      	movs	r3, #0
 8003316:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003318:	e02d      	b.n	8003376 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	0013      	movs	r3, r2
 8003324:	2200      	movs	r2, #0
 8003326:	2180      	movs	r1, #128	; 0x80
 8003328:	f000 fac6 	bl	80038b8 <UART_WaitOnFlagUntilTimeout>
 800332c:	1e03      	subs	r3, r0, #0
 800332e:	d001      	beq.n	8003334 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e03d      	b.n	80033b0 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10b      	bne.n	8003352 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	881a      	ldrh	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	05d2      	lsls	r2, r2, #23
 8003344:	0dd2      	lsrs	r2, r2, #23
 8003346:	b292      	uxth	r2, r2
 8003348:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	3302      	adds	r3, #2
 800334e:	61bb      	str	r3, [r7, #24]
 8003350:	e008      	b.n	8003364 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	781a      	ldrb	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	b292      	uxth	r2, r2
 800335c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	3301      	adds	r3, #1
 8003362:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2252      	movs	r2, #82	; 0x52
 8003368:	5a9b      	ldrh	r3, [r3, r2]
 800336a:	b29b      	uxth	r3, r3
 800336c:	3b01      	subs	r3, #1
 800336e:	b299      	uxth	r1, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2252      	movs	r2, #82	; 0x52
 8003374:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2252      	movs	r2, #82	; 0x52
 800337a:	5a9b      	ldrh	r3, [r3, r2]
 800337c:	b29b      	uxth	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1cb      	bne.n	800331a <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003382:	697a      	ldr	r2, [r7, #20]
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	0013      	movs	r3, r2
 800338c:	2200      	movs	r2, #0
 800338e:	2140      	movs	r1, #64	; 0x40
 8003390:	f000 fa92 	bl	80038b8 <UART_WaitOnFlagUntilTimeout>
 8003394:	1e03      	subs	r3, r0, #0
 8003396:	d001      	beq.n	800339c <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e009      	b.n	80033b0 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2220      	movs	r2, #32
 80033a0:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2270      	movs	r2, #112	; 0x70
 80033a6:	2100      	movs	r1, #0
 80033a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	e000      	b.n	80033b0 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80033ae:	2302      	movs	r3, #2
  }
}
 80033b0:	0018      	movs	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	b008      	add	sp, #32
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b088      	sub	sp, #32
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80033c4:	2317      	movs	r3, #23
 80033c6:	18fb      	adds	r3, r7, r3
 80033c8:	2200      	movs	r2, #0
 80033ca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	431a      	orrs	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	431a      	orrs	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	69db      	ldr	r3, [r3, #28]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4aad      	ldr	r2, [pc, #692]	; (80036a0 <UART_SetConfig+0x2e8>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	0019      	movs	r1, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	4aa8      	ldr	r2, [pc, #672]	; (80036a4 <UART_SetConfig+0x2ec>)
 8003402:	4013      	ands	r3, r2
 8003404:	0019      	movs	r1, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	4313      	orrs	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	4a9f      	ldr	r2, [pc, #636]	; (80036a8 <UART_SetConfig+0x2f0>)
 800342a:	4013      	ands	r3, r2
 800342c:	0019      	movs	r1, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	430a      	orrs	r2, r1
 8003436:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a9b      	ldr	r2, [pc, #620]	; (80036ac <UART_SetConfig+0x2f4>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d125      	bne.n	800348e <UART_SetConfig+0xd6>
 8003442:	4b9b      	ldr	r3, [pc, #620]	; (80036b0 <UART_SetConfig+0x2f8>)
 8003444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003446:	2203      	movs	r2, #3
 8003448:	4013      	ands	r3, r2
 800344a:	2b01      	cmp	r3, #1
 800344c:	d00f      	beq.n	800346e <UART_SetConfig+0xb6>
 800344e:	d304      	bcc.n	800345a <UART_SetConfig+0xa2>
 8003450:	2b02      	cmp	r3, #2
 8003452:	d011      	beq.n	8003478 <UART_SetConfig+0xc0>
 8003454:	2b03      	cmp	r3, #3
 8003456:	d005      	beq.n	8003464 <UART_SetConfig+0xac>
 8003458:	e013      	b.n	8003482 <UART_SetConfig+0xca>
 800345a:	231f      	movs	r3, #31
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	2200      	movs	r2, #0
 8003460:	701a      	strb	r2, [r3, #0]
 8003462:	e022      	b.n	80034aa <UART_SetConfig+0xf2>
 8003464:	231f      	movs	r3, #31
 8003466:	18fb      	adds	r3, r7, r3
 8003468:	2202      	movs	r2, #2
 800346a:	701a      	strb	r2, [r3, #0]
 800346c:	e01d      	b.n	80034aa <UART_SetConfig+0xf2>
 800346e:	231f      	movs	r3, #31
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	2204      	movs	r2, #4
 8003474:	701a      	strb	r2, [r3, #0]
 8003476:	e018      	b.n	80034aa <UART_SetConfig+0xf2>
 8003478:	231f      	movs	r3, #31
 800347a:	18fb      	adds	r3, r7, r3
 800347c:	2208      	movs	r2, #8
 800347e:	701a      	strb	r2, [r3, #0]
 8003480:	e013      	b.n	80034aa <UART_SetConfig+0xf2>
 8003482:	231f      	movs	r3, #31
 8003484:	18fb      	adds	r3, r7, r3
 8003486:	2210      	movs	r2, #16
 8003488:	701a      	strb	r2, [r3, #0]
 800348a:	46c0      	nop			; (mov r8, r8)
 800348c:	e00d      	b.n	80034aa <UART_SetConfig+0xf2>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a88      	ldr	r2, [pc, #544]	; (80036b4 <UART_SetConfig+0x2fc>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d104      	bne.n	80034a2 <UART_SetConfig+0xea>
 8003498:	231f      	movs	r3, #31
 800349a:	18fb      	adds	r3, r7, r3
 800349c:	2200      	movs	r2, #0
 800349e:	701a      	strb	r2, [r3, #0]
 80034a0:	e003      	b.n	80034aa <UART_SetConfig+0xf2>
 80034a2:	231f      	movs	r3, #31
 80034a4:	18fb      	adds	r3, r7, r3
 80034a6:	2210      	movs	r2, #16
 80034a8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69da      	ldr	r2, [r3, #28]
 80034ae:	2380      	movs	r3, #128	; 0x80
 80034b0:	021b      	lsls	r3, r3, #8
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d000      	beq.n	80034b8 <UART_SetConfig+0x100>
 80034b6:	e07d      	b.n	80035b4 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 80034b8:	231f      	movs	r3, #31
 80034ba:	18fb      	adds	r3, r7, r3
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d01c      	beq.n	80034fc <UART_SetConfig+0x144>
 80034c2:	dc02      	bgt.n	80034ca <UART_SetConfig+0x112>
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d005      	beq.n	80034d4 <UART_SetConfig+0x11c>
 80034c8:	e04b      	b.n	8003562 <UART_SetConfig+0x1aa>
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d025      	beq.n	800351a <UART_SetConfig+0x162>
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d037      	beq.n	8003542 <UART_SetConfig+0x18a>
 80034d2:	e046      	b.n	8003562 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034d4:	f7ff fb54 	bl	8002b80 <HAL_RCC_GetPCLK1Freq>
 80034d8:	0003      	movs	r3, r0
 80034da:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	005a      	lsls	r2, r3, #1
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	085b      	lsrs	r3, r3, #1
 80034e6:	18d2      	adds	r2, r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	0019      	movs	r1, r3
 80034ee:	0010      	movs	r0, r2
 80034f0:	f7fc fe0a 	bl	8000108 <__udivsi3>
 80034f4:	0003      	movs	r3, r0
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	61bb      	str	r3, [r7, #24]
        break;
 80034fa:	e037      	b.n	800356c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	085b      	lsrs	r3, r3, #1
 8003502:	4a6d      	ldr	r2, [pc, #436]	; (80036b8 <UART_SetConfig+0x300>)
 8003504:	189a      	adds	r2, r3, r2
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	0019      	movs	r1, r3
 800350c:	0010      	movs	r0, r2
 800350e:	f7fc fdfb 	bl	8000108 <__udivsi3>
 8003512:	0003      	movs	r3, r0
 8003514:	b29b      	uxth	r3, r3
 8003516:	61bb      	str	r3, [r7, #24]
        break;
 8003518:	e028      	b.n	800356c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800351a:	f7ff fac3 	bl	8002aa4 <HAL_RCC_GetSysClockFreq>
 800351e:	0003      	movs	r3, r0
 8003520:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	005a      	lsls	r2, r3, #1
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	085b      	lsrs	r3, r3, #1
 800352c:	18d2      	adds	r2, r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	0019      	movs	r1, r3
 8003534:	0010      	movs	r0, r2
 8003536:	f7fc fde7 	bl	8000108 <__udivsi3>
 800353a:	0003      	movs	r3, r0
 800353c:	b29b      	uxth	r3, r3
 800353e:	61bb      	str	r3, [r7, #24]
        break;
 8003540:	e014      	b.n	800356c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	085b      	lsrs	r3, r3, #1
 8003548:	2280      	movs	r2, #128	; 0x80
 800354a:	0252      	lsls	r2, r2, #9
 800354c:	189a      	adds	r2, r3, r2
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	0019      	movs	r1, r3
 8003554:	0010      	movs	r0, r2
 8003556:	f7fc fdd7 	bl	8000108 <__udivsi3>
 800355a:	0003      	movs	r3, r0
 800355c:	b29b      	uxth	r3, r3
 800355e:	61bb      	str	r3, [r7, #24]
        break;
 8003560:	e004      	b.n	800356c <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8003562:	2317      	movs	r3, #23
 8003564:	18fb      	adds	r3, r7, r3
 8003566:	2201      	movs	r2, #1
 8003568:	701a      	strb	r2, [r3, #0]
        break;
 800356a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	2b0f      	cmp	r3, #15
 8003570:	d91b      	bls.n	80035aa <UART_SetConfig+0x1f2>
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	4a51      	ldr	r2, [pc, #324]	; (80036bc <UART_SetConfig+0x304>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d817      	bhi.n	80035aa <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	b29a      	uxth	r2, r3
 800357e:	200a      	movs	r0, #10
 8003580:	183b      	adds	r3, r7, r0
 8003582:	210f      	movs	r1, #15
 8003584:	438a      	bics	r2, r1
 8003586:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	085b      	lsrs	r3, r3, #1
 800358c:	b29b      	uxth	r3, r3
 800358e:	2207      	movs	r2, #7
 8003590:	4013      	ands	r3, r2
 8003592:	b299      	uxth	r1, r3
 8003594:	183b      	adds	r3, r7, r0
 8003596:	183a      	adds	r2, r7, r0
 8003598:	8812      	ldrh	r2, [r2, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	183a      	adds	r2, r7, r0
 80035a4:	8812      	ldrh	r2, [r2, #0]
 80035a6:	60da      	str	r2, [r3, #12]
 80035a8:	e06c      	b.n	8003684 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 80035aa:	2317      	movs	r3, #23
 80035ac:	18fb      	adds	r3, r7, r3
 80035ae:	2201      	movs	r2, #1
 80035b0:	701a      	strb	r2, [r3, #0]
 80035b2:	e067      	b.n	8003684 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 80035b4:	231f      	movs	r3, #31
 80035b6:	18fb      	adds	r3, r7, r3
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d01b      	beq.n	80035f6 <UART_SetConfig+0x23e>
 80035be:	dc02      	bgt.n	80035c6 <UART_SetConfig+0x20e>
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d005      	beq.n	80035d0 <UART_SetConfig+0x218>
 80035c4:	e049      	b.n	800365a <UART_SetConfig+0x2a2>
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d024      	beq.n	8003614 <UART_SetConfig+0x25c>
 80035ca:	2b08      	cmp	r3, #8
 80035cc:	d035      	beq.n	800363a <UART_SetConfig+0x282>
 80035ce:	e044      	b.n	800365a <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035d0:	f7ff fad6 	bl	8002b80 <HAL_RCC_GetPCLK1Freq>
 80035d4:	0003      	movs	r3, r0
 80035d6:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	085a      	lsrs	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	18d2      	adds	r2, r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	0019      	movs	r1, r3
 80035e8:	0010      	movs	r0, r2
 80035ea:	f7fc fd8d 	bl	8000108 <__udivsi3>
 80035ee:	0003      	movs	r3, r0
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	61bb      	str	r3, [r7, #24]
        break;
 80035f4:	e036      	b.n	8003664 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	085b      	lsrs	r3, r3, #1
 80035fc:	4a30      	ldr	r2, [pc, #192]	; (80036c0 <UART_SetConfig+0x308>)
 80035fe:	189a      	adds	r2, r3, r2
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	0019      	movs	r1, r3
 8003606:	0010      	movs	r0, r2
 8003608:	f7fc fd7e 	bl	8000108 <__udivsi3>
 800360c:	0003      	movs	r3, r0
 800360e:	b29b      	uxth	r3, r3
 8003610:	61bb      	str	r3, [r7, #24]
        break;
 8003612:	e027      	b.n	8003664 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003614:	f7ff fa46 	bl	8002aa4 <HAL_RCC_GetSysClockFreq>
 8003618:	0003      	movs	r3, r0
 800361a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	085a      	lsrs	r2, r3, #1
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	18d2      	adds	r2, r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	0019      	movs	r1, r3
 800362c:	0010      	movs	r0, r2
 800362e:	f7fc fd6b 	bl	8000108 <__udivsi3>
 8003632:	0003      	movs	r3, r0
 8003634:	b29b      	uxth	r3, r3
 8003636:	61bb      	str	r3, [r7, #24]
        break;
 8003638:	e014      	b.n	8003664 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	085b      	lsrs	r3, r3, #1
 8003640:	2280      	movs	r2, #128	; 0x80
 8003642:	0212      	lsls	r2, r2, #8
 8003644:	189a      	adds	r2, r3, r2
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	0019      	movs	r1, r3
 800364c:	0010      	movs	r0, r2
 800364e:	f7fc fd5b 	bl	8000108 <__udivsi3>
 8003652:	0003      	movs	r3, r0
 8003654:	b29b      	uxth	r3, r3
 8003656:	61bb      	str	r3, [r7, #24]
        break;
 8003658:	e004      	b.n	8003664 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 800365a:	2317      	movs	r3, #23
 800365c:	18fb      	adds	r3, r7, r3
 800365e:	2201      	movs	r2, #1
 8003660:	701a      	strb	r2, [r3, #0]
        break;
 8003662:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	2b0f      	cmp	r3, #15
 8003668:	d908      	bls.n	800367c <UART_SetConfig+0x2c4>
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	4a13      	ldr	r2, [pc, #76]	; (80036bc <UART_SetConfig+0x304>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d804      	bhi.n	800367c <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	60da      	str	r2, [r3, #12]
 800367a:	e003      	b.n	8003684 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800367c:	2317      	movs	r3, #23
 800367e:	18fb      	adds	r3, r7, r3
 8003680:	2201      	movs	r2, #1
 8003682:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003690:	2317      	movs	r3, #23
 8003692:	18fb      	adds	r3, r7, r3
 8003694:	781b      	ldrb	r3, [r3, #0]
}
 8003696:	0018      	movs	r0, r3
 8003698:	46bd      	mov	sp, r7
 800369a:	b008      	add	sp, #32
 800369c:	bd80      	pop	{r7, pc}
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	ffff69f3 	.word	0xffff69f3
 80036a4:	ffffcfff 	.word	0xffffcfff
 80036a8:	fffff4ff 	.word	0xfffff4ff
 80036ac:	40013800 	.word	0x40013800
 80036b0:	40021000 	.word	0x40021000
 80036b4:	40004400 	.word	0x40004400
 80036b8:	00f42400 	.word	0x00f42400
 80036bc:	0000ffff 	.word	0x0000ffff
 80036c0:	007a1200 	.word	0x007a1200

080036c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d0:	2201      	movs	r2, #1
 80036d2:	4013      	ands	r3, r2
 80036d4:	d00b      	beq.n	80036ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	4a4a      	ldr	r2, [pc, #296]	; (8003808 <UART_AdvFeatureConfig+0x144>)
 80036de:	4013      	ands	r3, r2
 80036e0:	0019      	movs	r1, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	430a      	orrs	r2, r1
 80036ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f2:	2202      	movs	r2, #2
 80036f4:	4013      	ands	r3, r2
 80036f6:	d00b      	beq.n	8003710 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	4a43      	ldr	r2, [pc, #268]	; (800380c <UART_AdvFeatureConfig+0x148>)
 8003700:	4013      	ands	r3, r2
 8003702:	0019      	movs	r1, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	430a      	orrs	r2, r1
 800370e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	2204      	movs	r2, #4
 8003716:	4013      	ands	r3, r2
 8003718:	d00b      	beq.n	8003732 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	4a3b      	ldr	r2, [pc, #236]	; (8003810 <UART_AdvFeatureConfig+0x14c>)
 8003722:	4013      	ands	r3, r2
 8003724:	0019      	movs	r1, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003736:	2208      	movs	r2, #8
 8003738:	4013      	ands	r3, r2
 800373a:	d00b      	beq.n	8003754 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	4a34      	ldr	r2, [pc, #208]	; (8003814 <UART_AdvFeatureConfig+0x150>)
 8003744:	4013      	ands	r3, r2
 8003746:	0019      	movs	r1, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	430a      	orrs	r2, r1
 8003752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	2210      	movs	r2, #16
 800375a:	4013      	ands	r3, r2
 800375c:	d00b      	beq.n	8003776 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	4a2c      	ldr	r2, [pc, #176]	; (8003818 <UART_AdvFeatureConfig+0x154>)
 8003766:	4013      	ands	r3, r2
 8003768:	0019      	movs	r1, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377a:	2220      	movs	r2, #32
 800377c:	4013      	ands	r3, r2
 800377e:	d00b      	beq.n	8003798 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	4a25      	ldr	r2, [pc, #148]	; (800381c <UART_AdvFeatureConfig+0x158>)
 8003788:	4013      	ands	r3, r2
 800378a:	0019      	movs	r1, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379c:	2240      	movs	r2, #64	; 0x40
 800379e:	4013      	ands	r3, r2
 80037a0:	d01d      	beq.n	80037de <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	4a1d      	ldr	r2, [pc, #116]	; (8003820 <UART_AdvFeatureConfig+0x15c>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	0019      	movs	r1, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037be:	2380      	movs	r3, #128	; 0x80
 80037c0:	035b      	lsls	r3, r3, #13
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d10b      	bne.n	80037de <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	4a15      	ldr	r2, [pc, #84]	; (8003824 <UART_AdvFeatureConfig+0x160>)
 80037ce:	4013      	ands	r3, r2
 80037d0:	0019      	movs	r1, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	2280      	movs	r2, #128	; 0x80
 80037e4:	4013      	ands	r3, r2
 80037e6:	d00b      	beq.n	8003800 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	4a0e      	ldr	r2, [pc, #56]	; (8003828 <UART_AdvFeatureConfig+0x164>)
 80037f0:	4013      	ands	r3, r2
 80037f2:	0019      	movs	r1, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	430a      	orrs	r2, r1
 80037fe:	605a      	str	r2, [r3, #4]
  }
}
 8003800:	46c0      	nop			; (mov r8, r8)
 8003802:	46bd      	mov	sp, r7
 8003804:	b002      	add	sp, #8
 8003806:	bd80      	pop	{r7, pc}
 8003808:	fffdffff 	.word	0xfffdffff
 800380c:	fffeffff 	.word	0xfffeffff
 8003810:	fffbffff 	.word	0xfffbffff
 8003814:	ffff7fff 	.word	0xffff7fff
 8003818:	ffffefff 	.word	0xffffefff
 800381c:	ffffdfff 	.word	0xffffdfff
 8003820:	ffefffff 	.word	0xffefffff
 8003824:	ff9fffff 	.word	0xff9fffff
 8003828:	fff7ffff 	.word	0xfff7ffff

0800382c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af02      	add	r7, sp, #8
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800383a:	f7fd fc2f 	bl	800109c <HAL_GetTick>
 800383e:	0003      	movs	r3, r0
 8003840:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2208      	movs	r2, #8
 800384a:	4013      	ands	r3, r2
 800384c:	2b08      	cmp	r3, #8
 800384e:	d10d      	bne.n	800386c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	2380      	movs	r3, #128	; 0x80
 8003854:	0399      	lsls	r1, r3, #14
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	4b16      	ldr	r3, [pc, #88]	; (80038b4 <UART_CheckIdleState+0x88>)
 800385a:	9300      	str	r3, [sp, #0]
 800385c:	0013      	movs	r3, r2
 800385e:	2200      	movs	r2, #0
 8003860:	f000 f82a 	bl	80038b8 <UART_WaitOnFlagUntilTimeout>
 8003864:	1e03      	subs	r3, r0, #0
 8003866:	d001      	beq.n	800386c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e01f      	b.n	80038ac <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2204      	movs	r2, #4
 8003874:	4013      	ands	r3, r2
 8003876:	2b04      	cmp	r3, #4
 8003878:	d10d      	bne.n	8003896 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	2380      	movs	r3, #128	; 0x80
 800387e:	03d9      	lsls	r1, r3, #15
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <UART_CheckIdleState+0x88>)
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	0013      	movs	r3, r2
 8003888:	2200      	movs	r2, #0
 800388a:	f000 f815 	bl	80038b8 <UART_WaitOnFlagUntilTimeout>
 800388e:	1e03      	subs	r3, r0, #0
 8003890:	d001      	beq.n	8003896 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e00a      	b.n	80038ac <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2220      	movs	r2, #32
 800389a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2220      	movs	r2, #32
 80038a0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2270      	movs	r2, #112	; 0x70
 80038a6:	2100      	movs	r1, #0
 80038a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	0018      	movs	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	b004      	add	sp, #16
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	01ffffff 	.word	0x01ffffff

080038b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	603b      	str	r3, [r7, #0]
 80038c4:	1dfb      	adds	r3, r7, #7
 80038c6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038c8:	e05d      	b.n	8003986 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	3301      	adds	r3, #1
 80038ce:	d05a      	beq.n	8003986 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038d0:	f7fd fbe4 	bl	800109c <HAL_GetTick>
 80038d4:	0002      	movs	r2, r0
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d302      	bcc.n	80038e6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d11b      	bne.n	800391e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	492f      	ldr	r1, [pc, #188]	; (80039b0 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80038f2:	400a      	ands	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2101      	movs	r1, #1
 8003902:	438a      	bics	r2, r1
 8003904:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2220      	movs	r2, #32
 800390a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2270      	movs	r2, #112	; 0x70
 8003916:	2100      	movs	r1, #0
 8003918:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e043      	b.n	80039a6 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2204      	movs	r2, #4
 8003926:	4013      	ands	r3, r2
 8003928:	d02d      	beq.n	8003986 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	69da      	ldr	r2, [r3, #28]
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	401a      	ands	r2, r3
 8003936:	2380      	movs	r3, #128	; 0x80
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	429a      	cmp	r2, r3
 800393c:	d123      	bne.n	8003986 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2280      	movs	r2, #128	; 0x80
 8003944:	0112      	lsls	r2, r2, #4
 8003946:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4917      	ldr	r1, [pc, #92]	; (80039b0 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003954:	400a      	ands	r2, r1
 8003956:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689a      	ldr	r2, [r3, #8]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2101      	movs	r1, #1
 8003964:	438a      	bics	r2, r1
 8003966:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2220      	movs	r2, #32
 800396c:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2220      	movs	r2, #32
 8003972:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2270      	movs	r2, #112	; 0x70
 800397e:	2100      	movs	r1, #0
 8003980:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e00f      	b.n	80039a6 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	69db      	ldr	r3, [r3, #28]
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	4013      	ands	r3, r2
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	425a      	negs	r2, r3
 8003996:	4153      	adcs	r3, r2
 8003998:	b2db      	uxtb	r3, r3
 800399a:	001a      	movs	r2, r3
 800399c:	1dfb      	adds	r3, r7, #7
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d092      	beq.n	80038ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	0018      	movs	r0, r3
 80039a8:	46bd      	mov	sp, r7
 80039aa:	b004      	add	sp, #16
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	46c0      	nop			; (mov r8, r8)
 80039b0:	fffffe5f 	.word	0xfffffe5f

080039b4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	0002      	movs	r2, r0
 80039bc:	1dbb      	adds	r3, r7, #6
 80039be:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80039c0:	2300      	movs	r3, #0
 80039c2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80039c4:	1dbb      	adds	r3, r7, #6
 80039c6:	2200      	movs	r2, #0
 80039c8:	5e9b      	ldrsh	r3, [r3, r2]
 80039ca:	2b84      	cmp	r3, #132	; 0x84
 80039cc:	d006      	beq.n	80039dc <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 80039ce:	1dbb      	adds	r3, r7, #6
 80039d0:	2200      	movs	r2, #0
 80039d2:	5e9a      	ldrsh	r2, [r3, r2]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	18d3      	adds	r3, r2, r3
 80039d8:	3303      	adds	r3, #3
 80039da:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80039dc:	68fb      	ldr	r3, [r7, #12]
}
 80039de:	0018      	movs	r0, r3
 80039e0:	46bd      	mov	sp, r7
 80039e2:	b004      	add	sp, #16
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80039ea:	f000 fe57 	bl	800469c <vTaskStartScheduler>
  
  return osOK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	0018      	movs	r0, r3
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80039f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039f8:	b089      	sub	sp, #36	; 0x24
 80039fa:	af04      	add	r7, sp, #16
 80039fc:	6078      	str	r0, [r7, #4]
 80039fe:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d020      	beq.n	8003a4a <osThreadCreate+0x54>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d01c      	beq.n	8003a4a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685c      	ldr	r4, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681d      	ldr	r5, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	691e      	ldr	r6, [r3, #16]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2208      	movs	r2, #8
 8003a20:	5e9b      	ldrsh	r3, [r3, r2]
 8003a22:	0018      	movs	r0, r3
 8003a24:	f7ff ffc6 	bl	80039b4 <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	695a      	ldr	r2, [r3, #20]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a30:	6839      	ldr	r1, [r7, #0]
 8003a32:	9302      	str	r3, [sp, #8]
 8003a34:	9201      	str	r2, [sp, #4]
 8003a36:	9000      	str	r0, [sp, #0]
 8003a38:	000b      	movs	r3, r1
 8003a3a:	0032      	movs	r2, r6
 8003a3c:	0029      	movs	r1, r5
 8003a3e:	0020      	movs	r0, r4
 8003a40:	f000 fc99 	bl	8004376 <xTaskCreateStatic>
 8003a44:	0003      	movs	r3, r0
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	e01d      	b.n	8003a86 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685c      	ldr	r4, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a56:	b29e      	uxth	r6, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2208      	movs	r2, #8
 8003a5c:	5e9b      	ldrsh	r3, [r3, r2]
 8003a5e:	0018      	movs	r0, r3
 8003a60:	f7ff ffa8 	bl	80039b4 <makeFreeRtosPriority>
 8003a64:	0001      	movs	r1, r0
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	230c      	movs	r3, #12
 8003a6a:	18fb      	adds	r3, r7, r3
 8003a6c:	9301      	str	r3, [sp, #4]
 8003a6e:	9100      	str	r1, [sp, #0]
 8003a70:	0013      	movs	r3, r2
 8003a72:	0032      	movs	r2, r6
 8003a74:	0029      	movs	r1, r5
 8003a76:	0020      	movs	r0, r4
 8003a78:	f000 fcc0 	bl	80043fc <xTaskCreate>
 8003a7c:	0003      	movs	r3, r0
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d001      	beq.n	8003a86 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	e000      	b.n	8003a88 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003a86:	68fb      	ldr	r3, [r7, #12]
}
 8003a88:	0018      	movs	r0, r3
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	b005      	add	sp, #20
 8003a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a90 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <osDelay+0x16>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	e000      	b.n	8003aa8 <osDelay+0x18>
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f000 fdd1 	bl	8004650 <vTaskDelay>
  
  return osOK;
 8003aae:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b004      	add	sp, #16
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003ab8:	b590      	push	{r4, r7, lr}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af02      	add	r7, sp, #8
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d012      	beq.n	8003af0 <osMessageCreate+0x38>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00e      	beq.n	8003af0 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6818      	ldr	r0, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6859      	ldr	r1, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68dc      	ldr	r4, [r3, #12]
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	9300      	str	r3, [sp, #0]
 8003ae6:	0023      	movs	r3, r4
 8003ae8:	f000 f90c 	bl	8003d04 <xQueueGenericCreateStatic>
 8003aec:	0003      	movs	r3, r0
 8003aee:	e008      	b.n	8003b02 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6818      	ldr	r0, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	0019      	movs	r1, r3
 8003afc:	f000 f94d 	bl	8003d9a <xQueueGenericCreate>
 8003b00:	0003      	movs	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003b02:	0018      	movs	r0, r3
 8003b04:	46bd      	mov	sp, r7
 8003b06:	b003      	add	sp, #12
 8003b08:	bd90      	pop	{r4, r7, pc}

08003b0a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b082      	sub	sp, #8
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	3308      	adds	r3, #8
 8003b16:	001a      	movs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	4252      	negs	r2, r2
 8003b22:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3308      	adds	r3, #8
 8003b28:	001a      	movs	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3308      	adds	r3, #8
 8003b32:	001a      	movs	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b002      	add	sp, #8
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b082      	sub	sp, #8
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003b54:	46c0      	nop			; (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b002      	add	sp, #8
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	689a      	ldr	r2, [r3, #8]
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	1c5a      	adds	r2, r3, #1
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	601a      	str	r2, [r3, #0]
}
 8003b98:	46c0      	nop			; (mov r8, r8)
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	b004      	add	sp, #16
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	d103      	bne.n	8003bbe <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	60fb      	str	r3, [r7, #12]
 8003bbc:	e00c      	b.n	8003bd8 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	3308      	adds	r3, #8
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	e002      	b.n	8003bcc <vListInsert+0x2c>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d2f6      	bcs.n	8003bc6 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	1c5a      	adds	r2, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	601a      	str	r2, [r3, #0]
}
 8003c04:	46c0      	nop			; (mov r8, r8)
 8003c06:	46bd      	mov	sp, r7
 8003c08:	b004      	add	sp, #16
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	6892      	ldr	r2, [r2, #8]
 8003c22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6852      	ldr	r2, [r2, #4]
 8003c2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d103      	bne.n	8003c40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	689a      	ldr	r2, [r3, #8]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	1e5a      	subs	r2, r3, #1
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
}
 8003c54:	0018      	movs	r0, r3
 8003c56:	46bd      	mov	sp, r7
 8003c58:	b004      	add	sp, #16
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <xQueueGenericReset+0x18>
 8003c70:	b672      	cpsid	i
 8003c72:	e7fe      	b.n	8003c72 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8003c74:	f001 fa1c 	bl	80050b0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c84:	434b      	muls	r3, r1
 8003c86:	18d2      	adds	r2, r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca2:	1e59      	subs	r1, r3, #1
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca8:	434b      	muls	r3, r1
 8003caa:	18d2      	adds	r2, r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2244      	movs	r2, #68	; 0x44
 8003cb4:	21ff      	movs	r1, #255	; 0xff
 8003cb6:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2245      	movs	r2, #69	; 0x45
 8003cbc:	21ff      	movs	r1, #255	; 0xff
 8003cbe:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10d      	bne.n	8003ce2 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d013      	beq.n	8003cf6 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	3310      	adds	r3, #16
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	f000 feec 	bl	8004ab0 <xTaskRemoveFromEventList>
 8003cd8:	1e03      	subs	r3, r0, #0
 8003cda:	d00c      	beq.n	8003cf6 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003cdc:	f001 f9d8 	bl	8005090 <vPortYield>
 8003ce0:	e009      	b.n	8003cf6 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	3310      	adds	r3, #16
 8003ce6:	0018      	movs	r0, r3
 8003ce8:	f7ff ff0f 	bl	8003b0a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	3324      	adds	r3, #36	; 0x24
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	f7ff ff0a 	bl	8003b0a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003cf6:	f001 f9ed 	bl	80050d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003cfa:	2301      	movs	r3, #1
}
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	b004      	add	sp, #16
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003d04:	b590      	push	{r4, r7, lr}
 8003d06:	b089      	sub	sp, #36	; 0x24
 8003d08:	af02      	add	r7, sp, #8
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
 8003d10:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <xQueueGenericCreateStatic+0x18>
 8003d18:	b672      	cpsid	i
 8003d1a:	e7fe      	b.n	8003d1a <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <xQueueGenericCreateStatic+0x22>
 8003d22:	b672      	cpsid	i
 8003d24:	e7fe      	b.n	8003d24 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d002      	beq.n	8003d32 <xQueueGenericCreateStatic+0x2e>
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <xQueueGenericCreateStatic+0x32>
 8003d32:	2301      	movs	r3, #1
 8003d34:	e000      	b.n	8003d38 <xQueueGenericCreateStatic+0x34>
 8003d36:	2300      	movs	r3, #0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d101      	bne.n	8003d40 <xQueueGenericCreateStatic+0x3c>
 8003d3c:	b672      	cpsid	i
 8003d3e:	e7fe      	b.n	8003d3e <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d102      	bne.n	8003d4c <xQueueGenericCreateStatic+0x48>
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <xQueueGenericCreateStatic+0x4c>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e000      	b.n	8003d52 <xQueueGenericCreateStatic+0x4e>
 8003d50:	2300      	movs	r3, #0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <xQueueGenericCreateStatic+0x56>
 8003d56:	b672      	cpsid	i
 8003d58:	e7fe      	b.n	8003d58 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003d5a:	2348      	movs	r3, #72	; 0x48
 8003d5c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	2b48      	cmp	r3, #72	; 0x48
 8003d62:	d001      	beq.n	8003d68 <xQueueGenericCreateStatic+0x64>
 8003d64:	b672      	cpsid	i
 8003d66:	e7fe      	b.n	8003d66 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00e      	beq.n	8003d90 <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2246      	movs	r2, #70	; 0x46
 8003d76:	2101      	movs	r1, #1
 8003d78:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d7a:	2328      	movs	r3, #40	; 0x28
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	781c      	ldrb	r4, [r3, #0]
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	68b9      	ldr	r1, [r7, #8]
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	9300      	str	r3, [sp, #0]
 8003d8a:	0023      	movs	r3, r4
 8003d8c:	f000 f83b 	bl	8003e06 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003d90:	697b      	ldr	r3, [r7, #20]
	}
 8003d92:	0018      	movs	r0, r3
 8003d94:	46bd      	mov	sp, r7
 8003d96:	b007      	add	sp, #28
 8003d98:	bd90      	pop	{r4, r7, pc}

08003d9a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003d9a:	b590      	push	{r4, r7, lr}
 8003d9c:	b08b      	sub	sp, #44	; 0x2c
 8003d9e:	af02      	add	r7, sp, #8
 8003da0:	60f8      	str	r0, [r7, #12]
 8003da2:	60b9      	str	r1, [r7, #8]
 8003da4:	1dfb      	adds	r3, r7, #7
 8003da6:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <xQueueGenericCreate+0x18>
 8003dae:	b672      	cpsid	i
 8003db0:	e7fe      	b.n	8003db0 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d102      	bne.n	8003dbe <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003db8:	2300      	movs	r3, #0
 8003dba:	61fb      	str	r3, [r7, #28]
 8003dbc:	e003      	b.n	8003dc6 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	4353      	muls	r3, r2
 8003dc4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	3348      	adds	r3, #72	; 0x48
 8003dca:	0018      	movs	r0, r3
 8003dcc:	f001 fa08 	bl	80051e0 <pvPortMalloc>
 8003dd0:	0003      	movs	r3, r0
 8003dd2:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d010      	beq.n	8003dfc <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	3348      	adds	r3, #72	; 0x48
 8003dde:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	2246      	movs	r2, #70	; 0x46
 8003de4:	2100      	movs	r1, #0
 8003de6:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003de8:	1dfb      	adds	r3, r7, #7
 8003dea:	781c      	ldrb	r4, [r3, #0]
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	68b9      	ldr	r1, [r7, #8]
 8003df0:	68f8      	ldr	r0, [r7, #12]
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	9300      	str	r3, [sp, #0]
 8003df6:	0023      	movs	r3, r4
 8003df8:	f000 f805 	bl	8003e06 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003dfc:	69bb      	ldr	r3, [r7, #24]
	}
 8003dfe:	0018      	movs	r0, r3
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b009      	add	sp, #36	; 0x24
 8003e04:	bd90      	pop	{r4, r7, pc}

08003e06 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b084      	sub	sp, #16
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	607a      	str	r2, [r7, #4]
 8003e12:	001a      	movs	r2, r3
 8003e14:	1cfb      	adds	r3, r7, #3
 8003e16:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d103      	bne.n	8003e26 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	e002      	b.n	8003e2c <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	f7ff ff0d 	bl	8003c5c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003e42:	46c0      	nop			; (mov r8, r8)
 8003e44:	46bd      	mov	sp, r7
 8003e46:	b004      	add	sp, #16
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b08a      	sub	sp, #40	; 0x28
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	60f8      	str	r0, [r7, #12]
 8003e52:	60b9      	str	r1, [r7, #8]
 8003e54:	607a      	str	r2, [r7, #4]
 8003e56:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003e60:	6a3b      	ldr	r3, [r7, #32]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <xQueueGenericSend+0x20>
 8003e66:	b672      	cpsid	i
 8003e68:	e7fe      	b.n	8003e68 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d103      	bne.n	8003e78 <xQueueGenericSend+0x2e>
 8003e70:	6a3b      	ldr	r3, [r7, #32]
 8003e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <xQueueGenericSend+0x32>
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e000      	b.n	8003e7e <xQueueGenericSend+0x34>
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <xQueueGenericSend+0x3c>
 8003e82:	b672      	cpsid	i
 8003e84:	e7fe      	b.n	8003e84 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d103      	bne.n	8003e94 <xQueueGenericSend+0x4a>
 8003e8c:	6a3b      	ldr	r3, [r7, #32]
 8003e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d101      	bne.n	8003e98 <xQueueGenericSend+0x4e>
 8003e94:	2301      	movs	r3, #1
 8003e96:	e000      	b.n	8003e9a <xQueueGenericSend+0x50>
 8003e98:	2300      	movs	r3, #0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <xQueueGenericSend+0x58>
 8003e9e:	b672      	cpsid	i
 8003ea0:	e7fe      	b.n	8003ea0 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ea2:	f000 ff9d 	bl	8004de0 <xTaskGetSchedulerState>
 8003ea6:	1e03      	subs	r3, r0, #0
 8003ea8:	d102      	bne.n	8003eb0 <xQueueGenericSend+0x66>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <xQueueGenericSend+0x6a>
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e000      	b.n	8003eb6 <xQueueGenericSend+0x6c>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <xQueueGenericSend+0x74>
 8003eba:	b672      	cpsid	i
 8003ebc:	e7fe      	b.n	8003ebc <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ebe:	f001 f8f7 	bl	80050b0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d302      	bcc.n	8003ed4 <xQueueGenericSend+0x8a>
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d11e      	bne.n	8003f12 <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	68b9      	ldr	r1, [r7, #8]
 8003ed8:	6a3b      	ldr	r3, [r7, #32]
 8003eda:	0018      	movs	r0, r3
 8003edc:	f000 f92e 	bl	800413c <prvCopyDataToQueue>
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d009      	beq.n	8003f00 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	3324      	adds	r3, #36	; 0x24
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	f000 fddd 	bl	8004ab0 <xTaskRemoveFromEventList>
 8003ef6:	1e03      	subs	r3, r0, #0
 8003ef8:	d007      	beq.n	8003f0a <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003efa:	f001 f8c9 	bl	8005090 <vPortYield>
 8003efe:	e004      	b.n	8003f0a <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003f06:	f001 f8c3 	bl	8005090 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f0a:	f001 f8e3 	bl	80050d4 <vPortExitCritical>
				return pdPASS;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e05b      	b.n	8003fca <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d103      	bne.n	8003f20 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f18:	f001 f8dc 	bl	80050d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	e054      	b.n	8003fca <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d106      	bne.n	8003f34 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f26:	2314      	movs	r3, #20
 8003f28:	18fb      	adds	r3, r7, r3
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	f000 fe1c 	bl	8004b68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f30:	2301      	movs	r3, #1
 8003f32:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f34:	f001 f8ce 	bl	80050d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f38:	f000 fbfe 	bl	8004738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f3c:	f001 f8b8 	bl	80050b0 <vPortEnterCritical>
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	2244      	movs	r2, #68	; 0x44
 8003f44:	5c9b      	ldrb	r3, [r3, r2]
 8003f46:	b25b      	sxtb	r3, r3
 8003f48:	3301      	adds	r3, #1
 8003f4a:	d103      	bne.n	8003f54 <xQueueGenericSend+0x10a>
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	2244      	movs	r2, #68	; 0x44
 8003f50:	2100      	movs	r1, #0
 8003f52:	5499      	strb	r1, [r3, r2]
 8003f54:	6a3b      	ldr	r3, [r7, #32]
 8003f56:	2245      	movs	r2, #69	; 0x45
 8003f58:	5c9b      	ldrb	r3, [r3, r2]
 8003f5a:	b25b      	sxtb	r3, r3
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	d103      	bne.n	8003f68 <xQueueGenericSend+0x11e>
 8003f60:	6a3b      	ldr	r3, [r7, #32]
 8003f62:	2245      	movs	r2, #69	; 0x45
 8003f64:	2100      	movs	r1, #0
 8003f66:	5499      	strb	r1, [r3, r2]
 8003f68:	f001 f8b4 	bl	80050d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f6c:	1d3a      	adds	r2, r7, #4
 8003f6e:	2314      	movs	r3, #20
 8003f70:	18fb      	adds	r3, r7, r3
 8003f72:	0011      	movs	r1, r2
 8003f74:	0018      	movs	r0, r3
 8003f76:	f000 fe0b 	bl	8004b90 <xTaskCheckForTimeOut>
 8003f7a:	1e03      	subs	r3, r0, #0
 8003f7c:	d11e      	bne.n	8003fbc <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003f7e:	6a3b      	ldr	r3, [r7, #32]
 8003f80:	0018      	movs	r0, r3
 8003f82:	f000 f9e0 	bl	8004346 <prvIsQueueFull>
 8003f86:	1e03      	subs	r3, r0, #0
 8003f88:	d011      	beq.n	8003fae <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003f8a:	6a3b      	ldr	r3, [r7, #32]
 8003f8c:	3310      	adds	r3, #16
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	0011      	movs	r1, r2
 8003f92:	0018      	movs	r0, r3
 8003f94:	f000 fd6e 	bl	8004a74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003f98:	6a3b      	ldr	r3, [r7, #32]
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	f000 f95f 	bl	800425e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003fa0:	f000 fbd6 	bl	8004750 <xTaskResumeAll>
 8003fa4:	1e03      	subs	r3, r0, #0
 8003fa6:	d18a      	bne.n	8003ebe <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8003fa8:	f001 f872 	bl	8005090 <vPortYield>
 8003fac:	e787      	b.n	8003ebe <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003fae:	6a3b      	ldr	r3, [r7, #32]
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f000 f954 	bl	800425e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003fb6:	f000 fbcb 	bl	8004750 <xTaskResumeAll>
 8003fba:	e780      	b.n	8003ebe <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003fbc:	6a3b      	ldr	r3, [r7, #32]
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	f000 f94d 	bl	800425e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003fc4:	f000 fbc4 	bl	8004750 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003fc8:	2300      	movs	r3, #0
		}
	}
}
 8003fca:	0018      	movs	r0, r3
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	b00a      	add	sp, #40	; 0x28
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b08a      	sub	sp, #40	; 0x28
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	60f8      	str	r0, [r7, #12]
 8003fda:	60b9      	str	r1, [r7, #8]
 8003fdc:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003fe6:	6a3b      	ldr	r3, [r7, #32]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <xQueueReceive+0x1e>
 8003fec:	b672      	cpsid	i
 8003fee:	e7fe      	b.n	8003fee <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d103      	bne.n	8003ffe <xQueueReceive+0x2c>
 8003ff6:	6a3b      	ldr	r3, [r7, #32]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <xQueueReceive+0x30>
 8003ffe:	2301      	movs	r3, #1
 8004000:	e000      	b.n	8004004 <xQueueReceive+0x32>
 8004002:	2300      	movs	r3, #0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <xQueueReceive+0x3a>
 8004008:	b672      	cpsid	i
 800400a:	e7fe      	b.n	800400a <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800400c:	f000 fee8 	bl	8004de0 <xTaskGetSchedulerState>
 8004010:	1e03      	subs	r3, r0, #0
 8004012:	d102      	bne.n	800401a <xQueueReceive+0x48>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <xQueueReceive+0x4c>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <xQueueReceive+0x4e>
 800401e:	2300      	movs	r3, #0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d101      	bne.n	8004028 <xQueueReceive+0x56>
 8004024:	b672      	cpsid	i
 8004026:	e7fe      	b.n	8004026 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004028:	f001 f842 	bl	80050b0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800402c:	6a3b      	ldr	r3, [r7, #32]
 800402e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004030:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d01a      	beq.n	800406e <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	6a3b      	ldr	r3, [r7, #32]
 800403c:	0011      	movs	r1, r2
 800403e:	0018      	movs	r0, r3
 8004040:	f000 f8e7 	bl	8004212 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	1e5a      	subs	r2, r3, #1
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800404c:	6a3b      	ldr	r3, [r7, #32]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d008      	beq.n	8004066 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004054:	6a3b      	ldr	r3, [r7, #32]
 8004056:	3310      	adds	r3, #16
 8004058:	0018      	movs	r0, r3
 800405a:	f000 fd29 	bl	8004ab0 <xTaskRemoveFromEventList>
 800405e:	1e03      	subs	r3, r0, #0
 8004060:	d001      	beq.n	8004066 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004062:	f001 f815 	bl	8005090 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004066:	f001 f835 	bl	80050d4 <vPortExitCritical>
				return pdPASS;
 800406a:	2301      	movs	r3, #1
 800406c:	e062      	b.n	8004134 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d103      	bne.n	800407c <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004074:	f001 f82e 	bl	80050d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004078:	2300      	movs	r3, #0
 800407a:	e05b      	b.n	8004134 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800407c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004082:	2314      	movs	r3, #20
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	0018      	movs	r0, r3
 8004088:	f000 fd6e 	bl	8004b68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800408c:	2301      	movs	r3, #1
 800408e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004090:	f001 f820 	bl	80050d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004094:	f000 fb50 	bl	8004738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004098:	f001 f80a 	bl	80050b0 <vPortEnterCritical>
 800409c:	6a3b      	ldr	r3, [r7, #32]
 800409e:	2244      	movs	r2, #68	; 0x44
 80040a0:	5c9b      	ldrb	r3, [r3, r2]
 80040a2:	b25b      	sxtb	r3, r3
 80040a4:	3301      	adds	r3, #1
 80040a6:	d103      	bne.n	80040b0 <xQueueReceive+0xde>
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	2244      	movs	r2, #68	; 0x44
 80040ac:	2100      	movs	r1, #0
 80040ae:	5499      	strb	r1, [r3, r2]
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	2245      	movs	r2, #69	; 0x45
 80040b4:	5c9b      	ldrb	r3, [r3, r2]
 80040b6:	b25b      	sxtb	r3, r3
 80040b8:	3301      	adds	r3, #1
 80040ba:	d103      	bne.n	80040c4 <xQueueReceive+0xf2>
 80040bc:	6a3b      	ldr	r3, [r7, #32]
 80040be:	2245      	movs	r2, #69	; 0x45
 80040c0:	2100      	movs	r1, #0
 80040c2:	5499      	strb	r1, [r3, r2]
 80040c4:	f001 f806 	bl	80050d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040c8:	1d3a      	adds	r2, r7, #4
 80040ca:	2314      	movs	r3, #20
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	0011      	movs	r1, r2
 80040d0:	0018      	movs	r0, r3
 80040d2:	f000 fd5d 	bl	8004b90 <xTaskCheckForTimeOut>
 80040d6:	1e03      	subs	r3, r0, #0
 80040d8:	d11e      	bne.n	8004118 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	0018      	movs	r0, r3
 80040de:	f000 f91c 	bl	800431a <prvIsQueueEmpty>
 80040e2:	1e03      	subs	r3, r0, #0
 80040e4:	d011      	beq.n	800410a <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80040e6:	6a3b      	ldr	r3, [r7, #32]
 80040e8:	3324      	adds	r3, #36	; 0x24
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	0011      	movs	r1, r2
 80040ee:	0018      	movs	r0, r3
 80040f0:	f000 fcc0 	bl	8004a74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	0018      	movs	r0, r3
 80040f8:	f000 f8b1 	bl	800425e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80040fc:	f000 fb28 	bl	8004750 <xTaskResumeAll>
 8004100:	1e03      	subs	r3, r0, #0
 8004102:	d191      	bne.n	8004028 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8004104:	f000 ffc4 	bl	8005090 <vPortYield>
 8004108:	e78e      	b.n	8004028 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800410a:	6a3b      	ldr	r3, [r7, #32]
 800410c:	0018      	movs	r0, r3
 800410e:	f000 f8a6 	bl	800425e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004112:	f000 fb1d 	bl	8004750 <xTaskResumeAll>
 8004116:	e787      	b.n	8004028 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004118:	6a3b      	ldr	r3, [r7, #32]
 800411a:	0018      	movs	r0, r3
 800411c:	f000 f89f 	bl	800425e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004120:	f000 fb16 	bl	8004750 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004124:	6a3b      	ldr	r3, [r7, #32]
 8004126:	0018      	movs	r0, r3
 8004128:	f000 f8f7 	bl	800431a <prvIsQueueEmpty>
 800412c:	1e03      	subs	r3, r0, #0
 800412e:	d100      	bne.n	8004132 <xQueueReceive+0x160>
 8004130:	e77a      	b.n	8004028 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004132:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004134:	0018      	movs	r0, r3
 8004136:	46bd      	mov	sp, r7
 8004138:	b00a      	add	sp, #40	; 0x28
 800413a:	bd80      	pop	{r7, pc}

0800413c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004148:	2300      	movs	r3, #0
 800414a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004150:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10e      	bne.n	8004178 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d14e      	bne.n	8004200 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	0018      	movs	r0, r3
 8004168:	f000 fe56 	bl	8004e18 <xTaskPriorityDisinherit>
 800416c:	0003      	movs	r3, r0
 800416e:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	605a      	str	r2, [r3, #4]
 8004176:	e043      	b.n	8004200 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d119      	bne.n	80041b2 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6898      	ldr	r0, [r3, #8]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	0019      	movs	r1, r3
 800418a:	f001 f9f9 	bl	8005580 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	689a      	ldr	r2, [r3, #8]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004196:	18d2      	adds	r2, r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d32b      	bcc.n	8004200 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	609a      	str	r2, [r3, #8]
 80041b0:	e026      	b.n	8004200 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	68d8      	ldr	r0, [r3, #12]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	0019      	movs	r1, r3
 80041be:	f001 f9df 	bl	8005580 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	68da      	ldr	r2, [r3, #12]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	425b      	negs	r3, r3
 80041cc:	18d2      	adds	r2, r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d207      	bcs.n	80041ee <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	425b      	negs	r3, r3
 80041e8:	18d2      	adds	r2, r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d105      	bne.n	8004200 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d002      	beq.n	8004200 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	3b01      	subs	r3, #1
 80041fe:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	1c5a      	adds	r2, r3, #1
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004208:	697b      	ldr	r3, [r7, #20]
}
 800420a:	0018      	movs	r0, r3
 800420c:	46bd      	mov	sp, r7
 800420e:	b006      	add	sp, #24
 8004210:	bd80      	pop	{r7, pc}

08004212 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004212:	b580      	push	{r7, lr}
 8004214:	b082      	sub	sp, #8
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
 800421a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004220:	2b00      	cmp	r3, #0
 8004222:	d018      	beq.n	8004256 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422c:	18d2      	adds	r2, r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	429a      	cmp	r2, r3
 800423c:	d303      	bcc.n	8004246 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68d9      	ldr	r1, [r3, #12]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	0018      	movs	r0, r3
 8004252:	f001 f995 	bl	8005580 <memcpy>
	}
}
 8004256:	46c0      	nop			; (mov r8, r8)
 8004258:	46bd      	mov	sp, r7
 800425a:	b002      	add	sp, #8
 800425c:	bd80      	pop	{r7, pc}

0800425e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b084      	sub	sp, #16
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004266:	f000 ff23 	bl	80050b0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800426a:	230f      	movs	r3, #15
 800426c:	18fb      	adds	r3, r7, r3
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	2145      	movs	r1, #69	; 0x45
 8004272:	5c52      	ldrb	r2, [r2, r1]
 8004274:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004276:	e013      	b.n	80042a0 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	2b00      	cmp	r3, #0
 800427e:	d016      	beq.n	80042ae <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3324      	adds	r3, #36	; 0x24
 8004284:	0018      	movs	r0, r3
 8004286:	f000 fc13 	bl	8004ab0 <xTaskRemoveFromEventList>
 800428a:	1e03      	subs	r3, r0, #0
 800428c:	d001      	beq.n	8004292 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800428e:	f000 fccf 	bl	8004c30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004292:	210f      	movs	r1, #15
 8004294:	187b      	adds	r3, r7, r1
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	3b01      	subs	r3, #1
 800429a:	b2da      	uxtb	r2, r3
 800429c:	187b      	adds	r3, r7, r1
 800429e:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80042a0:	230f      	movs	r3, #15
 80042a2:	18fb      	adds	r3, r7, r3
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	b25b      	sxtb	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	dce5      	bgt.n	8004278 <prvUnlockQueue+0x1a>
 80042ac:	e000      	b.n	80042b0 <prvUnlockQueue+0x52>
					break;
 80042ae:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2245      	movs	r2, #69	; 0x45
 80042b4:	21ff      	movs	r1, #255	; 0xff
 80042b6:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80042b8:	f000 ff0c 	bl	80050d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80042bc:	f000 fef8 	bl	80050b0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80042c0:	230e      	movs	r3, #14
 80042c2:	18fb      	adds	r3, r7, r3
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	2144      	movs	r1, #68	; 0x44
 80042c8:	5c52      	ldrb	r2, [r2, r1]
 80042ca:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80042cc:	e013      	b.n	80042f6 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d016      	beq.n	8004304 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3310      	adds	r3, #16
 80042da:	0018      	movs	r0, r3
 80042dc:	f000 fbe8 	bl	8004ab0 <xTaskRemoveFromEventList>
 80042e0:	1e03      	subs	r3, r0, #0
 80042e2:	d001      	beq.n	80042e8 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 80042e4:	f000 fca4 	bl	8004c30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80042e8:	210e      	movs	r1, #14
 80042ea:	187b      	adds	r3, r7, r1
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	3b01      	subs	r3, #1
 80042f0:	b2da      	uxtb	r2, r3
 80042f2:	187b      	adds	r3, r7, r1
 80042f4:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80042f6:	230e      	movs	r3, #14
 80042f8:	18fb      	adds	r3, r7, r3
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	b25b      	sxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	dce5      	bgt.n	80042ce <prvUnlockQueue+0x70>
 8004302:	e000      	b.n	8004306 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8004304:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2244      	movs	r2, #68	; 0x44
 800430a:	21ff      	movs	r1, #255	; 0xff
 800430c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800430e:	f000 fee1 	bl	80050d4 <vPortExitCritical>
}
 8004312:	46c0      	nop			; (mov r8, r8)
 8004314:	46bd      	mov	sp, r7
 8004316:	b004      	add	sp, #16
 8004318:	bd80      	pop	{r7, pc}

0800431a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b084      	sub	sp, #16
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004322:	f000 fec5 	bl	80050b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432a:	2b00      	cmp	r3, #0
 800432c:	d102      	bne.n	8004334 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800432e:	2301      	movs	r3, #1
 8004330:	60fb      	str	r3, [r7, #12]
 8004332:	e001      	b.n	8004338 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004334:	2300      	movs	r3, #0
 8004336:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004338:	f000 fecc 	bl	80050d4 <vPortExitCritical>

	return xReturn;
 800433c:	68fb      	ldr	r3, [r7, #12]
}
 800433e:	0018      	movs	r0, r3
 8004340:	46bd      	mov	sp, r7
 8004342:	b004      	add	sp, #16
 8004344:	bd80      	pop	{r7, pc}

08004346 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b084      	sub	sp, #16
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800434e:	f000 feaf 	bl	80050b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800435a:	429a      	cmp	r2, r3
 800435c:	d102      	bne.n	8004364 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800435e:	2301      	movs	r3, #1
 8004360:	60fb      	str	r3, [r7, #12]
 8004362:	e001      	b.n	8004368 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004364:	2300      	movs	r3, #0
 8004366:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004368:	f000 feb4 	bl	80050d4 <vPortExitCritical>

	return xReturn;
 800436c:	68fb      	ldr	r3, [r7, #12]
}
 800436e:	0018      	movs	r0, r3
 8004370:	46bd      	mov	sp, r7
 8004372:	b004      	add	sp, #16
 8004374:	bd80      	pop	{r7, pc}

08004376 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004376:	b590      	push	{r4, r7, lr}
 8004378:	b08d      	sub	sp, #52	; 0x34
 800437a:	af04      	add	r7, sp, #16
 800437c:	60f8      	str	r0, [r7, #12]
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	607a      	str	r2, [r7, #4]
 8004382:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <xTaskCreateStatic+0x18>
 800438a:	b672      	cpsid	i
 800438c:	e7fe      	b.n	800438c <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800438e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004390:	2b00      	cmp	r3, #0
 8004392:	d101      	bne.n	8004398 <xTaskCreateStatic+0x22>
 8004394:	b672      	cpsid	i
 8004396:	e7fe      	b.n	8004396 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004398:	2354      	movs	r3, #84	; 0x54
 800439a:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	2b54      	cmp	r3, #84	; 0x54
 80043a0:	d001      	beq.n	80043a6 <xTaskCreateStatic+0x30>
 80043a2:	b672      	cpsid	i
 80043a4:	e7fe      	b.n	80043a4 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80043a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d020      	beq.n	80043ee <xTaskCreateStatic+0x78>
 80043ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d01d      	beq.n	80043ee <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80043b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b4:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80043ba:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	2251      	movs	r2, #81	; 0x51
 80043c0:	2102      	movs	r1, #2
 80043c2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80043c4:	683c      	ldr	r4, [r7, #0]
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	68b9      	ldr	r1, [r7, #8]
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	2300      	movs	r3, #0
 80043ce:	9303      	str	r3, [sp, #12]
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	9302      	str	r3, [sp, #8]
 80043d4:	2318      	movs	r3, #24
 80043d6:	18fb      	adds	r3, r7, r3
 80043d8:	9301      	str	r3, [sp, #4]
 80043da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	0023      	movs	r3, r4
 80043e0:	f000 f858 	bl	8004494 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	0018      	movs	r0, r3
 80043e8:	f000 f8ce 	bl	8004588 <prvAddNewTaskToReadyList>
 80043ec:	e001      	b.n	80043f2 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80043f2:	69bb      	ldr	r3, [r7, #24]
	}
 80043f4:	0018      	movs	r0, r3
 80043f6:	46bd      	mov	sp, r7
 80043f8:	b009      	add	sp, #36	; 0x24
 80043fa:	bd90      	pop	{r4, r7, pc}

080043fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80043fc:	b590      	push	{r4, r7, lr}
 80043fe:	b08d      	sub	sp, #52	; 0x34
 8004400:	af04      	add	r7, sp, #16
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	603b      	str	r3, [r7, #0]
 8004408:	1dbb      	adds	r3, r7, #6
 800440a:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800440c:	1dbb      	adds	r3, r7, #6
 800440e:	881b      	ldrh	r3, [r3, #0]
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	0018      	movs	r0, r3
 8004414:	f000 fee4 	bl	80051e0 <pvPortMalloc>
 8004418:	0003      	movs	r3, r0
 800441a:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d010      	beq.n	8004444 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004422:	2054      	movs	r0, #84	; 0x54
 8004424:	f000 fedc 	bl	80051e0 <pvPortMalloc>
 8004428:	0003      	movs	r3, r0
 800442a:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	631a      	str	r2, [r3, #48]	; 0x30
 8004438:	e006      	b.n	8004448 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	0018      	movs	r0, r3
 800443e:	f000 ff75 	bl	800532c <vPortFree>
 8004442:	e001      	b.n	8004448 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004444:	2300      	movs	r3, #0
 8004446:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d01a      	beq.n	8004484 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	2251      	movs	r2, #81	; 0x51
 8004452:	2100      	movs	r1, #0
 8004454:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004456:	1dbb      	adds	r3, r7, #6
 8004458:	881a      	ldrh	r2, [r3, #0]
 800445a:	683c      	ldr	r4, [r7, #0]
 800445c:	68b9      	ldr	r1, [r7, #8]
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	2300      	movs	r3, #0
 8004462:	9303      	str	r3, [sp, #12]
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	9302      	str	r3, [sp, #8]
 8004468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800446a:	9301      	str	r3, [sp, #4]
 800446c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446e:	9300      	str	r3, [sp, #0]
 8004470:	0023      	movs	r3, r4
 8004472:	f000 f80f 	bl	8004494 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	0018      	movs	r0, r3
 800447a:	f000 f885 	bl	8004588 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800447e:	2301      	movs	r3, #1
 8004480:	61bb      	str	r3, [r7, #24]
 8004482:	e002      	b.n	800448a <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004484:	2301      	movs	r3, #1
 8004486:	425b      	negs	r3, r3
 8004488:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800448a:	69bb      	ldr	r3, [r7, #24]
	}
 800448c:	0018      	movs	r0, r3
 800448e:	46bd      	mov	sp, r7
 8004490:	b009      	add	sp, #36	; 0x24
 8004492:	bd90      	pop	{r4, r7, pc}

08004494 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
 80044a0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80044a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4936      	ldr	r1, [pc, #216]	; (8004584 <prvInitialiseNewTask+0xf0>)
 80044aa:	468c      	mov	ip, r1
 80044ac:	4463      	add	r3, ip
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	18d3      	adds	r3, r2, r3
 80044b2:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	2207      	movs	r2, #7
 80044b8:	4393      	bics	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	2207      	movs	r2, #7
 80044c0:	4013      	ands	r3, r2
 80044c2:	d001      	beq.n	80044c8 <prvInitialiseNewTask+0x34>
 80044c4:	b672      	cpsid	i
 80044c6:	e7fe      	b.n	80044c6 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80044c8:	2300      	movs	r3, #0
 80044ca:	617b      	str	r3, [r7, #20]
 80044cc:	e013      	b.n	80044f6 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	18d3      	adds	r3, r2, r3
 80044d4:	7818      	ldrb	r0, [r3, #0]
 80044d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044d8:	2134      	movs	r1, #52	; 0x34
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	18d3      	adds	r3, r2, r3
 80044de:	185b      	adds	r3, r3, r1
 80044e0:	1c02      	adds	r2, r0, #0
 80044e2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80044e4:	68ba      	ldr	r2, [r7, #8]
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	18d3      	adds	r3, r2, r3
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d006      	beq.n	80044fe <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	3301      	adds	r3, #1
 80044f4:	617b      	str	r3, [r7, #20]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	2b0f      	cmp	r3, #15
 80044fa:	d9e8      	bls.n	80044ce <prvInitialiseNewTask+0x3a>
 80044fc:	e000      	b.n	8004500 <prvInitialiseNewTask+0x6c>
		{
			break;
 80044fe:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004502:	2243      	movs	r2, #67	; 0x43
 8004504:	2100      	movs	r1, #0
 8004506:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004508:	6a3b      	ldr	r3, [r7, #32]
 800450a:	2b06      	cmp	r3, #6
 800450c:	d901      	bls.n	8004512 <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800450e:	2306      	movs	r3, #6
 8004510:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004514:	6a3a      	ldr	r2, [r7, #32]
 8004516:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800451a:	6a3a      	ldr	r2, [r7, #32]
 800451c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800451e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004520:	2200      	movs	r2, #0
 8004522:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004526:	3304      	adds	r3, #4
 8004528:	0018      	movs	r0, r3
 800452a:	f7ff fb0c 	bl	8003b46 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800452e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004530:	3318      	adds	r3, #24
 8004532:	0018      	movs	r0, r3
 8004534:	f7ff fb07 	bl	8003b46 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800453c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	2207      	movs	r2, #7
 8004542:	1ad2      	subs	r2, r2, r3
 8004544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004546:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800454a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800454c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800454e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004550:	2200      	movs	r2, #0
 8004552:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004556:	2250      	movs	r2, #80	; 0x50
 8004558:	2100      	movs	r1, #0
 800455a:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	68f9      	ldr	r1, [r7, #12]
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	0018      	movs	r0, r3
 8004564:	f000 fd08 	bl	8004f78 <pxPortInitialiseStack>
 8004568:	0002      	movs	r2, r0
 800456a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800456e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004570:	2b00      	cmp	r3, #0
 8004572:	d002      	beq.n	800457a <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004576:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004578:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800457a:	46c0      	nop			; (mov r8, r8)
 800457c:	46bd      	mov	sp, r7
 800457e:	b006      	add	sp, #24
 8004580:	bd80      	pop	{r7, pc}
 8004582:	46c0      	nop			; (mov r8, r8)
 8004584:	3fffffff 	.word	0x3fffffff

08004588 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004590:	f000 fd8e 	bl	80050b0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004594:	4b28      	ldr	r3, [pc, #160]	; (8004638 <prvAddNewTaskToReadyList+0xb0>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	4b27      	ldr	r3, [pc, #156]	; (8004638 <prvAddNewTaskToReadyList+0xb0>)
 800459c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800459e:	4b27      	ldr	r3, [pc, #156]	; (800463c <prvAddNewTaskToReadyList+0xb4>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80045a6:	4b25      	ldr	r3, [pc, #148]	; (800463c <prvAddNewTaskToReadyList+0xb4>)
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80045ac:	4b22      	ldr	r3, [pc, #136]	; (8004638 <prvAddNewTaskToReadyList+0xb0>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d110      	bne.n	80045d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80045b4:	f000 fb56 	bl	8004c64 <prvInitialiseTaskLists>
 80045b8:	e00d      	b.n	80045d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80045ba:	4b21      	ldr	r3, [pc, #132]	; (8004640 <prvAddNewTaskToReadyList+0xb8>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d109      	bne.n	80045d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80045c2:	4b1e      	ldr	r3, [pc, #120]	; (800463c <prvAddNewTaskToReadyList+0xb4>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d802      	bhi.n	80045d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80045d0:	4b1a      	ldr	r3, [pc, #104]	; (800463c <prvAddNewTaskToReadyList+0xb4>)
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80045d6:	4b1b      	ldr	r3, [pc, #108]	; (8004644 <prvAddNewTaskToReadyList+0xbc>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	1c5a      	adds	r2, r3, #1
 80045dc:	4b19      	ldr	r3, [pc, #100]	; (8004644 <prvAddNewTaskToReadyList+0xbc>)
 80045de:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045e4:	4b18      	ldr	r3, [pc, #96]	; (8004648 <prvAddNewTaskToReadyList+0xc0>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d903      	bls.n	80045f4 <prvAddNewTaskToReadyList+0x6c>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045f0:	4b15      	ldr	r3, [pc, #84]	; (8004648 <prvAddNewTaskToReadyList+0xc0>)
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045f8:	0013      	movs	r3, r2
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	189b      	adds	r3, r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4a12      	ldr	r2, [pc, #72]	; (800464c <prvAddNewTaskToReadyList+0xc4>)
 8004602:	189a      	adds	r2, r3, r2
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3304      	adds	r3, #4
 8004608:	0019      	movs	r1, r3
 800460a:	0010      	movs	r0, r2
 800460c:	f7ff faa6 	bl	8003b5c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004610:	f000 fd60 	bl	80050d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004614:	4b0a      	ldr	r3, [pc, #40]	; (8004640 <prvAddNewTaskToReadyList+0xb8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800461c:	4b07      	ldr	r3, [pc, #28]	; (800463c <prvAddNewTaskToReadyList+0xb4>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004626:	429a      	cmp	r2, r3
 8004628:	d201      	bcs.n	800462e <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800462a:	f000 fd31 	bl	8005090 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800462e:	46c0      	nop			; (mov r8, r8)
 8004630:	46bd      	mov	sp, r7
 8004632:	b002      	add	sp, #8
 8004634:	bd80      	pop	{r7, pc}
 8004636:	46c0      	nop			; (mov r8, r8)
 8004638:	200003f0 	.word	0x200003f0
 800463c:	200002f0 	.word	0x200002f0
 8004640:	200003fc 	.word	0x200003fc
 8004644:	2000040c 	.word	0x2000040c
 8004648:	200003f8 	.word	0x200003f8
 800464c:	200002f4 	.word	0x200002f4

08004650 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004658:	2300      	movs	r3, #0
 800465a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d010      	beq.n	8004684 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004662:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <vTaskDelay+0x48>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <vTaskDelay+0x1e>
 800466a:	b672      	cpsid	i
 800466c:	e7fe      	b.n	800466c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800466e:	f000 f863 	bl	8004738 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2100      	movs	r1, #0
 8004676:	0018      	movs	r0, r3
 8004678:	f000 fc2a 	bl	8004ed0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800467c:	f000 f868 	bl	8004750 <xTaskResumeAll>
 8004680:	0003      	movs	r3, r0
 8004682:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800468a:	f000 fd01 	bl	8005090 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800468e:	46c0      	nop			; (mov r8, r8)
 8004690:	46bd      	mov	sp, r7
 8004692:	b004      	add	sp, #16
 8004694:	bd80      	pop	{r7, pc}
 8004696:	46c0      	nop			; (mov r8, r8)
 8004698:	20000418 	.word	0x20000418

0800469c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800469c:	b590      	push	{r4, r7, lr}
 800469e:	b089      	sub	sp, #36	; 0x24
 80046a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80046a6:	2300      	movs	r3, #0
 80046a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80046aa:	003a      	movs	r2, r7
 80046ac:	1d39      	adds	r1, r7, #4
 80046ae:	2308      	movs	r3, #8
 80046b0:	18fb      	adds	r3, r7, r3
 80046b2:	0018      	movs	r0, r3
 80046b4:	f7fb fdb4 	bl	8000220 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80046b8:	683c      	ldr	r4, [r7, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	4918      	ldr	r1, [pc, #96]	; (8004720 <vTaskStartScheduler+0x84>)
 80046c0:	4818      	ldr	r0, [pc, #96]	; (8004724 <vTaskStartScheduler+0x88>)
 80046c2:	9202      	str	r2, [sp, #8]
 80046c4:	9301      	str	r3, [sp, #4]
 80046c6:	2300      	movs	r3, #0
 80046c8:	9300      	str	r3, [sp, #0]
 80046ca:	2300      	movs	r3, #0
 80046cc:	0022      	movs	r2, r4
 80046ce:	f7ff fe52 	bl	8004376 <xTaskCreateStatic>
 80046d2:	0002      	movs	r2, r0
 80046d4:	4b14      	ldr	r3, [pc, #80]	; (8004728 <vTaskStartScheduler+0x8c>)
 80046d6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80046d8:	4b13      	ldr	r3, [pc, #76]	; (8004728 <vTaskStartScheduler+0x8c>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d002      	beq.n	80046e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80046e0:	2301      	movs	r3, #1
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	e001      	b.n	80046ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d10d      	bne.n	800470c <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80046f0:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80046f2:	4b0e      	ldr	r3, [pc, #56]	; (800472c <vTaskStartScheduler+0x90>)
 80046f4:	2201      	movs	r2, #1
 80046f6:	4252      	negs	r2, r2
 80046f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80046fa:	4b0d      	ldr	r3, [pc, #52]	; (8004730 <vTaskStartScheduler+0x94>)
 80046fc:	2201      	movs	r2, #1
 80046fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004700:	4b0c      	ldr	r3, [pc, #48]	; (8004734 <vTaskStartScheduler+0x98>)
 8004702:	2200      	movs	r2, #0
 8004704:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004706:	f000 fc9f 	bl	8005048 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800470a:	e004      	b.n	8004716 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	3301      	adds	r3, #1
 8004710:	d101      	bne.n	8004716 <vTaskStartScheduler+0x7a>
 8004712:	b672      	cpsid	i
 8004714:	e7fe      	b.n	8004714 <vTaskStartScheduler+0x78>
}
 8004716:	46c0      	nop			; (mov r8, r8)
 8004718:	46bd      	mov	sp, r7
 800471a:	b005      	add	sp, #20
 800471c:	bd90      	pop	{r4, r7, pc}
 800471e:	46c0      	nop			; (mov r8, r8)
 8004720:	080065a0 	.word	0x080065a0
 8004724:	08004c45 	.word	0x08004c45
 8004728:	20000414 	.word	0x20000414
 800472c:	20000410 	.word	0x20000410
 8004730:	200003fc 	.word	0x200003fc
 8004734:	200003f4 	.word	0x200003f4

08004738 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800473c:	4b03      	ldr	r3, [pc, #12]	; (800474c <vTaskSuspendAll+0x14>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	1c5a      	adds	r2, r3, #1
 8004742:	4b02      	ldr	r3, [pc, #8]	; (800474c <vTaskSuspendAll+0x14>)
 8004744:	601a      	str	r2, [r3, #0]
}
 8004746:	46c0      	nop			; (mov r8, r8)
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	20000418 	.word	0x20000418

08004750 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004756:	2300      	movs	r3, #0
 8004758:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800475a:	2300      	movs	r3, #0
 800475c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800475e:	4b3a      	ldr	r3, [pc, #232]	; (8004848 <xTaskResumeAll+0xf8>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <xTaskResumeAll+0x1a>
 8004766:	b672      	cpsid	i
 8004768:	e7fe      	b.n	8004768 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800476a:	f000 fca1 	bl	80050b0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800476e:	4b36      	ldr	r3, [pc, #216]	; (8004848 <xTaskResumeAll+0xf8>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	1e5a      	subs	r2, r3, #1
 8004774:	4b34      	ldr	r3, [pc, #208]	; (8004848 <xTaskResumeAll+0xf8>)
 8004776:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004778:	4b33      	ldr	r3, [pc, #204]	; (8004848 <xTaskResumeAll+0xf8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d15b      	bne.n	8004838 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004780:	4b32      	ldr	r3, [pc, #200]	; (800484c <xTaskResumeAll+0xfc>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d057      	beq.n	8004838 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004788:	e02f      	b.n	80047ea <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800478a:	4b31      	ldr	r3, [pc, #196]	; (8004850 <xTaskResumeAll+0x100>)
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	3318      	adds	r3, #24
 8004796:	0018      	movs	r0, r3
 8004798:	f7ff fa38 	bl	8003c0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	3304      	adds	r3, #4
 80047a0:	0018      	movs	r0, r3
 80047a2:	f7ff fa33 	bl	8003c0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047aa:	4b2a      	ldr	r3, [pc, #168]	; (8004854 <xTaskResumeAll+0x104>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d903      	bls.n	80047ba <xTaskResumeAll+0x6a>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b6:	4b27      	ldr	r3, [pc, #156]	; (8004854 <xTaskResumeAll+0x104>)
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047be:	0013      	movs	r3, r2
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	189b      	adds	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	4a24      	ldr	r2, [pc, #144]	; (8004858 <xTaskResumeAll+0x108>)
 80047c8:	189a      	adds	r2, r3, r2
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	3304      	adds	r3, #4
 80047ce:	0019      	movs	r1, r3
 80047d0:	0010      	movs	r0, r2
 80047d2:	f7ff f9c3 	bl	8003b5c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047da:	4b20      	ldr	r3, [pc, #128]	; (800485c <xTaskResumeAll+0x10c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d302      	bcc.n	80047ea <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 80047e4:	4b1e      	ldr	r3, [pc, #120]	; (8004860 <xTaskResumeAll+0x110>)
 80047e6:	2201      	movs	r2, #1
 80047e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80047ea:	4b19      	ldr	r3, [pc, #100]	; (8004850 <xTaskResumeAll+0x100>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1cb      	bne.n	800478a <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d001      	beq.n	80047fc <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80047f8:	f000 face 	bl	8004d98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80047fc:	4b19      	ldr	r3, [pc, #100]	; (8004864 <xTaskResumeAll+0x114>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00f      	beq.n	8004828 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004808:	f000 f82e 	bl	8004868 <xTaskIncrementTick>
 800480c:	1e03      	subs	r3, r0, #0
 800480e:	d002      	beq.n	8004816 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004810:	4b13      	ldr	r3, [pc, #76]	; (8004860 <xTaskResumeAll+0x110>)
 8004812:	2201      	movs	r2, #1
 8004814:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	3b01      	subs	r3, #1
 800481a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1f2      	bne.n	8004808 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004822:	4b10      	ldr	r3, [pc, #64]	; (8004864 <xTaskResumeAll+0x114>)
 8004824:	2200      	movs	r2, #0
 8004826:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004828:	4b0d      	ldr	r3, [pc, #52]	; (8004860 <xTaskResumeAll+0x110>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d003      	beq.n	8004838 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004830:	2301      	movs	r3, #1
 8004832:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004834:	f000 fc2c 	bl	8005090 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004838:	f000 fc4c 	bl	80050d4 <vPortExitCritical>

	return xAlreadyYielded;
 800483c:	68bb      	ldr	r3, [r7, #8]
}
 800483e:	0018      	movs	r0, r3
 8004840:	46bd      	mov	sp, r7
 8004842:	b004      	add	sp, #16
 8004844:	bd80      	pop	{r7, pc}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	20000418 	.word	0x20000418
 800484c:	200003f0 	.word	0x200003f0
 8004850:	200003b0 	.word	0x200003b0
 8004854:	200003f8 	.word	0x200003f8
 8004858:	200002f4 	.word	0x200002f4
 800485c:	200002f0 	.word	0x200002f0
 8004860:	20000404 	.word	0x20000404
 8004864:	20000400 	.word	0x20000400

08004868 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004872:	4b4c      	ldr	r3, [pc, #304]	; (80049a4 <xTaskIncrementTick+0x13c>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d000      	beq.n	800487c <xTaskIncrementTick+0x14>
 800487a:	e083      	b.n	8004984 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800487c:	4b4a      	ldr	r3, [pc, #296]	; (80049a8 <xTaskIncrementTick+0x140>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3301      	adds	r3, #1
 8004882:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004884:	4b48      	ldr	r3, [pc, #288]	; (80049a8 <xTaskIncrementTick+0x140>)
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d117      	bne.n	80048c0 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004890:	4b46      	ldr	r3, [pc, #280]	; (80049ac <xTaskIncrementTick+0x144>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <xTaskIncrementTick+0x36>
 800489a:	b672      	cpsid	i
 800489c:	e7fe      	b.n	800489c <xTaskIncrementTick+0x34>
 800489e:	4b43      	ldr	r3, [pc, #268]	; (80049ac <xTaskIncrementTick+0x144>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	60fb      	str	r3, [r7, #12]
 80048a4:	4b42      	ldr	r3, [pc, #264]	; (80049b0 <xTaskIncrementTick+0x148>)
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	4b40      	ldr	r3, [pc, #256]	; (80049ac <xTaskIncrementTick+0x144>)
 80048aa:	601a      	str	r2, [r3, #0]
 80048ac:	4b40      	ldr	r3, [pc, #256]	; (80049b0 <xTaskIncrementTick+0x148>)
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	4b40      	ldr	r3, [pc, #256]	; (80049b4 <xTaskIncrementTick+0x14c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	1c5a      	adds	r2, r3, #1
 80048b8:	4b3e      	ldr	r3, [pc, #248]	; (80049b4 <xTaskIncrementTick+0x14c>)
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	f000 fa6c 	bl	8004d98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80048c0:	4b3d      	ldr	r3, [pc, #244]	; (80049b8 <xTaskIncrementTick+0x150>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	693a      	ldr	r2, [r7, #16]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d34e      	bcc.n	8004968 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048ca:	4b38      	ldr	r3, [pc, #224]	; (80049ac <xTaskIncrementTick+0x144>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <xTaskIncrementTick+0x70>
 80048d4:	2301      	movs	r3, #1
 80048d6:	e000      	b.n	80048da <xTaskIncrementTick+0x72>
 80048d8:	2300      	movs	r3, #0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d004      	beq.n	80048e8 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048de:	4b36      	ldr	r3, [pc, #216]	; (80049b8 <xTaskIncrementTick+0x150>)
 80048e0:	2201      	movs	r2, #1
 80048e2:	4252      	negs	r2, r2
 80048e4:	601a      	str	r2, [r3, #0]
					break;
 80048e6:	e03f      	b.n	8004968 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80048e8:	4b30      	ldr	r3, [pc, #192]	; (80049ac <xTaskIncrementTick+0x144>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80048f8:	693a      	ldr	r2, [r7, #16]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d203      	bcs.n	8004908 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004900:	4b2d      	ldr	r3, [pc, #180]	; (80049b8 <xTaskIncrementTick+0x150>)
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	601a      	str	r2, [r3, #0]
						break;
 8004906:	e02f      	b.n	8004968 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	3304      	adds	r3, #4
 800490c:	0018      	movs	r0, r3
 800490e:	f7ff f97d 	bl	8003c0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004916:	2b00      	cmp	r3, #0
 8004918:	d004      	beq.n	8004924 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	3318      	adds	r3, #24
 800491e:	0018      	movs	r0, r3
 8004920:	f7ff f974 	bl	8003c0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004928:	4b24      	ldr	r3, [pc, #144]	; (80049bc <xTaskIncrementTick+0x154>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	429a      	cmp	r2, r3
 800492e:	d903      	bls.n	8004938 <xTaskIncrementTick+0xd0>
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004934:	4b21      	ldr	r3, [pc, #132]	; (80049bc <xTaskIncrementTick+0x154>)
 8004936:	601a      	str	r2, [r3, #0]
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800493c:	0013      	movs	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	189b      	adds	r3, r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	4a1e      	ldr	r2, [pc, #120]	; (80049c0 <xTaskIncrementTick+0x158>)
 8004946:	189a      	adds	r2, r3, r2
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	3304      	adds	r3, #4
 800494c:	0019      	movs	r1, r3
 800494e:	0010      	movs	r0, r2
 8004950:	f7ff f904 	bl	8003b5c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004958:	4b1a      	ldr	r3, [pc, #104]	; (80049c4 <xTaskIncrementTick+0x15c>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800495e:	429a      	cmp	r2, r3
 8004960:	d3b3      	bcc.n	80048ca <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004962:	2301      	movs	r3, #1
 8004964:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004966:	e7b0      	b.n	80048ca <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004968:	4b16      	ldr	r3, [pc, #88]	; (80049c4 <xTaskIncrementTick+0x15c>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800496e:	4914      	ldr	r1, [pc, #80]	; (80049c0 <xTaskIncrementTick+0x158>)
 8004970:	0013      	movs	r3, r2
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	189b      	adds	r3, r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	585b      	ldr	r3, [r3, r1]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d907      	bls.n	800498e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800497e:	2301      	movs	r3, #1
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	e004      	b.n	800498e <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004984:	4b10      	ldr	r3, [pc, #64]	; (80049c8 <xTaskIncrementTick+0x160>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	1c5a      	adds	r2, r3, #1
 800498a:	4b0f      	ldr	r3, [pc, #60]	; (80049c8 <xTaskIncrementTick+0x160>)
 800498c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800498e:	4b0f      	ldr	r3, [pc, #60]	; (80049cc <xTaskIncrementTick+0x164>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d001      	beq.n	800499a <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8004996:	2301      	movs	r3, #1
 8004998:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800499a:	697b      	ldr	r3, [r7, #20]
}
 800499c:	0018      	movs	r0, r3
 800499e:	46bd      	mov	sp, r7
 80049a0:	b006      	add	sp, #24
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	20000418 	.word	0x20000418
 80049a8:	200003f4 	.word	0x200003f4
 80049ac:	200003a8 	.word	0x200003a8
 80049b0:	200003ac 	.word	0x200003ac
 80049b4:	20000408 	.word	0x20000408
 80049b8:	20000410 	.word	0x20000410
 80049bc:	200003f8 	.word	0x200003f8
 80049c0:	200002f4 	.word	0x200002f4
 80049c4:	200002f0 	.word	0x200002f0
 80049c8:	20000400 	.word	0x20000400
 80049cc:	20000404 	.word	0x20000404

080049d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80049d6:	4b22      	ldr	r3, [pc, #136]	; (8004a60 <vTaskSwitchContext+0x90>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80049de:	4b21      	ldr	r3, [pc, #132]	; (8004a64 <vTaskSwitchContext+0x94>)
 80049e0:	2201      	movs	r2, #1
 80049e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80049e4:	e037      	b.n	8004a56 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 80049e6:	4b1f      	ldr	r3, [pc, #124]	; (8004a64 <vTaskSwitchContext+0x94>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80049ec:	4b1e      	ldr	r3, [pc, #120]	; (8004a68 <vTaskSwitchContext+0x98>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	607b      	str	r3, [r7, #4]
 80049f2:	e007      	b.n	8004a04 <vTaskSwitchContext+0x34>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <vTaskSwitchContext+0x2e>
 80049fa:	b672      	cpsid	i
 80049fc:	e7fe      	b.n	80049fc <vTaskSwitchContext+0x2c>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	3b01      	subs	r3, #1
 8004a02:	607b      	str	r3, [r7, #4]
 8004a04:	4919      	ldr	r1, [pc, #100]	; (8004a6c <vTaskSwitchContext+0x9c>)
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	0013      	movs	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	189b      	adds	r3, r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	585b      	ldr	r3, [r3, r1]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0ee      	beq.n	80049f4 <vTaskSwitchContext+0x24>
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	0013      	movs	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	189b      	adds	r3, r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4a12      	ldr	r2, [pc, #72]	; (8004a6c <vTaskSwitchContext+0x9c>)
 8004a22:	189b      	adds	r3, r3, r2
 8004a24:	603b      	str	r3, [r7, #0]
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	605a      	str	r2, [r3, #4]
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	3308      	adds	r3, #8
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d104      	bne.n	8004a46 <vTaskSwitchContext+0x76>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	605a      	str	r2, [r3, #4]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	68da      	ldr	r2, [r3, #12]
 8004a4c:	4b08      	ldr	r3, [pc, #32]	; (8004a70 <vTaskSwitchContext+0xa0>)
 8004a4e:	601a      	str	r2, [r3, #0]
 8004a50:	4b05      	ldr	r3, [pc, #20]	; (8004a68 <vTaskSwitchContext+0x98>)
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	601a      	str	r2, [r3, #0]
}
 8004a56:	46c0      	nop			; (mov r8, r8)
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	b002      	add	sp, #8
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	46c0      	nop			; (mov r8, r8)
 8004a60:	20000418 	.word	0x20000418
 8004a64:	20000404 	.word	0x20000404
 8004a68:	200003f8 	.word	0x200003f8
 8004a6c:	200002f4 	.word	0x200002f4
 8004a70:	200002f0 	.word	0x200002f0

08004a74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <vTaskPlaceOnEventList+0x14>
 8004a84:	b672      	cpsid	i
 8004a86:	e7fe      	b.n	8004a86 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a88:	4b08      	ldr	r3, [pc, #32]	; (8004aac <vTaskPlaceOnEventList+0x38>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	3318      	adds	r3, #24
 8004a8e:	001a      	movs	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	0011      	movs	r1, r2
 8004a94:	0018      	movs	r0, r3
 8004a96:	f7ff f883 	bl	8003ba0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	0018      	movs	r0, r3
 8004aa0:	f000 fa16 	bl	8004ed0 <prvAddCurrentTaskToDelayedList>
}
 8004aa4:	46c0      	nop			; (mov r8, r8)
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	b002      	add	sp, #8
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	200002f0 	.word	0x200002f0

08004ab0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <xTaskRemoveFromEventList+0x1a>
 8004ac6:	b672      	cpsid	i
 8004ac8:	e7fe      	b.n	8004ac8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	3318      	adds	r3, #24
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f7ff f89c 	bl	8003c0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ad4:	4b1e      	ldr	r3, [pc, #120]	; (8004b50 <xTaskRemoveFromEventList+0xa0>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d11d      	bne.n	8004b18 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	3304      	adds	r3, #4
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	f7ff f893 	bl	8003c0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aea:	4b1a      	ldr	r3, [pc, #104]	; (8004b54 <xTaskRemoveFromEventList+0xa4>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d903      	bls.n	8004afa <xTaskRemoveFromEventList+0x4a>
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004af6:	4b17      	ldr	r3, [pc, #92]	; (8004b54 <xTaskRemoveFromEventList+0xa4>)
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004afe:	0013      	movs	r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	189b      	adds	r3, r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4a14      	ldr	r2, [pc, #80]	; (8004b58 <xTaskRemoveFromEventList+0xa8>)
 8004b08:	189a      	adds	r2, r3, r2
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	0019      	movs	r1, r3
 8004b10:	0010      	movs	r0, r2
 8004b12:	f7ff f823 	bl	8003b5c <vListInsertEnd>
 8004b16:	e007      	b.n	8004b28 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	3318      	adds	r3, #24
 8004b1c:	001a      	movs	r2, r3
 8004b1e:	4b0f      	ldr	r3, [pc, #60]	; (8004b5c <xTaskRemoveFromEventList+0xac>)
 8004b20:	0011      	movs	r1, r2
 8004b22:	0018      	movs	r0, r3
 8004b24:	f7ff f81a 	bl	8003b5c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b2c:	4b0c      	ldr	r3, [pc, #48]	; (8004b60 <xTaskRemoveFromEventList+0xb0>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d905      	bls.n	8004b42 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004b36:	2301      	movs	r3, #1
 8004b38:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004b3a:	4b0a      	ldr	r3, [pc, #40]	; (8004b64 <xTaskRemoveFromEventList+0xb4>)
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	e001      	b.n	8004b46 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8004b42:	2300      	movs	r3, #0
 8004b44:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004b46:	68fb      	ldr	r3, [r7, #12]
}
 8004b48:	0018      	movs	r0, r3
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	b004      	add	sp, #16
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	20000418 	.word	0x20000418
 8004b54:	200003f8 	.word	0x200003f8
 8004b58:	200002f4 	.word	0x200002f4
 8004b5c:	200003b0 	.word	0x200003b0
 8004b60:	200002f0 	.word	0x200002f0
 8004b64:	20000404 	.word	0x20000404

08004b68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004b70:	4b05      	ldr	r3, [pc, #20]	; (8004b88 <vTaskInternalSetTimeOutState+0x20>)
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004b78:	4b04      	ldr	r3, [pc, #16]	; (8004b8c <vTaskInternalSetTimeOutState+0x24>)
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	605a      	str	r2, [r3, #4]
}
 8004b80:	46c0      	nop			; (mov r8, r8)
 8004b82:	46bd      	mov	sp, r7
 8004b84:	b002      	add	sp, #8
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	20000408 	.word	0x20000408
 8004b8c:	200003f4 	.word	0x200003f4

08004b90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <xTaskCheckForTimeOut+0x14>
 8004ba0:	b672      	cpsid	i
 8004ba2:	e7fe      	b.n	8004ba2 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d101      	bne.n	8004bae <xTaskCheckForTimeOut+0x1e>
 8004baa:	b672      	cpsid	i
 8004bac:	e7fe      	b.n	8004bac <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8004bae:	f000 fa7f 	bl	80050b0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004bb2:	4b1d      	ldr	r3, [pc, #116]	; (8004c28 <xTaskCheckForTimeOut+0x98>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	d102      	bne.n	8004bd0 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	617b      	str	r3, [r7, #20]
 8004bce:	e024      	b.n	8004c1a <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	4b15      	ldr	r3, [pc, #84]	; (8004c2c <xTaskCheckForTimeOut+0x9c>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d007      	beq.n	8004bec <xTaskCheckForTimeOut+0x5c>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d302      	bcc.n	8004bec <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004be6:	2301      	movs	r3, #1
 8004be8:	617b      	str	r3, [r7, #20]
 8004bea:	e016      	b.n	8004c1a <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d20c      	bcs.n	8004c10 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	1ad2      	subs	r2, r2, r3
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	0018      	movs	r0, r3
 8004c06:	f7ff ffaf 	bl	8004b68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
 8004c0e:	e004      	b.n	8004c1a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004c16:	2301      	movs	r3, #1
 8004c18:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004c1a:	f000 fa5b 	bl	80050d4 <vPortExitCritical>

	return xReturn;
 8004c1e:	697b      	ldr	r3, [r7, #20]
}
 8004c20:	0018      	movs	r0, r3
 8004c22:	46bd      	mov	sp, r7
 8004c24:	b006      	add	sp, #24
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	200003f4 	.word	0x200003f4
 8004c2c:	20000408 	.word	0x20000408

08004c30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004c34:	4b02      	ldr	r3, [pc, #8]	; (8004c40 <vTaskMissedYield+0x10>)
 8004c36:	2201      	movs	r2, #1
 8004c38:	601a      	str	r2, [r3, #0]
}
 8004c3a:	46c0      	nop			; (mov r8, r8)
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	20000404 	.word	0x20000404

08004c44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004c4c:	f000 f84e 	bl	8004cec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004c50:	4b03      	ldr	r3, [pc, #12]	; (8004c60 <prvIdleTask+0x1c>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d9f9      	bls.n	8004c4c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004c58:	f000 fa1a 	bl	8005090 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004c5c:	e7f6      	b.n	8004c4c <prvIdleTask+0x8>
 8004c5e:	46c0      	nop			; (mov r8, r8)
 8004c60:	200002f4 	.word	0x200002f4

08004c64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	607b      	str	r3, [r7, #4]
 8004c6e:	e00c      	b.n	8004c8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	0013      	movs	r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	189b      	adds	r3, r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	4a14      	ldr	r2, [pc, #80]	; (8004ccc <prvInitialiseTaskLists+0x68>)
 8004c7c:	189b      	adds	r3, r3, r2
 8004c7e:	0018      	movs	r0, r3
 8004c80:	f7fe ff43 	bl	8003b0a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3301      	adds	r3, #1
 8004c88:	607b      	str	r3, [r7, #4]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b06      	cmp	r3, #6
 8004c8e:	d9ef      	bls.n	8004c70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004c90:	4b0f      	ldr	r3, [pc, #60]	; (8004cd0 <prvInitialiseTaskLists+0x6c>)
 8004c92:	0018      	movs	r0, r3
 8004c94:	f7fe ff39 	bl	8003b0a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004c98:	4b0e      	ldr	r3, [pc, #56]	; (8004cd4 <prvInitialiseTaskLists+0x70>)
 8004c9a:	0018      	movs	r0, r3
 8004c9c:	f7fe ff35 	bl	8003b0a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ca0:	4b0d      	ldr	r3, [pc, #52]	; (8004cd8 <prvInitialiseTaskLists+0x74>)
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	f7fe ff31 	bl	8003b0a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004ca8:	4b0c      	ldr	r3, [pc, #48]	; (8004cdc <prvInitialiseTaskLists+0x78>)
 8004caa:	0018      	movs	r0, r3
 8004cac:	f7fe ff2d 	bl	8003b0a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004cb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <prvInitialiseTaskLists+0x7c>)
 8004cb2:	0018      	movs	r0, r3
 8004cb4:	f7fe ff29 	bl	8003b0a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	; (8004ce4 <prvInitialiseTaskLists+0x80>)
 8004cba:	4a05      	ldr	r2, [pc, #20]	; (8004cd0 <prvInitialiseTaskLists+0x6c>)
 8004cbc:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <prvInitialiseTaskLists+0x84>)
 8004cc0:	4a04      	ldr	r2, [pc, #16]	; (8004cd4 <prvInitialiseTaskLists+0x70>)
 8004cc2:	601a      	str	r2, [r3, #0]
}
 8004cc4:	46c0      	nop			; (mov r8, r8)
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	b002      	add	sp, #8
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	200002f4 	.word	0x200002f4
 8004cd0:	20000380 	.word	0x20000380
 8004cd4:	20000394 	.word	0x20000394
 8004cd8:	200003b0 	.word	0x200003b0
 8004cdc:	200003c4 	.word	0x200003c4
 8004ce0:	200003dc 	.word	0x200003dc
 8004ce4:	200003a8 	.word	0x200003a8
 8004ce8:	200003ac 	.word	0x200003ac

08004cec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004cf2:	e01a      	b.n	8004d2a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004cf4:	f000 f9dc 	bl	80050b0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004cf8:	4b10      	ldr	r3, [pc, #64]	; (8004d3c <prvCheckTasksWaitingTermination+0x50>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	3304      	adds	r3, #4
 8004d04:	0018      	movs	r0, r3
 8004d06:	f7fe ff81 	bl	8003c0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004d0a:	4b0d      	ldr	r3, [pc, #52]	; (8004d40 <prvCheckTasksWaitingTermination+0x54>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	1e5a      	subs	r2, r3, #1
 8004d10:	4b0b      	ldr	r3, [pc, #44]	; (8004d40 <prvCheckTasksWaitingTermination+0x54>)
 8004d12:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004d14:	4b0b      	ldr	r3, [pc, #44]	; (8004d44 <prvCheckTasksWaitingTermination+0x58>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	1e5a      	subs	r2, r3, #1
 8004d1a:	4b0a      	ldr	r3, [pc, #40]	; (8004d44 <prvCheckTasksWaitingTermination+0x58>)
 8004d1c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8004d1e:	f000 f9d9 	bl	80050d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	0018      	movs	r0, r3
 8004d26:	f000 f80f 	bl	8004d48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d2a:	4b06      	ldr	r3, [pc, #24]	; (8004d44 <prvCheckTasksWaitingTermination+0x58>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1e0      	bne.n	8004cf4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004d32:	46c0      	nop			; (mov r8, r8)
 8004d34:	46bd      	mov	sp, r7
 8004d36:	b002      	add	sp, #8
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	46c0      	nop			; (mov r8, r8)
 8004d3c:	200003c4 	.word	0x200003c4
 8004d40:	200003f0 	.word	0x200003f0
 8004d44:	200003d8 	.word	0x200003d8

08004d48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2251      	movs	r2, #81	; 0x51
 8004d54:	5c9b      	ldrb	r3, [r3, r2]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d109      	bne.n	8004d6e <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f000 fae4 	bl	800532c <vPortFree>
				vPortFree( pxTCB );
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	0018      	movs	r0, r3
 8004d68:	f000 fae0 	bl	800532c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004d6c:	e010      	b.n	8004d90 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2251      	movs	r2, #81	; 0x51
 8004d72:	5c9b      	ldrb	r3, [r3, r2]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d104      	bne.n	8004d82 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	0018      	movs	r0, r3
 8004d7c:	f000 fad6 	bl	800532c <vPortFree>
	}
 8004d80:	e006      	b.n	8004d90 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2251      	movs	r2, #81	; 0x51
 8004d86:	5c9b      	ldrb	r3, [r3, r2]
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d001      	beq.n	8004d90 <prvDeleteTCB+0x48>
 8004d8c:	b672      	cpsid	i
 8004d8e:	e7fe      	b.n	8004d8e <prvDeleteTCB+0x46>
	}
 8004d90:	46c0      	nop			; (mov r8, r8)
 8004d92:	46bd      	mov	sp, r7
 8004d94:	b002      	add	sp, #8
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d9e:	4b0e      	ldr	r3, [pc, #56]	; (8004dd8 <prvResetNextTaskUnblockTime+0x40>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <prvResetNextTaskUnblockTime+0x14>
 8004da8:	2301      	movs	r3, #1
 8004daa:	e000      	b.n	8004dae <prvResetNextTaskUnblockTime+0x16>
 8004dac:	2300      	movs	r3, #0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d004      	beq.n	8004dbc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004db2:	4b0a      	ldr	r3, [pc, #40]	; (8004ddc <prvResetNextTaskUnblockTime+0x44>)
 8004db4:	2201      	movs	r2, #1
 8004db6:	4252      	negs	r2, r2
 8004db8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004dba:	e008      	b.n	8004dce <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004dbc:	4b06      	ldr	r3, [pc, #24]	; (8004dd8 <prvResetNextTaskUnblockTime+0x40>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	4b04      	ldr	r3, [pc, #16]	; (8004ddc <prvResetNextTaskUnblockTime+0x44>)
 8004dcc:	601a      	str	r2, [r3, #0]
}
 8004dce:	46c0      	nop			; (mov r8, r8)
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	b002      	add	sp, #8
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	46c0      	nop			; (mov r8, r8)
 8004dd8:	200003a8 	.word	0x200003a8
 8004ddc:	20000410 	.word	0x20000410

08004de0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004de6:	4b0a      	ldr	r3, [pc, #40]	; (8004e10 <xTaskGetSchedulerState+0x30>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d102      	bne.n	8004df4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004dee:	2301      	movs	r3, #1
 8004df0:	607b      	str	r3, [r7, #4]
 8004df2:	e008      	b.n	8004e06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004df4:	4b07      	ldr	r3, [pc, #28]	; (8004e14 <xTaskGetSchedulerState+0x34>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d102      	bne.n	8004e02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	607b      	str	r3, [r7, #4]
 8004e00:	e001      	b.n	8004e06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004e02:	2300      	movs	r3, #0
 8004e04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004e06:	687b      	ldr	r3, [r7, #4]
	}
 8004e08:	0018      	movs	r0, r3
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	b002      	add	sp, #8
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	200003fc 	.word	0x200003fc
 8004e14:	20000418 	.word	0x20000418

08004e18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004e24:	2300      	movs	r3, #0
 8004e26:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d044      	beq.n	8004eb8 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004e2e:	4b25      	ldr	r3, [pc, #148]	; (8004ec4 <xTaskPriorityDisinherit+0xac>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68ba      	ldr	r2, [r7, #8]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d001      	beq.n	8004e3c <xTaskPriorityDisinherit+0x24>
 8004e38:	b672      	cpsid	i
 8004e3a:	e7fe      	b.n	8004e3a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d101      	bne.n	8004e48 <xTaskPriorityDisinherit+0x30>
 8004e44:	b672      	cpsid	i
 8004e46:	e7fe      	b.n	8004e46 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e4c:	1e5a      	subs	r2, r3, #1
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d02c      	beq.n	8004eb8 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d128      	bne.n	8004eb8 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	3304      	adds	r3, #4
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	f7fe fece 	bl	8003c0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7c:	2207      	movs	r2, #7
 8004e7e:	1ad2      	subs	r2, r2, r3
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e88:	4b0f      	ldr	r3, [pc, #60]	; (8004ec8 <xTaskPriorityDisinherit+0xb0>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d903      	bls.n	8004e98 <xTaskPriorityDisinherit+0x80>
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e94:	4b0c      	ldr	r3, [pc, #48]	; (8004ec8 <xTaskPriorityDisinherit+0xb0>)
 8004e96:	601a      	str	r2, [r3, #0]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e9c:	0013      	movs	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	189b      	adds	r3, r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4a09      	ldr	r2, [pc, #36]	; (8004ecc <xTaskPriorityDisinherit+0xb4>)
 8004ea6:	189a      	adds	r2, r3, r2
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	0019      	movs	r1, r3
 8004eae:	0010      	movs	r0, r2
 8004eb0:	f7fe fe54 	bl	8003b5c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
	}
 8004eba:	0018      	movs	r0, r3
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	b004      	add	sp, #16
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	46c0      	nop			; (mov r8, r8)
 8004ec4:	200002f0 	.word	0x200002f0
 8004ec8:	200003f8 	.word	0x200003f8
 8004ecc:	200002f4 	.word	0x200002f4

08004ed0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004eda:	4b21      	ldr	r3, [pc, #132]	; (8004f60 <prvAddCurrentTaskToDelayedList+0x90>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ee0:	4b20      	ldr	r3, [pc, #128]	; (8004f64 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	3304      	adds	r3, #4
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	f7fe fe90 	bl	8003c0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	3301      	adds	r3, #1
 8004ef0:	d10b      	bne.n	8004f0a <prvAddCurrentTaskToDelayedList+0x3a>
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d008      	beq.n	8004f0a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ef8:	4b1a      	ldr	r3, [pc, #104]	; (8004f64 <prvAddCurrentTaskToDelayedList+0x94>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	1d1a      	adds	r2, r3, #4
 8004efe:	4b1a      	ldr	r3, [pc, #104]	; (8004f68 <prvAddCurrentTaskToDelayedList+0x98>)
 8004f00:	0011      	movs	r1, r2
 8004f02:	0018      	movs	r0, r3
 8004f04:	f7fe fe2a 	bl	8003b5c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f08:	e026      	b.n	8004f58 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	18d3      	adds	r3, r2, r3
 8004f10:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f12:	4b14      	ldr	r3, [pc, #80]	; (8004f64 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d209      	bcs.n	8004f36 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f22:	4b12      	ldr	r3, [pc, #72]	; (8004f6c <prvAddCurrentTaskToDelayedList+0x9c>)
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	4b0f      	ldr	r3, [pc, #60]	; (8004f64 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	3304      	adds	r3, #4
 8004f2c:	0019      	movs	r1, r3
 8004f2e:	0010      	movs	r0, r2
 8004f30:	f7fe fe36 	bl	8003ba0 <vListInsert>
}
 8004f34:	e010      	b.n	8004f58 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f36:	4b0e      	ldr	r3, [pc, #56]	; (8004f70 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	4b0a      	ldr	r3, [pc, #40]	; (8004f64 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	3304      	adds	r3, #4
 8004f40:	0019      	movs	r1, r3
 8004f42:	0010      	movs	r0, r2
 8004f44:	f7fe fe2c 	bl	8003ba0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f48:	4b0a      	ldr	r3, [pc, #40]	; (8004f74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d202      	bcs.n	8004f58 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004f52:	4b08      	ldr	r3, [pc, #32]	; (8004f74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f54:	68ba      	ldr	r2, [r7, #8]
 8004f56:	601a      	str	r2, [r3, #0]
}
 8004f58:	46c0      	nop			; (mov r8, r8)
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	b004      	add	sp, #16
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	200003f4 	.word	0x200003f4
 8004f64:	200002f0 	.word	0x200002f0
 8004f68:	200003dc 	.word	0x200003dc
 8004f6c:	200003ac 	.word	0x200003ac
 8004f70:	200003a8 	.word	0x200003a8
 8004f74:	20000410 	.word	0x20000410

08004f78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	3b04      	subs	r3, #4
 8004f88:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2280      	movs	r2, #128	; 0x80
 8004f8e:	0452      	lsls	r2, r2, #17
 8004f90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	3b04      	subs	r3, #4
 8004f96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	3b04      	subs	r3, #4
 8004fa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004fa4:	4a08      	ldr	r2, [pc, #32]	; (8004fc8 <pxPortInitialiseStack+0x50>)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	3b14      	subs	r3, #20
 8004fae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	3b20      	subs	r3, #32
 8004fba:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
}
 8004fbe:	0018      	movs	r0, r3
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	b004      	add	sp, #16
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	46c0      	nop			; (mov r8, r8)
 8004fc8:	08004fcd 	.word	0x08004fcd

08004fcc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004fd6:	4b07      	ldr	r3, [pc, #28]	; (8004ff4 <prvTaskExitError+0x28>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3301      	adds	r3, #1
 8004fdc:	d001      	beq.n	8004fe2 <prvTaskExitError+0x16>
 8004fde:	b672      	cpsid	i
 8004fe0:	e7fe      	b.n	8004fe0 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8004fe2:	b672      	cpsid	i
	while( ulDummy == 0 )
 8004fe4:	46c0      	nop			; (mov r8, r8)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d0fc      	beq.n	8004fe6 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004fec:	46c0      	nop			; (mov r8, r8)
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	b002      	add	sp, #8
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	20000014 	.word	0x20000014

08004ff8 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8004ffc:	46c0      	nop			; (mov r8, r8)
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
	...

08005010 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005010:	4a0b      	ldr	r2, [pc, #44]	; (8005040 <pxCurrentTCBConst2>)
 8005012:	6813      	ldr	r3, [r2, #0]
 8005014:	6818      	ldr	r0, [r3, #0]
 8005016:	3020      	adds	r0, #32
 8005018:	f380 8809 	msr	PSP, r0
 800501c:	2002      	movs	r0, #2
 800501e:	f380 8814 	msr	CONTROL, r0
 8005022:	f3bf 8f6f 	isb	sy
 8005026:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005028:	46ae      	mov	lr, r5
 800502a:	bc08      	pop	{r3}
 800502c:	bc04      	pop	{r2}
 800502e:	b662      	cpsie	i
 8005030:	4718      	bx	r3
 8005032:	46c0      	nop			; (mov r8, r8)
 8005034:	46c0      	nop			; (mov r8, r8)
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	46c0      	nop			; (mov r8, r8)
 800503a:	46c0      	nop			; (mov r8, r8)
 800503c:	46c0      	nop			; (mov r8, r8)
 800503e:	46c0      	nop			; (mov r8, r8)

08005040 <pxCurrentTCBConst2>:
 8005040:	200002f0 	.word	0x200002f0
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005044:	46c0      	nop			; (mov r8, r8)
 8005046:	46c0      	nop			; (mov r8, r8)

08005048 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800504c:	4b0e      	ldr	r3, [pc, #56]	; (8005088 <xPortStartScheduler+0x40>)
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	4b0d      	ldr	r3, [pc, #52]	; (8005088 <xPortStartScheduler+0x40>)
 8005052:	21ff      	movs	r1, #255	; 0xff
 8005054:	0409      	lsls	r1, r1, #16
 8005056:	430a      	orrs	r2, r1
 8005058:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800505a:	4b0b      	ldr	r3, [pc, #44]	; (8005088 <xPortStartScheduler+0x40>)
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	4b0a      	ldr	r3, [pc, #40]	; (8005088 <xPortStartScheduler+0x40>)
 8005060:	21ff      	movs	r1, #255	; 0xff
 8005062:	0609      	lsls	r1, r1, #24
 8005064:	430a      	orrs	r2, r1
 8005066:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005068:	f000 f898 	bl	800519c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800506c:	4b07      	ldr	r3, [pc, #28]	; (800508c <xPortStartScheduler+0x44>)
 800506e:	2200      	movs	r2, #0
 8005070:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8005072:	f7ff ffcd 	bl	8005010 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005076:	f7ff fcab 	bl	80049d0 <vTaskSwitchContext>
	prvTaskExitError();
 800507a:	f7ff ffa7 	bl	8004fcc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800507e:	2300      	movs	r3, #0
}
 8005080:	0018      	movs	r0, r3
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	46c0      	nop			; (mov r8, r8)
 8005088:	e000ed20 	.word	0xe000ed20
 800508c:	20000014 	.word	0x20000014

08005090 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005090:	b580      	push	{r7, lr}
 8005092:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8005094:	4b05      	ldr	r3, [pc, #20]	; (80050ac <vPortYield+0x1c>)
 8005096:	2280      	movs	r2, #128	; 0x80
 8005098:	0552      	lsls	r2, r2, #21
 800509a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800509c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80050a0:	f3bf 8f6f 	isb	sy
}
 80050a4:	46c0      	nop			; (mov r8, r8)
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	46c0      	nop			; (mov r8, r8)
 80050ac:	e000ed04 	.word	0xe000ed04

080050b0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80050b4:	b672      	cpsid	i
    uxCriticalNesting++;
 80050b6:	4b06      	ldr	r3, [pc, #24]	; (80050d0 <vPortEnterCritical+0x20>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	1c5a      	adds	r2, r3, #1
 80050bc:	4b04      	ldr	r3, [pc, #16]	; (80050d0 <vPortEnterCritical+0x20>)
 80050be:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80050c0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80050c4:	f3bf 8f6f 	isb	sy
}
 80050c8:	46c0      	nop			; (mov r8, r8)
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	46c0      	nop			; (mov r8, r8)
 80050d0:	20000014 	.word	0x20000014

080050d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80050d8:	4b09      	ldr	r3, [pc, #36]	; (8005100 <vPortExitCritical+0x2c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <vPortExitCritical+0x10>
 80050e0:	b672      	cpsid	i
 80050e2:	e7fe      	b.n	80050e2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 80050e4:	4b06      	ldr	r3, [pc, #24]	; (8005100 <vPortExitCritical+0x2c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	1e5a      	subs	r2, r3, #1
 80050ea:	4b05      	ldr	r3, [pc, #20]	; (8005100 <vPortExitCritical+0x2c>)
 80050ec:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 80050ee:	4b04      	ldr	r3, [pc, #16]	; (8005100 <vPortExitCritical+0x2c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d100      	bne.n	80050f8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 80050f6:	b662      	cpsie	i
    }
}
 80050f8:	46c0      	nop			; (mov r8, r8)
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	46c0      	nop			; (mov r8, r8)
 8005100:	20000014 	.word	0x20000014

08005104 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005104:	f3ef 8010 	mrs	r0, PRIMASK
 8005108:	b672      	cpsid	i
 800510a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800510c:	46c0      	nop			; (mov r8, r8)
 800510e:	0018      	movs	r0, r3

08005110 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005110:	f380 8810 	msr	PRIMASK, r0
 8005114:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005116:	46c0      	nop			; (mov r8, r8)
	...

08005120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005120:	f3ef 8009 	mrs	r0, PSP
 8005124:	4b0e      	ldr	r3, [pc, #56]	; (8005160 <pxCurrentTCBConst>)
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	3820      	subs	r0, #32
 800512a:	6010      	str	r0, [r2, #0]
 800512c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800512e:	4644      	mov	r4, r8
 8005130:	464d      	mov	r5, r9
 8005132:	4656      	mov	r6, sl
 8005134:	465f      	mov	r7, fp
 8005136:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005138:	b508      	push	{r3, lr}
 800513a:	b672      	cpsid	i
 800513c:	f7ff fc48 	bl	80049d0 <vTaskSwitchContext>
 8005140:	b662      	cpsie	i
 8005142:	bc0c      	pop	{r2, r3}
 8005144:	6811      	ldr	r1, [r2, #0]
 8005146:	6808      	ldr	r0, [r1, #0]
 8005148:	3010      	adds	r0, #16
 800514a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800514c:	46a0      	mov	r8, r4
 800514e:	46a9      	mov	r9, r5
 8005150:	46b2      	mov	sl, r6
 8005152:	46bb      	mov	fp, r7
 8005154:	f380 8809 	msr	PSP, r0
 8005158:	3820      	subs	r0, #32
 800515a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800515c:	4718      	bx	r3
 800515e:	46c0      	nop			; (mov r8, r8)

08005160 <pxCurrentTCBConst>:
 8005160:	200002f0 	.word	0x200002f0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005164:	46c0      	nop			; (mov r8, r8)
 8005166:	46c0      	nop			; (mov r8, r8)

08005168 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800516e:	f7ff ffc9 	bl	8005104 <ulSetInterruptMaskFromISR>
 8005172:	0003      	movs	r3, r0
 8005174:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005176:	f7ff fb77 	bl	8004868 <xTaskIncrementTick>
 800517a:	1e03      	subs	r3, r0, #0
 800517c:	d003      	beq.n	8005186 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800517e:	4b06      	ldr	r3, [pc, #24]	; (8005198 <SysTick_Handler+0x30>)
 8005180:	2280      	movs	r2, #128	; 0x80
 8005182:	0552      	lsls	r2, r2, #21
 8005184:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	0018      	movs	r0, r3
 800518a:	f7ff ffc1 	bl	8005110 <vClearInterruptMaskFromISR>
}
 800518e:	46c0      	nop			; (mov r8, r8)
 8005190:	46bd      	mov	sp, r7
 8005192:	b002      	add	sp, #8
 8005194:	bd80      	pop	{r7, pc}
 8005196:	46c0      	nop			; (mov r8, r8)
 8005198:	e000ed04 	.word	0xe000ed04

0800519c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80051a0:	4b0b      	ldr	r3, [pc, #44]	; (80051d0 <prvSetupTimerInterrupt+0x34>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80051a6:	4b0b      	ldr	r3, [pc, #44]	; (80051d4 <prvSetupTimerInterrupt+0x38>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80051ac:	4b0a      	ldr	r3, [pc, #40]	; (80051d8 <prvSetupTimerInterrupt+0x3c>)
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	23fa      	movs	r3, #250	; 0xfa
 80051b2:	0099      	lsls	r1, r3, #2
 80051b4:	0010      	movs	r0, r2
 80051b6:	f7fa ffa7 	bl	8000108 <__udivsi3>
 80051ba:	0003      	movs	r3, r0
 80051bc:	001a      	movs	r2, r3
 80051be:	4b07      	ldr	r3, [pc, #28]	; (80051dc <prvSetupTimerInterrupt+0x40>)
 80051c0:	3a01      	subs	r2, #1
 80051c2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80051c4:	4b02      	ldr	r3, [pc, #8]	; (80051d0 <prvSetupTimerInterrupt+0x34>)
 80051c6:	2207      	movs	r2, #7
 80051c8:	601a      	str	r2, [r3, #0]
}
 80051ca:	46c0      	nop			; (mov r8, r8)
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	e000e010 	.word	0xe000e010
 80051d4:	e000e018 	.word	0xe000e018
 80051d8:	2000000c 	.word	0x2000000c
 80051dc:	e000e014 	.word	0xe000e014

080051e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80051e8:	2300      	movs	r3, #0
 80051ea:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80051ec:	f7ff faa4 	bl	8004738 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80051f0:	4b49      	ldr	r3, [pc, #292]	; (8005318 <pvPortMalloc+0x138>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80051f8:	f000 f8e0 	bl	80053bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80051fc:	4b47      	ldr	r3, [pc, #284]	; (800531c <pvPortMalloc+0x13c>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	4013      	ands	r3, r2
 8005204:	d000      	beq.n	8005208 <pvPortMalloc+0x28>
 8005206:	e079      	b.n	80052fc <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d012      	beq.n	8005234 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800520e:	2208      	movs	r2, #8
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	189b      	adds	r3, r3, r2
 8005214:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2207      	movs	r2, #7
 800521a:	4013      	ands	r3, r2
 800521c:	d00a      	beq.n	8005234 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2207      	movs	r2, #7
 8005222:	4393      	bics	r3, r2
 8005224:	3308      	adds	r3, #8
 8005226:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2207      	movs	r2, #7
 800522c:	4013      	ands	r3, r2
 800522e:	d001      	beq.n	8005234 <pvPortMalloc+0x54>
 8005230:	b672      	cpsid	i
 8005232:	e7fe      	b.n	8005232 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d060      	beq.n	80052fc <pvPortMalloc+0x11c>
 800523a:	4b39      	ldr	r3, [pc, #228]	; (8005320 <pvPortMalloc+0x140>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	429a      	cmp	r2, r3
 8005242:	d85b      	bhi.n	80052fc <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005244:	4b37      	ldr	r3, [pc, #220]	; (8005324 <pvPortMalloc+0x144>)
 8005246:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005248:	4b36      	ldr	r3, [pc, #216]	; (8005324 <pvPortMalloc+0x144>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800524e:	e004      	b.n	800525a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	429a      	cmp	r2, r3
 8005262:	d903      	bls.n	800526c <pvPortMalloc+0x8c>
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d1f1      	bne.n	8005250 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800526c:	4b2a      	ldr	r3, [pc, #168]	; (8005318 <pvPortMalloc+0x138>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	429a      	cmp	r2, r3
 8005274:	d042      	beq.n	80052fc <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2208      	movs	r2, #8
 800527c:	189b      	adds	r3, r3, r2
 800527e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	1ad2      	subs	r2, r2, r3
 8005290:	2308      	movs	r3, #8
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	429a      	cmp	r2, r3
 8005296:	d916      	bls.n	80052c6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005298:	697a      	ldr	r2, [r7, #20]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	18d3      	adds	r3, r2, r3
 800529e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	2207      	movs	r2, #7
 80052a4:	4013      	ands	r3, r2
 80052a6:	d001      	beq.n	80052ac <pvPortMalloc+0xcc>
 80052a8:	b672      	cpsid	i
 80052aa:	e7fe      	b.n	80052aa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	1ad2      	subs	r2, r2, r3
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	0018      	movs	r0, r3
 80052c2:	f000 f8db 	bl	800547c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80052c6:	4b16      	ldr	r3, [pc, #88]	; (8005320 <pvPortMalloc+0x140>)
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	1ad2      	subs	r2, r2, r3
 80052d0:	4b13      	ldr	r3, [pc, #76]	; (8005320 <pvPortMalloc+0x140>)
 80052d2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80052d4:	4b12      	ldr	r3, [pc, #72]	; (8005320 <pvPortMalloc+0x140>)
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	4b13      	ldr	r3, [pc, #76]	; (8005328 <pvPortMalloc+0x148>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d203      	bcs.n	80052e8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80052e0:	4b0f      	ldr	r3, [pc, #60]	; (8005320 <pvPortMalloc+0x140>)
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	4b10      	ldr	r3, [pc, #64]	; (8005328 <pvPortMalloc+0x148>)
 80052e6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	685a      	ldr	r2, [r3, #4]
 80052ec:	4b0b      	ldr	r3, [pc, #44]	; (800531c <pvPortMalloc+0x13c>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	431a      	orrs	r2, r3
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	2200      	movs	r2, #0
 80052fa:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80052fc:	f7ff fa28 	bl	8004750 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2207      	movs	r2, #7
 8005304:	4013      	ands	r3, r2
 8005306:	d001      	beq.n	800530c <pvPortMalloc+0x12c>
 8005308:	b672      	cpsid	i
 800530a:	e7fe      	b.n	800530a <pvPortMalloc+0x12a>
	return pvReturn;
 800530c:	68fb      	ldr	r3, [r7, #12]
}
 800530e:	0018      	movs	r0, r3
 8005310:	46bd      	mov	sp, r7
 8005312:	b006      	add	sp, #24
 8005314:	bd80      	pop	{r7, pc}
 8005316:	46c0      	nop			; (mov r8, r8)
 8005318:	20001024 	.word	0x20001024
 800531c:	20001030 	.word	0x20001030
 8005320:	20001028 	.word	0x20001028
 8005324:	2000101c 	.word	0x2000101c
 8005328:	2000102c 	.word	0x2000102c

0800532c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d035      	beq.n	80053aa <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800533e:	2308      	movs	r3, #8
 8005340:	425b      	negs	r3, r3
 8005342:	68fa      	ldr	r2, [r7, #12]
 8005344:	18d3      	adds	r3, r2, r3
 8005346:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	4b18      	ldr	r3, [pc, #96]	; (80053b4 <vPortFree+0x88>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4013      	ands	r3, r2
 8005356:	d101      	bne.n	800535c <vPortFree+0x30>
 8005358:	b672      	cpsid	i
 800535a:	e7fe      	b.n	800535a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d001      	beq.n	8005368 <vPortFree+0x3c>
 8005364:	b672      	cpsid	i
 8005366:	e7fe      	b.n	8005366 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	4b11      	ldr	r3, [pc, #68]	; (80053b4 <vPortFree+0x88>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4013      	ands	r3, r2
 8005372:	d01a      	beq.n	80053aa <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d116      	bne.n	80053aa <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	4b0c      	ldr	r3, [pc, #48]	; (80053b4 <vPortFree+0x88>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	43db      	mvns	r3, r3
 8005386:	401a      	ands	r2, r3
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800538c:	f7ff f9d4 	bl	8004738 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	4b08      	ldr	r3, [pc, #32]	; (80053b8 <vPortFree+0x8c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	18d2      	adds	r2, r2, r3
 800539a:	4b07      	ldr	r3, [pc, #28]	; (80053b8 <vPortFree+0x8c>)
 800539c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	0018      	movs	r0, r3
 80053a2:	f000 f86b 	bl	800547c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80053a6:	f7ff f9d3 	bl	8004750 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80053aa:	46c0      	nop			; (mov r8, r8)
 80053ac:	46bd      	mov	sp, r7
 80053ae:	b004      	add	sp, #16
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	20001030 	.word	0x20001030
 80053b8:	20001028 	.word	0x20001028

080053bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80053c2:	23c0      	movs	r3, #192	; 0xc0
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80053c8:	4b26      	ldr	r3, [pc, #152]	; (8005464 <prvHeapInit+0xa8>)
 80053ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2207      	movs	r2, #7
 80053d0:	4013      	ands	r3, r2
 80053d2:	d00c      	beq.n	80053ee <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	3307      	adds	r3, #7
 80053d8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2207      	movs	r2, #7
 80053de:	4393      	bics	r3, r2
 80053e0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	1ad2      	subs	r2, r2, r3
 80053e8:	4b1e      	ldr	r3, [pc, #120]	; (8005464 <prvHeapInit+0xa8>)
 80053ea:	18d3      	adds	r3, r2, r3
 80053ec:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80053f2:	4b1d      	ldr	r3, [pc, #116]	; (8005468 <prvHeapInit+0xac>)
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80053f8:	4b1b      	ldr	r3, [pc, #108]	; (8005468 <prvHeapInit+0xac>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	18d3      	adds	r3, r2, r3
 8005404:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005406:	2208      	movs	r2, #8
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	1a9b      	subs	r3, r3, r2
 800540c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2207      	movs	r2, #7
 8005412:	4393      	bics	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	4b14      	ldr	r3, [pc, #80]	; (800546c <prvHeapInit+0xb0>)
 800541a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800541c:	4b13      	ldr	r3, [pc, #76]	; (800546c <prvHeapInit+0xb0>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2200      	movs	r2, #0
 8005422:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005424:	4b11      	ldr	r3, [pc, #68]	; (800546c <prvHeapInit+0xb0>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	1ad2      	subs	r2, r2, r3
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800543a:	4b0c      	ldr	r3, [pc, #48]	; (800546c <prvHeapInit+0xb0>)
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	4b0a      	ldr	r3, [pc, #40]	; (8005470 <prvHeapInit+0xb4>)
 8005448:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	4b09      	ldr	r3, [pc, #36]	; (8005474 <prvHeapInit+0xb8>)
 8005450:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005452:	4b09      	ldr	r3, [pc, #36]	; (8005478 <prvHeapInit+0xbc>)
 8005454:	2280      	movs	r2, #128	; 0x80
 8005456:	0612      	lsls	r2, r2, #24
 8005458:	601a      	str	r2, [r3, #0]
}
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	46bd      	mov	sp, r7
 800545e:	b004      	add	sp, #16
 8005460:	bd80      	pop	{r7, pc}
 8005462:	46c0      	nop			; (mov r8, r8)
 8005464:	2000041c 	.word	0x2000041c
 8005468:	2000101c 	.word	0x2000101c
 800546c:	20001024 	.word	0x20001024
 8005470:	2000102c 	.word	0x2000102c
 8005474:	20001028 	.word	0x20001028
 8005478:	20001030 	.word	0x20001030

0800547c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005484:	4b27      	ldr	r3, [pc, #156]	; (8005524 <prvInsertBlockIntoFreeList+0xa8>)
 8005486:	60fb      	str	r3, [r7, #12]
 8005488:	e002      	b.n	8005490 <prvInsertBlockIntoFreeList+0x14>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	429a      	cmp	r2, r3
 8005498:	d8f7      	bhi.n	800548a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	18d3      	adds	r3, r2, r3
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d108      	bne.n	80054be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	18d2      	adds	r2, r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	18d2      	adds	r2, r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d118      	bne.n	8005504 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	4b14      	ldr	r3, [pc, #80]	; (8005528 <prvInsertBlockIntoFreeList+0xac>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d00d      	beq.n	80054fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	18d2      	adds	r2, r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	601a      	str	r2, [r3, #0]
 80054f8:	e008      	b.n	800550c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80054fa:	4b0b      	ldr	r3, [pc, #44]	; (8005528 <prvInsertBlockIntoFreeList+0xac>)
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	601a      	str	r2, [r3, #0]
 8005502:	e003      	b.n	800550c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	429a      	cmp	r2, r3
 8005512:	d002      	beq.n	800551a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800551a:	46c0      	nop			; (mov r8, r8)
 800551c:	46bd      	mov	sp, r7
 800551e:	b004      	add	sp, #16
 8005520:	bd80      	pop	{r7, pc}
 8005522:	46c0      	nop			; (mov r8, r8)
 8005524:	2000101c 	.word	0x2000101c
 8005528:	20001024 	.word	0x20001024

0800552c <__errno>:
 800552c:	4b01      	ldr	r3, [pc, #4]	; (8005534 <__errno+0x8>)
 800552e:	6818      	ldr	r0, [r3, #0]
 8005530:	4770      	bx	lr
 8005532:	46c0      	nop			; (mov r8, r8)
 8005534:	20000018 	.word	0x20000018

08005538 <__libc_init_array>:
 8005538:	b570      	push	{r4, r5, r6, lr}
 800553a:	2600      	movs	r6, #0
 800553c:	4d0c      	ldr	r5, [pc, #48]	; (8005570 <__libc_init_array+0x38>)
 800553e:	4c0d      	ldr	r4, [pc, #52]	; (8005574 <__libc_init_array+0x3c>)
 8005540:	1b64      	subs	r4, r4, r5
 8005542:	10a4      	asrs	r4, r4, #2
 8005544:	42a6      	cmp	r6, r4
 8005546:	d109      	bne.n	800555c <__libc_init_array+0x24>
 8005548:	2600      	movs	r6, #0
 800554a:	f000 ffad 	bl	80064a8 <_init>
 800554e:	4d0a      	ldr	r5, [pc, #40]	; (8005578 <__libc_init_array+0x40>)
 8005550:	4c0a      	ldr	r4, [pc, #40]	; (800557c <__libc_init_array+0x44>)
 8005552:	1b64      	subs	r4, r4, r5
 8005554:	10a4      	asrs	r4, r4, #2
 8005556:	42a6      	cmp	r6, r4
 8005558:	d105      	bne.n	8005566 <__libc_init_array+0x2e>
 800555a:	bd70      	pop	{r4, r5, r6, pc}
 800555c:	00b3      	lsls	r3, r6, #2
 800555e:	58eb      	ldr	r3, [r5, r3]
 8005560:	4798      	blx	r3
 8005562:	3601      	adds	r6, #1
 8005564:	e7ee      	b.n	8005544 <__libc_init_array+0xc>
 8005566:	00b3      	lsls	r3, r6, #2
 8005568:	58eb      	ldr	r3, [r5, r3]
 800556a:	4798      	blx	r3
 800556c:	3601      	adds	r6, #1
 800556e:	e7f2      	b.n	8005556 <__libc_init_array+0x1e>
 8005570:	08006658 	.word	0x08006658
 8005574:	08006658 	.word	0x08006658
 8005578:	08006658 	.word	0x08006658
 800557c:	0800665c 	.word	0x0800665c

08005580 <memcpy>:
 8005580:	2300      	movs	r3, #0
 8005582:	b510      	push	{r4, lr}
 8005584:	429a      	cmp	r2, r3
 8005586:	d100      	bne.n	800558a <memcpy+0xa>
 8005588:	bd10      	pop	{r4, pc}
 800558a:	5ccc      	ldrb	r4, [r1, r3]
 800558c:	54c4      	strb	r4, [r0, r3]
 800558e:	3301      	adds	r3, #1
 8005590:	e7f8      	b.n	8005584 <memcpy+0x4>

08005592 <memset>:
 8005592:	0003      	movs	r3, r0
 8005594:	1812      	adds	r2, r2, r0
 8005596:	4293      	cmp	r3, r2
 8005598:	d100      	bne.n	800559c <memset+0xa>
 800559a:	4770      	bx	lr
 800559c:	7019      	strb	r1, [r3, #0]
 800559e:	3301      	adds	r3, #1
 80055a0:	e7f9      	b.n	8005596 <memset+0x4>
	...

080055a4 <iprintf>:
 80055a4:	b40f      	push	{r0, r1, r2, r3}
 80055a6:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <iprintf+0x30>)
 80055a8:	b513      	push	{r0, r1, r4, lr}
 80055aa:	681c      	ldr	r4, [r3, #0]
 80055ac:	2c00      	cmp	r4, #0
 80055ae:	d005      	beq.n	80055bc <iprintf+0x18>
 80055b0:	69a3      	ldr	r3, [r4, #24]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d102      	bne.n	80055bc <iprintf+0x18>
 80055b6:	0020      	movs	r0, r4
 80055b8:	f000 fa3c 	bl	8005a34 <__sinit>
 80055bc:	ab05      	add	r3, sp, #20
 80055be:	9a04      	ldr	r2, [sp, #16]
 80055c0:	68a1      	ldr	r1, [r4, #8]
 80055c2:	0020      	movs	r0, r4
 80055c4:	9301      	str	r3, [sp, #4]
 80055c6:	f000 fc05 	bl	8005dd4 <_vfiprintf_r>
 80055ca:	bc16      	pop	{r1, r2, r4}
 80055cc:	bc08      	pop	{r3}
 80055ce:	b004      	add	sp, #16
 80055d0:	4718      	bx	r3
 80055d2:	46c0      	nop			; (mov r8, r8)
 80055d4:	20000018 	.word	0x20000018

080055d8 <_puts_r>:
 80055d8:	b570      	push	{r4, r5, r6, lr}
 80055da:	0005      	movs	r5, r0
 80055dc:	000e      	movs	r6, r1
 80055de:	2800      	cmp	r0, #0
 80055e0:	d004      	beq.n	80055ec <_puts_r+0x14>
 80055e2:	6983      	ldr	r3, [r0, #24]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d101      	bne.n	80055ec <_puts_r+0x14>
 80055e8:	f000 fa24 	bl	8005a34 <__sinit>
 80055ec:	69ab      	ldr	r3, [r5, #24]
 80055ee:	68ac      	ldr	r4, [r5, #8]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d102      	bne.n	80055fa <_puts_r+0x22>
 80055f4:	0028      	movs	r0, r5
 80055f6:	f000 fa1d 	bl	8005a34 <__sinit>
 80055fa:	4b24      	ldr	r3, [pc, #144]	; (800568c <_puts_r+0xb4>)
 80055fc:	429c      	cmp	r4, r3
 80055fe:	d10f      	bne.n	8005620 <_puts_r+0x48>
 8005600:	686c      	ldr	r4, [r5, #4]
 8005602:	89a3      	ldrh	r3, [r4, #12]
 8005604:	071b      	lsls	r3, r3, #28
 8005606:	d502      	bpl.n	800560e <_puts_r+0x36>
 8005608:	6923      	ldr	r3, [r4, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d11f      	bne.n	800564e <_puts_r+0x76>
 800560e:	0021      	movs	r1, r4
 8005610:	0028      	movs	r0, r5
 8005612:	f000 f8a1 	bl	8005758 <__swsetup_r>
 8005616:	2800      	cmp	r0, #0
 8005618:	d019      	beq.n	800564e <_puts_r+0x76>
 800561a:	2001      	movs	r0, #1
 800561c:	4240      	negs	r0, r0
 800561e:	bd70      	pop	{r4, r5, r6, pc}
 8005620:	4b1b      	ldr	r3, [pc, #108]	; (8005690 <_puts_r+0xb8>)
 8005622:	429c      	cmp	r4, r3
 8005624:	d101      	bne.n	800562a <_puts_r+0x52>
 8005626:	68ac      	ldr	r4, [r5, #8]
 8005628:	e7eb      	b.n	8005602 <_puts_r+0x2a>
 800562a:	4b1a      	ldr	r3, [pc, #104]	; (8005694 <_puts_r+0xbc>)
 800562c:	429c      	cmp	r4, r3
 800562e:	d1e8      	bne.n	8005602 <_puts_r+0x2a>
 8005630:	68ec      	ldr	r4, [r5, #12]
 8005632:	e7e6      	b.n	8005602 <_puts_r+0x2a>
 8005634:	3601      	adds	r6, #1
 8005636:	60a3      	str	r3, [r4, #8]
 8005638:	2b00      	cmp	r3, #0
 800563a:	da04      	bge.n	8005646 <_puts_r+0x6e>
 800563c:	69a2      	ldr	r2, [r4, #24]
 800563e:	429a      	cmp	r2, r3
 8005640:	dc16      	bgt.n	8005670 <_puts_r+0x98>
 8005642:	290a      	cmp	r1, #10
 8005644:	d014      	beq.n	8005670 <_puts_r+0x98>
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	1c5a      	adds	r2, r3, #1
 800564a:	6022      	str	r2, [r4, #0]
 800564c:	7019      	strb	r1, [r3, #0]
 800564e:	68a3      	ldr	r3, [r4, #8]
 8005650:	7831      	ldrb	r1, [r6, #0]
 8005652:	3b01      	subs	r3, #1
 8005654:	2900      	cmp	r1, #0
 8005656:	d1ed      	bne.n	8005634 <_puts_r+0x5c>
 8005658:	60a3      	str	r3, [r4, #8]
 800565a:	2b00      	cmp	r3, #0
 800565c:	da0f      	bge.n	800567e <_puts_r+0xa6>
 800565e:	0022      	movs	r2, r4
 8005660:	310a      	adds	r1, #10
 8005662:	0028      	movs	r0, r5
 8005664:	f000 f822 	bl	80056ac <__swbuf_r>
 8005668:	1c43      	adds	r3, r0, #1
 800566a:	d0d6      	beq.n	800561a <_puts_r+0x42>
 800566c:	200a      	movs	r0, #10
 800566e:	e7d6      	b.n	800561e <_puts_r+0x46>
 8005670:	0022      	movs	r2, r4
 8005672:	0028      	movs	r0, r5
 8005674:	f000 f81a 	bl	80056ac <__swbuf_r>
 8005678:	1c43      	adds	r3, r0, #1
 800567a:	d1e8      	bne.n	800564e <_puts_r+0x76>
 800567c:	e7cd      	b.n	800561a <_puts_r+0x42>
 800567e:	200a      	movs	r0, #10
 8005680:	6823      	ldr	r3, [r4, #0]
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	6022      	str	r2, [r4, #0]
 8005686:	7018      	strb	r0, [r3, #0]
 8005688:	e7c9      	b.n	800561e <_puts_r+0x46>
 800568a:	46c0      	nop			; (mov r8, r8)
 800568c:	080065e4 	.word	0x080065e4
 8005690:	08006604 	.word	0x08006604
 8005694:	080065c4 	.word	0x080065c4

08005698 <puts>:
 8005698:	b510      	push	{r4, lr}
 800569a:	4b03      	ldr	r3, [pc, #12]	; (80056a8 <puts+0x10>)
 800569c:	0001      	movs	r1, r0
 800569e:	6818      	ldr	r0, [r3, #0]
 80056a0:	f7ff ff9a 	bl	80055d8 <_puts_r>
 80056a4:	bd10      	pop	{r4, pc}
 80056a6:	46c0      	nop			; (mov r8, r8)
 80056a8:	20000018 	.word	0x20000018

080056ac <__swbuf_r>:
 80056ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ae:	0005      	movs	r5, r0
 80056b0:	000e      	movs	r6, r1
 80056b2:	0014      	movs	r4, r2
 80056b4:	2800      	cmp	r0, #0
 80056b6:	d004      	beq.n	80056c2 <__swbuf_r+0x16>
 80056b8:	6983      	ldr	r3, [r0, #24]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <__swbuf_r+0x16>
 80056be:	f000 f9b9 	bl	8005a34 <__sinit>
 80056c2:	4b22      	ldr	r3, [pc, #136]	; (800574c <__swbuf_r+0xa0>)
 80056c4:	429c      	cmp	r4, r3
 80056c6:	d12d      	bne.n	8005724 <__swbuf_r+0x78>
 80056c8:	686c      	ldr	r4, [r5, #4]
 80056ca:	69a3      	ldr	r3, [r4, #24]
 80056cc:	60a3      	str	r3, [r4, #8]
 80056ce:	89a3      	ldrh	r3, [r4, #12]
 80056d0:	071b      	lsls	r3, r3, #28
 80056d2:	d531      	bpl.n	8005738 <__swbuf_r+0x8c>
 80056d4:	6923      	ldr	r3, [r4, #16]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d02e      	beq.n	8005738 <__swbuf_r+0x8c>
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	6922      	ldr	r2, [r4, #16]
 80056de:	b2f7      	uxtb	r7, r6
 80056e0:	1a98      	subs	r0, r3, r2
 80056e2:	6963      	ldr	r3, [r4, #20]
 80056e4:	b2f6      	uxtb	r6, r6
 80056e6:	4283      	cmp	r3, r0
 80056e8:	dc05      	bgt.n	80056f6 <__swbuf_r+0x4a>
 80056ea:	0021      	movs	r1, r4
 80056ec:	0028      	movs	r0, r5
 80056ee:	f000 f933 	bl	8005958 <_fflush_r>
 80056f2:	2800      	cmp	r0, #0
 80056f4:	d126      	bne.n	8005744 <__swbuf_r+0x98>
 80056f6:	68a3      	ldr	r3, [r4, #8]
 80056f8:	3001      	adds	r0, #1
 80056fa:	3b01      	subs	r3, #1
 80056fc:	60a3      	str	r3, [r4, #8]
 80056fe:	6823      	ldr	r3, [r4, #0]
 8005700:	1c5a      	adds	r2, r3, #1
 8005702:	6022      	str	r2, [r4, #0]
 8005704:	701f      	strb	r7, [r3, #0]
 8005706:	6963      	ldr	r3, [r4, #20]
 8005708:	4283      	cmp	r3, r0
 800570a:	d004      	beq.n	8005716 <__swbuf_r+0x6a>
 800570c:	89a3      	ldrh	r3, [r4, #12]
 800570e:	07db      	lsls	r3, r3, #31
 8005710:	d51a      	bpl.n	8005748 <__swbuf_r+0x9c>
 8005712:	2e0a      	cmp	r6, #10
 8005714:	d118      	bne.n	8005748 <__swbuf_r+0x9c>
 8005716:	0021      	movs	r1, r4
 8005718:	0028      	movs	r0, r5
 800571a:	f000 f91d 	bl	8005958 <_fflush_r>
 800571e:	2800      	cmp	r0, #0
 8005720:	d012      	beq.n	8005748 <__swbuf_r+0x9c>
 8005722:	e00f      	b.n	8005744 <__swbuf_r+0x98>
 8005724:	4b0a      	ldr	r3, [pc, #40]	; (8005750 <__swbuf_r+0xa4>)
 8005726:	429c      	cmp	r4, r3
 8005728:	d101      	bne.n	800572e <__swbuf_r+0x82>
 800572a:	68ac      	ldr	r4, [r5, #8]
 800572c:	e7cd      	b.n	80056ca <__swbuf_r+0x1e>
 800572e:	4b09      	ldr	r3, [pc, #36]	; (8005754 <__swbuf_r+0xa8>)
 8005730:	429c      	cmp	r4, r3
 8005732:	d1ca      	bne.n	80056ca <__swbuf_r+0x1e>
 8005734:	68ec      	ldr	r4, [r5, #12]
 8005736:	e7c8      	b.n	80056ca <__swbuf_r+0x1e>
 8005738:	0021      	movs	r1, r4
 800573a:	0028      	movs	r0, r5
 800573c:	f000 f80c 	bl	8005758 <__swsetup_r>
 8005740:	2800      	cmp	r0, #0
 8005742:	d0ca      	beq.n	80056da <__swbuf_r+0x2e>
 8005744:	2601      	movs	r6, #1
 8005746:	4276      	negs	r6, r6
 8005748:	0030      	movs	r0, r6
 800574a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800574c:	080065e4 	.word	0x080065e4
 8005750:	08006604 	.word	0x08006604
 8005754:	080065c4 	.word	0x080065c4

08005758 <__swsetup_r>:
 8005758:	4b36      	ldr	r3, [pc, #216]	; (8005834 <__swsetup_r+0xdc>)
 800575a:	b570      	push	{r4, r5, r6, lr}
 800575c:	681d      	ldr	r5, [r3, #0]
 800575e:	0006      	movs	r6, r0
 8005760:	000c      	movs	r4, r1
 8005762:	2d00      	cmp	r5, #0
 8005764:	d005      	beq.n	8005772 <__swsetup_r+0x1a>
 8005766:	69ab      	ldr	r3, [r5, #24]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d102      	bne.n	8005772 <__swsetup_r+0x1a>
 800576c:	0028      	movs	r0, r5
 800576e:	f000 f961 	bl	8005a34 <__sinit>
 8005772:	4b31      	ldr	r3, [pc, #196]	; (8005838 <__swsetup_r+0xe0>)
 8005774:	429c      	cmp	r4, r3
 8005776:	d10f      	bne.n	8005798 <__swsetup_r+0x40>
 8005778:	686c      	ldr	r4, [r5, #4]
 800577a:	230c      	movs	r3, #12
 800577c:	5ee2      	ldrsh	r2, [r4, r3]
 800577e:	b293      	uxth	r3, r2
 8005780:	0719      	lsls	r1, r3, #28
 8005782:	d42d      	bmi.n	80057e0 <__swsetup_r+0x88>
 8005784:	06d9      	lsls	r1, r3, #27
 8005786:	d411      	bmi.n	80057ac <__swsetup_r+0x54>
 8005788:	2309      	movs	r3, #9
 800578a:	2001      	movs	r0, #1
 800578c:	6033      	str	r3, [r6, #0]
 800578e:	3337      	adds	r3, #55	; 0x37
 8005790:	4313      	orrs	r3, r2
 8005792:	81a3      	strh	r3, [r4, #12]
 8005794:	4240      	negs	r0, r0
 8005796:	bd70      	pop	{r4, r5, r6, pc}
 8005798:	4b28      	ldr	r3, [pc, #160]	; (800583c <__swsetup_r+0xe4>)
 800579a:	429c      	cmp	r4, r3
 800579c:	d101      	bne.n	80057a2 <__swsetup_r+0x4a>
 800579e:	68ac      	ldr	r4, [r5, #8]
 80057a0:	e7eb      	b.n	800577a <__swsetup_r+0x22>
 80057a2:	4b27      	ldr	r3, [pc, #156]	; (8005840 <__swsetup_r+0xe8>)
 80057a4:	429c      	cmp	r4, r3
 80057a6:	d1e8      	bne.n	800577a <__swsetup_r+0x22>
 80057a8:	68ec      	ldr	r4, [r5, #12]
 80057aa:	e7e6      	b.n	800577a <__swsetup_r+0x22>
 80057ac:	075b      	lsls	r3, r3, #29
 80057ae:	d513      	bpl.n	80057d8 <__swsetup_r+0x80>
 80057b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057b2:	2900      	cmp	r1, #0
 80057b4:	d008      	beq.n	80057c8 <__swsetup_r+0x70>
 80057b6:	0023      	movs	r3, r4
 80057b8:	3344      	adds	r3, #68	; 0x44
 80057ba:	4299      	cmp	r1, r3
 80057bc:	d002      	beq.n	80057c4 <__swsetup_r+0x6c>
 80057be:	0030      	movs	r0, r6
 80057c0:	f000 fa38 	bl	8005c34 <_free_r>
 80057c4:	2300      	movs	r3, #0
 80057c6:	6363      	str	r3, [r4, #52]	; 0x34
 80057c8:	2224      	movs	r2, #36	; 0x24
 80057ca:	89a3      	ldrh	r3, [r4, #12]
 80057cc:	4393      	bics	r3, r2
 80057ce:	81a3      	strh	r3, [r4, #12]
 80057d0:	2300      	movs	r3, #0
 80057d2:	6063      	str	r3, [r4, #4]
 80057d4:	6923      	ldr	r3, [r4, #16]
 80057d6:	6023      	str	r3, [r4, #0]
 80057d8:	2308      	movs	r3, #8
 80057da:	89a2      	ldrh	r2, [r4, #12]
 80057dc:	4313      	orrs	r3, r2
 80057de:	81a3      	strh	r3, [r4, #12]
 80057e0:	6923      	ldr	r3, [r4, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10b      	bne.n	80057fe <__swsetup_r+0xa6>
 80057e6:	21a0      	movs	r1, #160	; 0xa0
 80057e8:	2280      	movs	r2, #128	; 0x80
 80057ea:	89a3      	ldrh	r3, [r4, #12]
 80057ec:	0089      	lsls	r1, r1, #2
 80057ee:	0092      	lsls	r2, r2, #2
 80057f0:	400b      	ands	r3, r1
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d003      	beq.n	80057fe <__swsetup_r+0xa6>
 80057f6:	0021      	movs	r1, r4
 80057f8:	0030      	movs	r0, r6
 80057fa:	f000 f9d7 	bl	8005bac <__smakebuf_r>
 80057fe:	2301      	movs	r3, #1
 8005800:	89a2      	ldrh	r2, [r4, #12]
 8005802:	4013      	ands	r3, r2
 8005804:	d011      	beq.n	800582a <__swsetup_r+0xd2>
 8005806:	2300      	movs	r3, #0
 8005808:	60a3      	str	r3, [r4, #8]
 800580a:	6963      	ldr	r3, [r4, #20]
 800580c:	425b      	negs	r3, r3
 800580e:	61a3      	str	r3, [r4, #24]
 8005810:	2000      	movs	r0, #0
 8005812:	6923      	ldr	r3, [r4, #16]
 8005814:	4283      	cmp	r3, r0
 8005816:	d1be      	bne.n	8005796 <__swsetup_r+0x3e>
 8005818:	230c      	movs	r3, #12
 800581a:	5ee2      	ldrsh	r2, [r4, r3]
 800581c:	0613      	lsls	r3, r2, #24
 800581e:	d5ba      	bpl.n	8005796 <__swsetup_r+0x3e>
 8005820:	2340      	movs	r3, #64	; 0x40
 8005822:	4313      	orrs	r3, r2
 8005824:	81a3      	strh	r3, [r4, #12]
 8005826:	3801      	subs	r0, #1
 8005828:	e7b5      	b.n	8005796 <__swsetup_r+0x3e>
 800582a:	0792      	lsls	r2, r2, #30
 800582c:	d400      	bmi.n	8005830 <__swsetup_r+0xd8>
 800582e:	6963      	ldr	r3, [r4, #20]
 8005830:	60a3      	str	r3, [r4, #8]
 8005832:	e7ed      	b.n	8005810 <__swsetup_r+0xb8>
 8005834:	20000018 	.word	0x20000018
 8005838:	080065e4 	.word	0x080065e4
 800583c:	08006604 	.word	0x08006604
 8005840:	080065c4 	.word	0x080065c4

08005844 <__sflush_r>:
 8005844:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005846:	898a      	ldrh	r2, [r1, #12]
 8005848:	0005      	movs	r5, r0
 800584a:	000c      	movs	r4, r1
 800584c:	0713      	lsls	r3, r2, #28
 800584e:	d460      	bmi.n	8005912 <__sflush_r+0xce>
 8005850:	684b      	ldr	r3, [r1, #4]
 8005852:	2b00      	cmp	r3, #0
 8005854:	dc04      	bgt.n	8005860 <__sflush_r+0x1c>
 8005856:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005858:	2b00      	cmp	r3, #0
 800585a:	dc01      	bgt.n	8005860 <__sflush_r+0x1c>
 800585c:	2000      	movs	r0, #0
 800585e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005860:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005862:	2f00      	cmp	r7, #0
 8005864:	d0fa      	beq.n	800585c <__sflush_r+0x18>
 8005866:	2300      	movs	r3, #0
 8005868:	682e      	ldr	r6, [r5, #0]
 800586a:	602b      	str	r3, [r5, #0]
 800586c:	2380      	movs	r3, #128	; 0x80
 800586e:	015b      	lsls	r3, r3, #5
 8005870:	6a21      	ldr	r1, [r4, #32]
 8005872:	401a      	ands	r2, r3
 8005874:	d034      	beq.n	80058e0 <__sflush_r+0x9c>
 8005876:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005878:	89a3      	ldrh	r3, [r4, #12]
 800587a:	075b      	lsls	r3, r3, #29
 800587c:	d506      	bpl.n	800588c <__sflush_r+0x48>
 800587e:	6863      	ldr	r3, [r4, #4]
 8005880:	1ac0      	subs	r0, r0, r3
 8005882:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <__sflush_r+0x48>
 8005888:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800588a:	1ac0      	subs	r0, r0, r3
 800588c:	0002      	movs	r2, r0
 800588e:	6a21      	ldr	r1, [r4, #32]
 8005890:	2300      	movs	r3, #0
 8005892:	0028      	movs	r0, r5
 8005894:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005896:	47b8      	blx	r7
 8005898:	89a1      	ldrh	r1, [r4, #12]
 800589a:	1c43      	adds	r3, r0, #1
 800589c:	d106      	bne.n	80058ac <__sflush_r+0x68>
 800589e:	682b      	ldr	r3, [r5, #0]
 80058a0:	2b1d      	cmp	r3, #29
 80058a2:	d830      	bhi.n	8005906 <__sflush_r+0xc2>
 80058a4:	4a2b      	ldr	r2, [pc, #172]	; (8005954 <__sflush_r+0x110>)
 80058a6:	40da      	lsrs	r2, r3
 80058a8:	07d3      	lsls	r3, r2, #31
 80058aa:	d52c      	bpl.n	8005906 <__sflush_r+0xc2>
 80058ac:	2300      	movs	r3, #0
 80058ae:	6063      	str	r3, [r4, #4]
 80058b0:	6923      	ldr	r3, [r4, #16]
 80058b2:	6023      	str	r3, [r4, #0]
 80058b4:	04cb      	lsls	r3, r1, #19
 80058b6:	d505      	bpl.n	80058c4 <__sflush_r+0x80>
 80058b8:	1c43      	adds	r3, r0, #1
 80058ba:	d102      	bne.n	80058c2 <__sflush_r+0x7e>
 80058bc:	682b      	ldr	r3, [r5, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d100      	bne.n	80058c4 <__sflush_r+0x80>
 80058c2:	6560      	str	r0, [r4, #84]	; 0x54
 80058c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058c6:	602e      	str	r6, [r5, #0]
 80058c8:	2900      	cmp	r1, #0
 80058ca:	d0c7      	beq.n	800585c <__sflush_r+0x18>
 80058cc:	0023      	movs	r3, r4
 80058ce:	3344      	adds	r3, #68	; 0x44
 80058d0:	4299      	cmp	r1, r3
 80058d2:	d002      	beq.n	80058da <__sflush_r+0x96>
 80058d4:	0028      	movs	r0, r5
 80058d6:	f000 f9ad 	bl	8005c34 <_free_r>
 80058da:	2000      	movs	r0, #0
 80058dc:	6360      	str	r0, [r4, #52]	; 0x34
 80058de:	e7be      	b.n	800585e <__sflush_r+0x1a>
 80058e0:	2301      	movs	r3, #1
 80058e2:	0028      	movs	r0, r5
 80058e4:	47b8      	blx	r7
 80058e6:	1c43      	adds	r3, r0, #1
 80058e8:	d1c6      	bne.n	8005878 <__sflush_r+0x34>
 80058ea:	682b      	ldr	r3, [r5, #0]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0c3      	beq.n	8005878 <__sflush_r+0x34>
 80058f0:	2b1d      	cmp	r3, #29
 80058f2:	d001      	beq.n	80058f8 <__sflush_r+0xb4>
 80058f4:	2b16      	cmp	r3, #22
 80058f6:	d101      	bne.n	80058fc <__sflush_r+0xb8>
 80058f8:	602e      	str	r6, [r5, #0]
 80058fa:	e7af      	b.n	800585c <__sflush_r+0x18>
 80058fc:	2340      	movs	r3, #64	; 0x40
 80058fe:	89a2      	ldrh	r2, [r4, #12]
 8005900:	4313      	orrs	r3, r2
 8005902:	81a3      	strh	r3, [r4, #12]
 8005904:	e7ab      	b.n	800585e <__sflush_r+0x1a>
 8005906:	2340      	movs	r3, #64	; 0x40
 8005908:	430b      	orrs	r3, r1
 800590a:	2001      	movs	r0, #1
 800590c:	81a3      	strh	r3, [r4, #12]
 800590e:	4240      	negs	r0, r0
 8005910:	e7a5      	b.n	800585e <__sflush_r+0x1a>
 8005912:	690f      	ldr	r7, [r1, #16]
 8005914:	2f00      	cmp	r7, #0
 8005916:	d0a1      	beq.n	800585c <__sflush_r+0x18>
 8005918:	680b      	ldr	r3, [r1, #0]
 800591a:	600f      	str	r7, [r1, #0]
 800591c:	1bdb      	subs	r3, r3, r7
 800591e:	9301      	str	r3, [sp, #4]
 8005920:	2300      	movs	r3, #0
 8005922:	0792      	lsls	r2, r2, #30
 8005924:	d100      	bne.n	8005928 <__sflush_r+0xe4>
 8005926:	694b      	ldr	r3, [r1, #20]
 8005928:	60a3      	str	r3, [r4, #8]
 800592a:	9b01      	ldr	r3, [sp, #4]
 800592c:	2b00      	cmp	r3, #0
 800592e:	dc00      	bgt.n	8005932 <__sflush_r+0xee>
 8005930:	e794      	b.n	800585c <__sflush_r+0x18>
 8005932:	9b01      	ldr	r3, [sp, #4]
 8005934:	003a      	movs	r2, r7
 8005936:	6a21      	ldr	r1, [r4, #32]
 8005938:	0028      	movs	r0, r5
 800593a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800593c:	47b0      	blx	r6
 800593e:	2800      	cmp	r0, #0
 8005940:	dc03      	bgt.n	800594a <__sflush_r+0x106>
 8005942:	2340      	movs	r3, #64	; 0x40
 8005944:	89a2      	ldrh	r2, [r4, #12]
 8005946:	4313      	orrs	r3, r2
 8005948:	e7df      	b.n	800590a <__sflush_r+0xc6>
 800594a:	9b01      	ldr	r3, [sp, #4]
 800594c:	183f      	adds	r7, r7, r0
 800594e:	1a1b      	subs	r3, r3, r0
 8005950:	9301      	str	r3, [sp, #4]
 8005952:	e7ea      	b.n	800592a <__sflush_r+0xe6>
 8005954:	20400001 	.word	0x20400001

08005958 <_fflush_r>:
 8005958:	690b      	ldr	r3, [r1, #16]
 800595a:	b570      	push	{r4, r5, r6, lr}
 800595c:	0005      	movs	r5, r0
 800595e:	000c      	movs	r4, r1
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <_fflush_r+0x10>
 8005964:	2000      	movs	r0, #0
 8005966:	bd70      	pop	{r4, r5, r6, pc}
 8005968:	2800      	cmp	r0, #0
 800596a:	d004      	beq.n	8005976 <_fflush_r+0x1e>
 800596c:	6983      	ldr	r3, [r0, #24]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <_fflush_r+0x1e>
 8005972:	f000 f85f 	bl	8005a34 <__sinit>
 8005976:	4b0b      	ldr	r3, [pc, #44]	; (80059a4 <_fflush_r+0x4c>)
 8005978:	429c      	cmp	r4, r3
 800597a:	d109      	bne.n	8005990 <_fflush_r+0x38>
 800597c:	686c      	ldr	r4, [r5, #4]
 800597e:	220c      	movs	r2, #12
 8005980:	5ea3      	ldrsh	r3, [r4, r2]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0ee      	beq.n	8005964 <_fflush_r+0xc>
 8005986:	0021      	movs	r1, r4
 8005988:	0028      	movs	r0, r5
 800598a:	f7ff ff5b 	bl	8005844 <__sflush_r>
 800598e:	e7ea      	b.n	8005966 <_fflush_r+0xe>
 8005990:	4b05      	ldr	r3, [pc, #20]	; (80059a8 <_fflush_r+0x50>)
 8005992:	429c      	cmp	r4, r3
 8005994:	d101      	bne.n	800599a <_fflush_r+0x42>
 8005996:	68ac      	ldr	r4, [r5, #8]
 8005998:	e7f1      	b.n	800597e <_fflush_r+0x26>
 800599a:	4b04      	ldr	r3, [pc, #16]	; (80059ac <_fflush_r+0x54>)
 800599c:	429c      	cmp	r4, r3
 800599e:	d1ee      	bne.n	800597e <_fflush_r+0x26>
 80059a0:	68ec      	ldr	r4, [r5, #12]
 80059a2:	e7ec      	b.n	800597e <_fflush_r+0x26>
 80059a4:	080065e4 	.word	0x080065e4
 80059a8:	08006604 	.word	0x08006604
 80059ac:	080065c4 	.word	0x080065c4

080059b0 <std>:
 80059b0:	2300      	movs	r3, #0
 80059b2:	b510      	push	{r4, lr}
 80059b4:	0004      	movs	r4, r0
 80059b6:	6003      	str	r3, [r0, #0]
 80059b8:	6043      	str	r3, [r0, #4]
 80059ba:	6083      	str	r3, [r0, #8]
 80059bc:	8181      	strh	r1, [r0, #12]
 80059be:	6643      	str	r3, [r0, #100]	; 0x64
 80059c0:	81c2      	strh	r2, [r0, #14]
 80059c2:	6103      	str	r3, [r0, #16]
 80059c4:	6143      	str	r3, [r0, #20]
 80059c6:	6183      	str	r3, [r0, #24]
 80059c8:	0019      	movs	r1, r3
 80059ca:	2208      	movs	r2, #8
 80059cc:	305c      	adds	r0, #92	; 0x5c
 80059ce:	f7ff fde0 	bl	8005592 <memset>
 80059d2:	4b05      	ldr	r3, [pc, #20]	; (80059e8 <std+0x38>)
 80059d4:	6224      	str	r4, [r4, #32]
 80059d6:	6263      	str	r3, [r4, #36]	; 0x24
 80059d8:	4b04      	ldr	r3, [pc, #16]	; (80059ec <std+0x3c>)
 80059da:	62a3      	str	r3, [r4, #40]	; 0x28
 80059dc:	4b04      	ldr	r3, [pc, #16]	; (80059f0 <std+0x40>)
 80059de:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059e0:	4b04      	ldr	r3, [pc, #16]	; (80059f4 <std+0x44>)
 80059e2:	6323      	str	r3, [r4, #48]	; 0x30
 80059e4:	bd10      	pop	{r4, pc}
 80059e6:	46c0      	nop			; (mov r8, r8)
 80059e8:	08006311 	.word	0x08006311
 80059ec:	08006339 	.word	0x08006339
 80059f0:	08006371 	.word	0x08006371
 80059f4:	0800639d 	.word	0x0800639d

080059f8 <_cleanup_r>:
 80059f8:	b510      	push	{r4, lr}
 80059fa:	4902      	ldr	r1, [pc, #8]	; (8005a04 <_cleanup_r+0xc>)
 80059fc:	f000 f88c 	bl	8005b18 <_fwalk_reent>
 8005a00:	bd10      	pop	{r4, pc}
 8005a02:	46c0      	nop			; (mov r8, r8)
 8005a04:	08005959 	.word	0x08005959

08005a08 <__sfmoreglue>:
 8005a08:	b570      	push	{r4, r5, r6, lr}
 8005a0a:	2568      	movs	r5, #104	; 0x68
 8005a0c:	1e4a      	subs	r2, r1, #1
 8005a0e:	4355      	muls	r5, r2
 8005a10:	000e      	movs	r6, r1
 8005a12:	0029      	movs	r1, r5
 8005a14:	3174      	adds	r1, #116	; 0x74
 8005a16:	f000 f957 	bl	8005cc8 <_malloc_r>
 8005a1a:	1e04      	subs	r4, r0, #0
 8005a1c:	d008      	beq.n	8005a30 <__sfmoreglue+0x28>
 8005a1e:	2100      	movs	r1, #0
 8005a20:	002a      	movs	r2, r5
 8005a22:	6001      	str	r1, [r0, #0]
 8005a24:	6046      	str	r6, [r0, #4]
 8005a26:	300c      	adds	r0, #12
 8005a28:	60a0      	str	r0, [r4, #8]
 8005a2a:	3268      	adds	r2, #104	; 0x68
 8005a2c:	f7ff fdb1 	bl	8005592 <memset>
 8005a30:	0020      	movs	r0, r4
 8005a32:	bd70      	pop	{r4, r5, r6, pc}

08005a34 <__sinit>:
 8005a34:	6983      	ldr	r3, [r0, #24]
 8005a36:	b513      	push	{r0, r1, r4, lr}
 8005a38:	0004      	movs	r4, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d128      	bne.n	8005a90 <__sinit+0x5c>
 8005a3e:	6483      	str	r3, [r0, #72]	; 0x48
 8005a40:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005a42:	6503      	str	r3, [r0, #80]	; 0x50
 8005a44:	4b13      	ldr	r3, [pc, #76]	; (8005a94 <__sinit+0x60>)
 8005a46:	4a14      	ldr	r2, [pc, #80]	; (8005a98 <__sinit+0x64>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	6282      	str	r2, [r0, #40]	; 0x28
 8005a4c:	9301      	str	r3, [sp, #4]
 8005a4e:	4298      	cmp	r0, r3
 8005a50:	d101      	bne.n	8005a56 <__sinit+0x22>
 8005a52:	2301      	movs	r3, #1
 8005a54:	6183      	str	r3, [r0, #24]
 8005a56:	0020      	movs	r0, r4
 8005a58:	f000 f820 	bl	8005a9c <__sfp>
 8005a5c:	6060      	str	r0, [r4, #4]
 8005a5e:	0020      	movs	r0, r4
 8005a60:	f000 f81c 	bl	8005a9c <__sfp>
 8005a64:	60a0      	str	r0, [r4, #8]
 8005a66:	0020      	movs	r0, r4
 8005a68:	f000 f818 	bl	8005a9c <__sfp>
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	60e0      	str	r0, [r4, #12]
 8005a70:	2104      	movs	r1, #4
 8005a72:	6860      	ldr	r0, [r4, #4]
 8005a74:	f7ff ff9c 	bl	80059b0 <std>
 8005a78:	2201      	movs	r2, #1
 8005a7a:	2109      	movs	r1, #9
 8005a7c:	68a0      	ldr	r0, [r4, #8]
 8005a7e:	f7ff ff97 	bl	80059b0 <std>
 8005a82:	2202      	movs	r2, #2
 8005a84:	2112      	movs	r1, #18
 8005a86:	68e0      	ldr	r0, [r4, #12]
 8005a88:	f7ff ff92 	bl	80059b0 <std>
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	61a3      	str	r3, [r4, #24]
 8005a90:	bd13      	pop	{r0, r1, r4, pc}
 8005a92:	46c0      	nop			; (mov r8, r8)
 8005a94:	080065c0 	.word	0x080065c0
 8005a98:	080059f9 	.word	0x080059f9

08005a9c <__sfp>:
 8005a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a9e:	4b1c      	ldr	r3, [pc, #112]	; (8005b10 <__sfp+0x74>)
 8005aa0:	0007      	movs	r7, r0
 8005aa2:	681e      	ldr	r6, [r3, #0]
 8005aa4:	69b3      	ldr	r3, [r6, #24]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d102      	bne.n	8005ab0 <__sfp+0x14>
 8005aaa:	0030      	movs	r0, r6
 8005aac:	f7ff ffc2 	bl	8005a34 <__sinit>
 8005ab0:	3648      	adds	r6, #72	; 0x48
 8005ab2:	68b4      	ldr	r4, [r6, #8]
 8005ab4:	6873      	ldr	r3, [r6, #4]
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	d504      	bpl.n	8005ac4 <__sfp+0x28>
 8005aba:	6833      	ldr	r3, [r6, #0]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d007      	beq.n	8005ad0 <__sfp+0x34>
 8005ac0:	6836      	ldr	r6, [r6, #0]
 8005ac2:	e7f6      	b.n	8005ab2 <__sfp+0x16>
 8005ac4:	220c      	movs	r2, #12
 8005ac6:	5ea5      	ldrsh	r5, [r4, r2]
 8005ac8:	2d00      	cmp	r5, #0
 8005aca:	d00d      	beq.n	8005ae8 <__sfp+0x4c>
 8005acc:	3468      	adds	r4, #104	; 0x68
 8005ace:	e7f2      	b.n	8005ab6 <__sfp+0x1a>
 8005ad0:	2104      	movs	r1, #4
 8005ad2:	0038      	movs	r0, r7
 8005ad4:	f7ff ff98 	bl	8005a08 <__sfmoreglue>
 8005ad8:	6030      	str	r0, [r6, #0]
 8005ada:	2800      	cmp	r0, #0
 8005adc:	d1f0      	bne.n	8005ac0 <__sfp+0x24>
 8005ade:	230c      	movs	r3, #12
 8005ae0:	0004      	movs	r4, r0
 8005ae2:	603b      	str	r3, [r7, #0]
 8005ae4:	0020      	movs	r0, r4
 8005ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ae8:	0020      	movs	r0, r4
 8005aea:	4b0a      	ldr	r3, [pc, #40]	; (8005b14 <__sfp+0x78>)
 8005aec:	6665      	str	r5, [r4, #100]	; 0x64
 8005aee:	6025      	str	r5, [r4, #0]
 8005af0:	6065      	str	r5, [r4, #4]
 8005af2:	60a5      	str	r5, [r4, #8]
 8005af4:	60e3      	str	r3, [r4, #12]
 8005af6:	6125      	str	r5, [r4, #16]
 8005af8:	6165      	str	r5, [r4, #20]
 8005afa:	61a5      	str	r5, [r4, #24]
 8005afc:	2208      	movs	r2, #8
 8005afe:	0029      	movs	r1, r5
 8005b00:	305c      	adds	r0, #92	; 0x5c
 8005b02:	f7ff fd46 	bl	8005592 <memset>
 8005b06:	6365      	str	r5, [r4, #52]	; 0x34
 8005b08:	63a5      	str	r5, [r4, #56]	; 0x38
 8005b0a:	64a5      	str	r5, [r4, #72]	; 0x48
 8005b0c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005b0e:	e7e9      	b.n	8005ae4 <__sfp+0x48>
 8005b10:	080065c0 	.word	0x080065c0
 8005b14:	ffff0001 	.word	0xffff0001

08005b18 <_fwalk_reent>:
 8005b18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b1a:	0004      	movs	r4, r0
 8005b1c:	0007      	movs	r7, r0
 8005b1e:	2600      	movs	r6, #0
 8005b20:	9101      	str	r1, [sp, #4]
 8005b22:	3448      	adds	r4, #72	; 0x48
 8005b24:	2c00      	cmp	r4, #0
 8005b26:	d101      	bne.n	8005b2c <_fwalk_reent+0x14>
 8005b28:	0030      	movs	r0, r6
 8005b2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b2c:	6863      	ldr	r3, [r4, #4]
 8005b2e:	68a5      	ldr	r5, [r4, #8]
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	9b00      	ldr	r3, [sp, #0]
 8005b34:	3b01      	subs	r3, #1
 8005b36:	9300      	str	r3, [sp, #0]
 8005b38:	d501      	bpl.n	8005b3e <_fwalk_reent+0x26>
 8005b3a:	6824      	ldr	r4, [r4, #0]
 8005b3c:	e7f2      	b.n	8005b24 <_fwalk_reent+0xc>
 8005b3e:	89ab      	ldrh	r3, [r5, #12]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d908      	bls.n	8005b56 <_fwalk_reent+0x3e>
 8005b44:	220e      	movs	r2, #14
 8005b46:	5eab      	ldrsh	r3, [r5, r2]
 8005b48:	3301      	adds	r3, #1
 8005b4a:	d004      	beq.n	8005b56 <_fwalk_reent+0x3e>
 8005b4c:	0029      	movs	r1, r5
 8005b4e:	0038      	movs	r0, r7
 8005b50:	9b01      	ldr	r3, [sp, #4]
 8005b52:	4798      	blx	r3
 8005b54:	4306      	orrs	r6, r0
 8005b56:	3568      	adds	r5, #104	; 0x68
 8005b58:	e7eb      	b.n	8005b32 <_fwalk_reent+0x1a>
	...

08005b5c <__swhatbuf_r>:
 8005b5c:	b570      	push	{r4, r5, r6, lr}
 8005b5e:	000e      	movs	r6, r1
 8005b60:	001d      	movs	r5, r3
 8005b62:	230e      	movs	r3, #14
 8005b64:	5ec9      	ldrsh	r1, [r1, r3]
 8005b66:	b096      	sub	sp, #88	; 0x58
 8005b68:	0014      	movs	r4, r2
 8005b6a:	2900      	cmp	r1, #0
 8005b6c:	da07      	bge.n	8005b7e <__swhatbuf_r+0x22>
 8005b6e:	2300      	movs	r3, #0
 8005b70:	602b      	str	r3, [r5, #0]
 8005b72:	89b3      	ldrh	r3, [r6, #12]
 8005b74:	061b      	lsls	r3, r3, #24
 8005b76:	d411      	bmi.n	8005b9c <__swhatbuf_r+0x40>
 8005b78:	2380      	movs	r3, #128	; 0x80
 8005b7a:	00db      	lsls	r3, r3, #3
 8005b7c:	e00f      	b.n	8005b9e <__swhatbuf_r+0x42>
 8005b7e:	466a      	mov	r2, sp
 8005b80:	f000 fc38 	bl	80063f4 <_fstat_r>
 8005b84:	2800      	cmp	r0, #0
 8005b86:	dbf2      	blt.n	8005b6e <__swhatbuf_r+0x12>
 8005b88:	22f0      	movs	r2, #240	; 0xf0
 8005b8a:	9b01      	ldr	r3, [sp, #4]
 8005b8c:	0212      	lsls	r2, r2, #8
 8005b8e:	4013      	ands	r3, r2
 8005b90:	4a05      	ldr	r2, [pc, #20]	; (8005ba8 <__swhatbuf_r+0x4c>)
 8005b92:	189b      	adds	r3, r3, r2
 8005b94:	425a      	negs	r2, r3
 8005b96:	4153      	adcs	r3, r2
 8005b98:	602b      	str	r3, [r5, #0]
 8005b9a:	e7ed      	b.n	8005b78 <__swhatbuf_r+0x1c>
 8005b9c:	2340      	movs	r3, #64	; 0x40
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	6023      	str	r3, [r4, #0]
 8005ba2:	b016      	add	sp, #88	; 0x58
 8005ba4:	bd70      	pop	{r4, r5, r6, pc}
 8005ba6:	46c0      	nop			; (mov r8, r8)
 8005ba8:	ffffe000 	.word	0xffffe000

08005bac <__smakebuf_r>:
 8005bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bae:	2602      	movs	r6, #2
 8005bb0:	898b      	ldrh	r3, [r1, #12]
 8005bb2:	0005      	movs	r5, r0
 8005bb4:	000c      	movs	r4, r1
 8005bb6:	4233      	tst	r3, r6
 8005bb8:	d006      	beq.n	8005bc8 <__smakebuf_r+0x1c>
 8005bba:	0023      	movs	r3, r4
 8005bbc:	3347      	adds	r3, #71	; 0x47
 8005bbe:	6023      	str	r3, [r4, #0]
 8005bc0:	6123      	str	r3, [r4, #16]
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	6163      	str	r3, [r4, #20]
 8005bc6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005bc8:	ab01      	add	r3, sp, #4
 8005bca:	466a      	mov	r2, sp
 8005bcc:	f7ff ffc6 	bl	8005b5c <__swhatbuf_r>
 8005bd0:	9900      	ldr	r1, [sp, #0]
 8005bd2:	0007      	movs	r7, r0
 8005bd4:	0028      	movs	r0, r5
 8005bd6:	f000 f877 	bl	8005cc8 <_malloc_r>
 8005bda:	2800      	cmp	r0, #0
 8005bdc:	d108      	bne.n	8005bf0 <__smakebuf_r+0x44>
 8005bde:	220c      	movs	r2, #12
 8005be0:	5ea3      	ldrsh	r3, [r4, r2]
 8005be2:	059a      	lsls	r2, r3, #22
 8005be4:	d4ef      	bmi.n	8005bc6 <__smakebuf_r+0x1a>
 8005be6:	2203      	movs	r2, #3
 8005be8:	4393      	bics	r3, r2
 8005bea:	431e      	orrs	r6, r3
 8005bec:	81a6      	strh	r6, [r4, #12]
 8005bee:	e7e4      	b.n	8005bba <__smakebuf_r+0xe>
 8005bf0:	4b0f      	ldr	r3, [pc, #60]	; (8005c30 <__smakebuf_r+0x84>)
 8005bf2:	62ab      	str	r3, [r5, #40]	; 0x28
 8005bf4:	2380      	movs	r3, #128	; 0x80
 8005bf6:	89a2      	ldrh	r2, [r4, #12]
 8005bf8:	6020      	str	r0, [r4, #0]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	81a3      	strh	r3, [r4, #12]
 8005bfe:	9b00      	ldr	r3, [sp, #0]
 8005c00:	6120      	str	r0, [r4, #16]
 8005c02:	6163      	str	r3, [r4, #20]
 8005c04:	9b01      	ldr	r3, [sp, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00d      	beq.n	8005c26 <__smakebuf_r+0x7a>
 8005c0a:	230e      	movs	r3, #14
 8005c0c:	5ee1      	ldrsh	r1, [r4, r3]
 8005c0e:	0028      	movs	r0, r5
 8005c10:	f000 fc02 	bl	8006418 <_isatty_r>
 8005c14:	2800      	cmp	r0, #0
 8005c16:	d006      	beq.n	8005c26 <__smakebuf_r+0x7a>
 8005c18:	2203      	movs	r2, #3
 8005c1a:	89a3      	ldrh	r3, [r4, #12]
 8005c1c:	4393      	bics	r3, r2
 8005c1e:	001a      	movs	r2, r3
 8005c20:	2301      	movs	r3, #1
 8005c22:	4313      	orrs	r3, r2
 8005c24:	81a3      	strh	r3, [r4, #12]
 8005c26:	89a0      	ldrh	r0, [r4, #12]
 8005c28:	4338      	orrs	r0, r7
 8005c2a:	81a0      	strh	r0, [r4, #12]
 8005c2c:	e7cb      	b.n	8005bc6 <__smakebuf_r+0x1a>
 8005c2e:	46c0      	nop			; (mov r8, r8)
 8005c30:	080059f9 	.word	0x080059f9

08005c34 <_free_r>:
 8005c34:	b570      	push	{r4, r5, r6, lr}
 8005c36:	0005      	movs	r5, r0
 8005c38:	2900      	cmp	r1, #0
 8005c3a:	d010      	beq.n	8005c5e <_free_r+0x2a>
 8005c3c:	1f0c      	subs	r4, r1, #4
 8005c3e:	6823      	ldr	r3, [r4, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	da00      	bge.n	8005c46 <_free_r+0x12>
 8005c44:	18e4      	adds	r4, r4, r3
 8005c46:	0028      	movs	r0, r5
 8005c48:	f000 fc17 	bl	800647a <__malloc_lock>
 8005c4c:	4a1d      	ldr	r2, [pc, #116]	; (8005cc4 <_free_r+0x90>)
 8005c4e:	6813      	ldr	r3, [r2, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d105      	bne.n	8005c60 <_free_r+0x2c>
 8005c54:	6063      	str	r3, [r4, #4]
 8005c56:	6014      	str	r4, [r2, #0]
 8005c58:	0028      	movs	r0, r5
 8005c5a:	f000 fc0f 	bl	800647c <__malloc_unlock>
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
 8005c60:	42a3      	cmp	r3, r4
 8005c62:	d909      	bls.n	8005c78 <_free_r+0x44>
 8005c64:	6821      	ldr	r1, [r4, #0]
 8005c66:	1860      	adds	r0, r4, r1
 8005c68:	4283      	cmp	r3, r0
 8005c6a:	d1f3      	bne.n	8005c54 <_free_r+0x20>
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	1841      	adds	r1, r0, r1
 8005c72:	6021      	str	r1, [r4, #0]
 8005c74:	e7ee      	b.n	8005c54 <_free_r+0x20>
 8005c76:	0013      	movs	r3, r2
 8005c78:	685a      	ldr	r2, [r3, #4]
 8005c7a:	2a00      	cmp	r2, #0
 8005c7c:	d001      	beq.n	8005c82 <_free_r+0x4e>
 8005c7e:	42a2      	cmp	r2, r4
 8005c80:	d9f9      	bls.n	8005c76 <_free_r+0x42>
 8005c82:	6819      	ldr	r1, [r3, #0]
 8005c84:	1858      	adds	r0, r3, r1
 8005c86:	42a0      	cmp	r0, r4
 8005c88:	d10b      	bne.n	8005ca2 <_free_r+0x6e>
 8005c8a:	6820      	ldr	r0, [r4, #0]
 8005c8c:	1809      	adds	r1, r1, r0
 8005c8e:	1858      	adds	r0, r3, r1
 8005c90:	6019      	str	r1, [r3, #0]
 8005c92:	4282      	cmp	r2, r0
 8005c94:	d1e0      	bne.n	8005c58 <_free_r+0x24>
 8005c96:	6810      	ldr	r0, [r2, #0]
 8005c98:	6852      	ldr	r2, [r2, #4]
 8005c9a:	1841      	adds	r1, r0, r1
 8005c9c:	6019      	str	r1, [r3, #0]
 8005c9e:	605a      	str	r2, [r3, #4]
 8005ca0:	e7da      	b.n	8005c58 <_free_r+0x24>
 8005ca2:	42a0      	cmp	r0, r4
 8005ca4:	d902      	bls.n	8005cac <_free_r+0x78>
 8005ca6:	230c      	movs	r3, #12
 8005ca8:	602b      	str	r3, [r5, #0]
 8005caa:	e7d5      	b.n	8005c58 <_free_r+0x24>
 8005cac:	6821      	ldr	r1, [r4, #0]
 8005cae:	1860      	adds	r0, r4, r1
 8005cb0:	4282      	cmp	r2, r0
 8005cb2:	d103      	bne.n	8005cbc <_free_r+0x88>
 8005cb4:	6810      	ldr	r0, [r2, #0]
 8005cb6:	6852      	ldr	r2, [r2, #4]
 8005cb8:	1841      	adds	r1, r0, r1
 8005cba:	6021      	str	r1, [r4, #0]
 8005cbc:	6062      	str	r2, [r4, #4]
 8005cbe:	605c      	str	r4, [r3, #4]
 8005cc0:	e7ca      	b.n	8005c58 <_free_r+0x24>
 8005cc2:	46c0      	nop			; (mov r8, r8)
 8005cc4:	20001034 	.word	0x20001034

08005cc8 <_malloc_r>:
 8005cc8:	2303      	movs	r3, #3
 8005cca:	b570      	push	{r4, r5, r6, lr}
 8005ccc:	1ccd      	adds	r5, r1, #3
 8005cce:	439d      	bics	r5, r3
 8005cd0:	3508      	adds	r5, #8
 8005cd2:	0006      	movs	r6, r0
 8005cd4:	2d0c      	cmp	r5, #12
 8005cd6:	d21e      	bcs.n	8005d16 <_malloc_r+0x4e>
 8005cd8:	250c      	movs	r5, #12
 8005cda:	42a9      	cmp	r1, r5
 8005cdc:	d81d      	bhi.n	8005d1a <_malloc_r+0x52>
 8005cde:	0030      	movs	r0, r6
 8005ce0:	f000 fbcb 	bl	800647a <__malloc_lock>
 8005ce4:	4a25      	ldr	r2, [pc, #148]	; (8005d7c <_malloc_r+0xb4>)
 8005ce6:	6814      	ldr	r4, [r2, #0]
 8005ce8:	0021      	movs	r1, r4
 8005cea:	2900      	cmp	r1, #0
 8005cec:	d119      	bne.n	8005d22 <_malloc_r+0x5a>
 8005cee:	4c24      	ldr	r4, [pc, #144]	; (8005d80 <_malloc_r+0xb8>)
 8005cf0:	6823      	ldr	r3, [r4, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d103      	bne.n	8005cfe <_malloc_r+0x36>
 8005cf6:	0030      	movs	r0, r6
 8005cf8:	f000 faf8 	bl	80062ec <_sbrk_r>
 8005cfc:	6020      	str	r0, [r4, #0]
 8005cfe:	0029      	movs	r1, r5
 8005d00:	0030      	movs	r0, r6
 8005d02:	f000 faf3 	bl	80062ec <_sbrk_r>
 8005d06:	1c43      	adds	r3, r0, #1
 8005d08:	d12b      	bne.n	8005d62 <_malloc_r+0x9a>
 8005d0a:	230c      	movs	r3, #12
 8005d0c:	0030      	movs	r0, r6
 8005d0e:	6033      	str	r3, [r6, #0]
 8005d10:	f000 fbb4 	bl	800647c <__malloc_unlock>
 8005d14:	e003      	b.n	8005d1e <_malloc_r+0x56>
 8005d16:	2d00      	cmp	r5, #0
 8005d18:	dadf      	bge.n	8005cda <_malloc_r+0x12>
 8005d1a:	230c      	movs	r3, #12
 8005d1c:	6033      	str	r3, [r6, #0]
 8005d1e:	2000      	movs	r0, #0
 8005d20:	bd70      	pop	{r4, r5, r6, pc}
 8005d22:	680b      	ldr	r3, [r1, #0]
 8005d24:	1b5b      	subs	r3, r3, r5
 8005d26:	d419      	bmi.n	8005d5c <_malloc_r+0x94>
 8005d28:	2b0b      	cmp	r3, #11
 8005d2a:	d903      	bls.n	8005d34 <_malloc_r+0x6c>
 8005d2c:	600b      	str	r3, [r1, #0]
 8005d2e:	18cc      	adds	r4, r1, r3
 8005d30:	6025      	str	r5, [r4, #0]
 8005d32:	e003      	b.n	8005d3c <_malloc_r+0x74>
 8005d34:	684b      	ldr	r3, [r1, #4]
 8005d36:	428c      	cmp	r4, r1
 8005d38:	d10d      	bne.n	8005d56 <_malloc_r+0x8e>
 8005d3a:	6013      	str	r3, [r2, #0]
 8005d3c:	0030      	movs	r0, r6
 8005d3e:	f000 fb9d 	bl	800647c <__malloc_unlock>
 8005d42:	0020      	movs	r0, r4
 8005d44:	2207      	movs	r2, #7
 8005d46:	300b      	adds	r0, #11
 8005d48:	1d23      	adds	r3, r4, #4
 8005d4a:	4390      	bics	r0, r2
 8005d4c:	1ac3      	subs	r3, r0, r3
 8005d4e:	d0e7      	beq.n	8005d20 <_malloc_r+0x58>
 8005d50:	425a      	negs	r2, r3
 8005d52:	50e2      	str	r2, [r4, r3]
 8005d54:	e7e4      	b.n	8005d20 <_malloc_r+0x58>
 8005d56:	6063      	str	r3, [r4, #4]
 8005d58:	000c      	movs	r4, r1
 8005d5a:	e7ef      	b.n	8005d3c <_malloc_r+0x74>
 8005d5c:	000c      	movs	r4, r1
 8005d5e:	6849      	ldr	r1, [r1, #4]
 8005d60:	e7c3      	b.n	8005cea <_malloc_r+0x22>
 8005d62:	2303      	movs	r3, #3
 8005d64:	1cc4      	adds	r4, r0, #3
 8005d66:	439c      	bics	r4, r3
 8005d68:	42a0      	cmp	r0, r4
 8005d6a:	d0e1      	beq.n	8005d30 <_malloc_r+0x68>
 8005d6c:	1a21      	subs	r1, r4, r0
 8005d6e:	0030      	movs	r0, r6
 8005d70:	f000 fabc 	bl	80062ec <_sbrk_r>
 8005d74:	1c43      	adds	r3, r0, #1
 8005d76:	d1db      	bne.n	8005d30 <_malloc_r+0x68>
 8005d78:	e7c7      	b.n	8005d0a <_malloc_r+0x42>
 8005d7a:	46c0      	nop			; (mov r8, r8)
 8005d7c:	20001034 	.word	0x20001034
 8005d80:	20001038 	.word	0x20001038

08005d84 <__sfputc_r>:
 8005d84:	6893      	ldr	r3, [r2, #8]
 8005d86:	b510      	push	{r4, lr}
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	6093      	str	r3, [r2, #8]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	da04      	bge.n	8005d9a <__sfputc_r+0x16>
 8005d90:	6994      	ldr	r4, [r2, #24]
 8005d92:	42a3      	cmp	r3, r4
 8005d94:	db07      	blt.n	8005da6 <__sfputc_r+0x22>
 8005d96:	290a      	cmp	r1, #10
 8005d98:	d005      	beq.n	8005da6 <__sfputc_r+0x22>
 8005d9a:	6813      	ldr	r3, [r2, #0]
 8005d9c:	1c58      	adds	r0, r3, #1
 8005d9e:	6010      	str	r0, [r2, #0]
 8005da0:	7019      	strb	r1, [r3, #0]
 8005da2:	0008      	movs	r0, r1
 8005da4:	bd10      	pop	{r4, pc}
 8005da6:	f7ff fc81 	bl	80056ac <__swbuf_r>
 8005daa:	0001      	movs	r1, r0
 8005dac:	e7f9      	b.n	8005da2 <__sfputc_r+0x1e>

08005dae <__sfputs_r>:
 8005dae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005db0:	0006      	movs	r6, r0
 8005db2:	000f      	movs	r7, r1
 8005db4:	0014      	movs	r4, r2
 8005db6:	18d5      	adds	r5, r2, r3
 8005db8:	42ac      	cmp	r4, r5
 8005dba:	d101      	bne.n	8005dc0 <__sfputs_r+0x12>
 8005dbc:	2000      	movs	r0, #0
 8005dbe:	e007      	b.n	8005dd0 <__sfputs_r+0x22>
 8005dc0:	7821      	ldrb	r1, [r4, #0]
 8005dc2:	003a      	movs	r2, r7
 8005dc4:	0030      	movs	r0, r6
 8005dc6:	f7ff ffdd 	bl	8005d84 <__sfputc_r>
 8005dca:	3401      	adds	r4, #1
 8005dcc:	1c43      	adds	r3, r0, #1
 8005dce:	d1f3      	bne.n	8005db8 <__sfputs_r+0xa>
 8005dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005dd4 <_vfiprintf_r>:
 8005dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dd6:	b0a1      	sub	sp, #132	; 0x84
 8005dd8:	9003      	str	r0, [sp, #12]
 8005dda:	000f      	movs	r7, r1
 8005ddc:	0016      	movs	r6, r2
 8005dde:	001d      	movs	r5, r3
 8005de0:	2800      	cmp	r0, #0
 8005de2:	d005      	beq.n	8005df0 <_vfiprintf_r+0x1c>
 8005de4:	6983      	ldr	r3, [r0, #24]
 8005de6:	9305      	str	r3, [sp, #20]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d101      	bne.n	8005df0 <_vfiprintf_r+0x1c>
 8005dec:	f7ff fe22 	bl	8005a34 <__sinit>
 8005df0:	4b7b      	ldr	r3, [pc, #492]	; (8005fe0 <_vfiprintf_r+0x20c>)
 8005df2:	429f      	cmp	r7, r3
 8005df4:	d15c      	bne.n	8005eb0 <_vfiprintf_r+0xdc>
 8005df6:	9b03      	ldr	r3, [sp, #12]
 8005df8:	685f      	ldr	r7, [r3, #4]
 8005dfa:	89bb      	ldrh	r3, [r7, #12]
 8005dfc:	071b      	lsls	r3, r3, #28
 8005dfe:	d563      	bpl.n	8005ec8 <_vfiprintf_r+0xf4>
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d060      	beq.n	8005ec8 <_vfiprintf_r+0xf4>
 8005e06:	2300      	movs	r3, #0
 8005e08:	ac08      	add	r4, sp, #32
 8005e0a:	6163      	str	r3, [r4, #20]
 8005e0c:	3320      	adds	r3, #32
 8005e0e:	7663      	strb	r3, [r4, #25]
 8005e10:	3310      	adds	r3, #16
 8005e12:	76a3      	strb	r3, [r4, #26]
 8005e14:	9507      	str	r5, [sp, #28]
 8005e16:	0035      	movs	r5, r6
 8005e18:	782b      	ldrb	r3, [r5, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d001      	beq.n	8005e22 <_vfiprintf_r+0x4e>
 8005e1e:	2b25      	cmp	r3, #37	; 0x25
 8005e20:	d15c      	bne.n	8005edc <_vfiprintf_r+0x108>
 8005e22:	1bab      	subs	r3, r5, r6
 8005e24:	9305      	str	r3, [sp, #20]
 8005e26:	d00c      	beq.n	8005e42 <_vfiprintf_r+0x6e>
 8005e28:	0032      	movs	r2, r6
 8005e2a:	0039      	movs	r1, r7
 8005e2c:	9803      	ldr	r0, [sp, #12]
 8005e2e:	f7ff ffbe 	bl	8005dae <__sfputs_r>
 8005e32:	1c43      	adds	r3, r0, #1
 8005e34:	d100      	bne.n	8005e38 <_vfiprintf_r+0x64>
 8005e36:	e0c4      	b.n	8005fc2 <_vfiprintf_r+0x1ee>
 8005e38:	6962      	ldr	r2, [r4, #20]
 8005e3a:	9b05      	ldr	r3, [sp, #20]
 8005e3c:	4694      	mov	ip, r2
 8005e3e:	4463      	add	r3, ip
 8005e40:	6163      	str	r3, [r4, #20]
 8005e42:	782b      	ldrb	r3, [r5, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d100      	bne.n	8005e4a <_vfiprintf_r+0x76>
 8005e48:	e0bb      	b.n	8005fc2 <_vfiprintf_r+0x1ee>
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	4252      	negs	r2, r2
 8005e50:	6062      	str	r2, [r4, #4]
 8005e52:	a904      	add	r1, sp, #16
 8005e54:	3254      	adds	r2, #84	; 0x54
 8005e56:	1852      	adds	r2, r2, r1
 8005e58:	1c6e      	adds	r6, r5, #1
 8005e5a:	6023      	str	r3, [r4, #0]
 8005e5c:	60e3      	str	r3, [r4, #12]
 8005e5e:	60a3      	str	r3, [r4, #8]
 8005e60:	7013      	strb	r3, [r2, #0]
 8005e62:	65a3      	str	r3, [r4, #88]	; 0x58
 8005e64:	7831      	ldrb	r1, [r6, #0]
 8005e66:	2205      	movs	r2, #5
 8005e68:	485e      	ldr	r0, [pc, #376]	; (8005fe4 <_vfiprintf_r+0x210>)
 8005e6a:	f000 fafb 	bl	8006464 <memchr>
 8005e6e:	1c75      	adds	r5, r6, #1
 8005e70:	2800      	cmp	r0, #0
 8005e72:	d135      	bne.n	8005ee0 <_vfiprintf_r+0x10c>
 8005e74:	6822      	ldr	r2, [r4, #0]
 8005e76:	06d3      	lsls	r3, r2, #27
 8005e78:	d504      	bpl.n	8005e84 <_vfiprintf_r+0xb0>
 8005e7a:	2353      	movs	r3, #83	; 0x53
 8005e7c:	a904      	add	r1, sp, #16
 8005e7e:	185b      	adds	r3, r3, r1
 8005e80:	2120      	movs	r1, #32
 8005e82:	7019      	strb	r1, [r3, #0]
 8005e84:	0713      	lsls	r3, r2, #28
 8005e86:	d504      	bpl.n	8005e92 <_vfiprintf_r+0xbe>
 8005e88:	2353      	movs	r3, #83	; 0x53
 8005e8a:	a904      	add	r1, sp, #16
 8005e8c:	185b      	adds	r3, r3, r1
 8005e8e:	212b      	movs	r1, #43	; 0x2b
 8005e90:	7019      	strb	r1, [r3, #0]
 8005e92:	7833      	ldrb	r3, [r6, #0]
 8005e94:	2b2a      	cmp	r3, #42	; 0x2a
 8005e96:	d02c      	beq.n	8005ef2 <_vfiprintf_r+0x11e>
 8005e98:	0035      	movs	r5, r6
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	200a      	movs	r0, #10
 8005e9e:	68e3      	ldr	r3, [r4, #12]
 8005ea0:	782a      	ldrb	r2, [r5, #0]
 8005ea2:	1c6e      	adds	r6, r5, #1
 8005ea4:	3a30      	subs	r2, #48	; 0x30
 8005ea6:	2a09      	cmp	r2, #9
 8005ea8:	d964      	bls.n	8005f74 <_vfiprintf_r+0x1a0>
 8005eaa:	2900      	cmp	r1, #0
 8005eac:	d02e      	beq.n	8005f0c <_vfiprintf_r+0x138>
 8005eae:	e026      	b.n	8005efe <_vfiprintf_r+0x12a>
 8005eb0:	4b4d      	ldr	r3, [pc, #308]	; (8005fe8 <_vfiprintf_r+0x214>)
 8005eb2:	429f      	cmp	r7, r3
 8005eb4:	d102      	bne.n	8005ebc <_vfiprintf_r+0xe8>
 8005eb6:	9b03      	ldr	r3, [sp, #12]
 8005eb8:	689f      	ldr	r7, [r3, #8]
 8005eba:	e79e      	b.n	8005dfa <_vfiprintf_r+0x26>
 8005ebc:	4b4b      	ldr	r3, [pc, #300]	; (8005fec <_vfiprintf_r+0x218>)
 8005ebe:	429f      	cmp	r7, r3
 8005ec0:	d19b      	bne.n	8005dfa <_vfiprintf_r+0x26>
 8005ec2:	9b03      	ldr	r3, [sp, #12]
 8005ec4:	68df      	ldr	r7, [r3, #12]
 8005ec6:	e798      	b.n	8005dfa <_vfiprintf_r+0x26>
 8005ec8:	0039      	movs	r1, r7
 8005eca:	9803      	ldr	r0, [sp, #12]
 8005ecc:	f7ff fc44 	bl	8005758 <__swsetup_r>
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	d098      	beq.n	8005e06 <_vfiprintf_r+0x32>
 8005ed4:	2001      	movs	r0, #1
 8005ed6:	4240      	negs	r0, r0
 8005ed8:	b021      	add	sp, #132	; 0x84
 8005eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005edc:	3501      	adds	r5, #1
 8005ede:	e79b      	b.n	8005e18 <_vfiprintf_r+0x44>
 8005ee0:	4b40      	ldr	r3, [pc, #256]	; (8005fe4 <_vfiprintf_r+0x210>)
 8005ee2:	6822      	ldr	r2, [r4, #0]
 8005ee4:	1ac0      	subs	r0, r0, r3
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	4083      	lsls	r3, r0
 8005eea:	4313      	orrs	r3, r2
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	002e      	movs	r6, r5
 8005ef0:	e7b8      	b.n	8005e64 <_vfiprintf_r+0x90>
 8005ef2:	9b07      	ldr	r3, [sp, #28]
 8005ef4:	1d19      	adds	r1, r3, #4
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	9107      	str	r1, [sp, #28]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	db01      	blt.n	8005f02 <_vfiprintf_r+0x12e>
 8005efe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f00:	e004      	b.n	8005f0c <_vfiprintf_r+0x138>
 8005f02:	425b      	negs	r3, r3
 8005f04:	60e3      	str	r3, [r4, #12]
 8005f06:	2302      	movs	r3, #2
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	6023      	str	r3, [r4, #0]
 8005f0c:	782b      	ldrb	r3, [r5, #0]
 8005f0e:	2b2e      	cmp	r3, #46	; 0x2e
 8005f10:	d10a      	bne.n	8005f28 <_vfiprintf_r+0x154>
 8005f12:	786b      	ldrb	r3, [r5, #1]
 8005f14:	2b2a      	cmp	r3, #42	; 0x2a
 8005f16:	d135      	bne.n	8005f84 <_vfiprintf_r+0x1b0>
 8005f18:	9b07      	ldr	r3, [sp, #28]
 8005f1a:	3502      	adds	r5, #2
 8005f1c:	1d1a      	adds	r2, r3, #4
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	9207      	str	r2, [sp, #28]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	db2b      	blt.n	8005f7e <_vfiprintf_r+0x1aa>
 8005f26:	9309      	str	r3, [sp, #36]	; 0x24
 8005f28:	4e31      	ldr	r6, [pc, #196]	; (8005ff0 <_vfiprintf_r+0x21c>)
 8005f2a:	7829      	ldrb	r1, [r5, #0]
 8005f2c:	2203      	movs	r2, #3
 8005f2e:	0030      	movs	r0, r6
 8005f30:	f000 fa98 	bl	8006464 <memchr>
 8005f34:	2800      	cmp	r0, #0
 8005f36:	d006      	beq.n	8005f46 <_vfiprintf_r+0x172>
 8005f38:	2340      	movs	r3, #64	; 0x40
 8005f3a:	1b80      	subs	r0, r0, r6
 8005f3c:	4083      	lsls	r3, r0
 8005f3e:	6822      	ldr	r2, [r4, #0]
 8005f40:	3501      	adds	r5, #1
 8005f42:	4313      	orrs	r3, r2
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	7829      	ldrb	r1, [r5, #0]
 8005f48:	2206      	movs	r2, #6
 8005f4a:	482a      	ldr	r0, [pc, #168]	; (8005ff4 <_vfiprintf_r+0x220>)
 8005f4c:	1c6e      	adds	r6, r5, #1
 8005f4e:	7621      	strb	r1, [r4, #24]
 8005f50:	f000 fa88 	bl	8006464 <memchr>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	d03a      	beq.n	8005fce <_vfiprintf_r+0x1fa>
 8005f58:	4b27      	ldr	r3, [pc, #156]	; (8005ff8 <_vfiprintf_r+0x224>)
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d125      	bne.n	8005faa <_vfiprintf_r+0x1d6>
 8005f5e:	2207      	movs	r2, #7
 8005f60:	9b07      	ldr	r3, [sp, #28]
 8005f62:	3307      	adds	r3, #7
 8005f64:	4393      	bics	r3, r2
 8005f66:	3308      	adds	r3, #8
 8005f68:	9307      	str	r3, [sp, #28]
 8005f6a:	6963      	ldr	r3, [r4, #20]
 8005f6c:	9a04      	ldr	r2, [sp, #16]
 8005f6e:	189b      	adds	r3, r3, r2
 8005f70:	6163      	str	r3, [r4, #20]
 8005f72:	e750      	b.n	8005e16 <_vfiprintf_r+0x42>
 8005f74:	4343      	muls	r3, r0
 8005f76:	2101      	movs	r1, #1
 8005f78:	189b      	adds	r3, r3, r2
 8005f7a:	0035      	movs	r5, r6
 8005f7c:	e790      	b.n	8005ea0 <_vfiprintf_r+0xcc>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	425b      	negs	r3, r3
 8005f82:	e7d0      	b.n	8005f26 <_vfiprintf_r+0x152>
 8005f84:	2300      	movs	r3, #0
 8005f86:	200a      	movs	r0, #10
 8005f88:	001a      	movs	r2, r3
 8005f8a:	3501      	adds	r5, #1
 8005f8c:	6063      	str	r3, [r4, #4]
 8005f8e:	7829      	ldrb	r1, [r5, #0]
 8005f90:	1c6e      	adds	r6, r5, #1
 8005f92:	3930      	subs	r1, #48	; 0x30
 8005f94:	2909      	cmp	r1, #9
 8005f96:	d903      	bls.n	8005fa0 <_vfiprintf_r+0x1cc>
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d0c5      	beq.n	8005f28 <_vfiprintf_r+0x154>
 8005f9c:	9209      	str	r2, [sp, #36]	; 0x24
 8005f9e:	e7c3      	b.n	8005f28 <_vfiprintf_r+0x154>
 8005fa0:	4342      	muls	r2, r0
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	1852      	adds	r2, r2, r1
 8005fa6:	0035      	movs	r5, r6
 8005fa8:	e7f1      	b.n	8005f8e <_vfiprintf_r+0x1ba>
 8005faa:	ab07      	add	r3, sp, #28
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	003a      	movs	r2, r7
 8005fb0:	4b12      	ldr	r3, [pc, #72]	; (8005ffc <_vfiprintf_r+0x228>)
 8005fb2:	0021      	movs	r1, r4
 8005fb4:	9803      	ldr	r0, [sp, #12]
 8005fb6:	e000      	b.n	8005fba <_vfiprintf_r+0x1e6>
 8005fb8:	bf00      	nop
 8005fba:	9004      	str	r0, [sp, #16]
 8005fbc:	9b04      	ldr	r3, [sp, #16]
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	d1d3      	bne.n	8005f6a <_vfiprintf_r+0x196>
 8005fc2:	89bb      	ldrh	r3, [r7, #12]
 8005fc4:	065b      	lsls	r3, r3, #25
 8005fc6:	d500      	bpl.n	8005fca <_vfiprintf_r+0x1f6>
 8005fc8:	e784      	b.n	8005ed4 <_vfiprintf_r+0x100>
 8005fca:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005fcc:	e784      	b.n	8005ed8 <_vfiprintf_r+0x104>
 8005fce:	ab07      	add	r3, sp, #28
 8005fd0:	9300      	str	r3, [sp, #0]
 8005fd2:	003a      	movs	r2, r7
 8005fd4:	4b09      	ldr	r3, [pc, #36]	; (8005ffc <_vfiprintf_r+0x228>)
 8005fd6:	0021      	movs	r1, r4
 8005fd8:	9803      	ldr	r0, [sp, #12]
 8005fda:	f000 f87f 	bl	80060dc <_printf_i>
 8005fde:	e7ec      	b.n	8005fba <_vfiprintf_r+0x1e6>
 8005fe0:	080065e4 	.word	0x080065e4
 8005fe4:	08006624 	.word	0x08006624
 8005fe8:	08006604 	.word	0x08006604
 8005fec:	080065c4 	.word	0x080065c4
 8005ff0:	0800662a 	.word	0x0800662a
 8005ff4:	0800662e 	.word	0x0800662e
 8005ff8:	00000000 	.word	0x00000000
 8005ffc:	08005daf 	.word	0x08005daf

08006000 <_printf_common>:
 8006000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006002:	0015      	movs	r5, r2
 8006004:	9301      	str	r3, [sp, #4]
 8006006:	688a      	ldr	r2, [r1, #8]
 8006008:	690b      	ldr	r3, [r1, #16]
 800600a:	9000      	str	r0, [sp, #0]
 800600c:	000c      	movs	r4, r1
 800600e:	4293      	cmp	r3, r2
 8006010:	da00      	bge.n	8006014 <_printf_common+0x14>
 8006012:	0013      	movs	r3, r2
 8006014:	0022      	movs	r2, r4
 8006016:	602b      	str	r3, [r5, #0]
 8006018:	3243      	adds	r2, #67	; 0x43
 800601a:	7812      	ldrb	r2, [r2, #0]
 800601c:	2a00      	cmp	r2, #0
 800601e:	d001      	beq.n	8006024 <_printf_common+0x24>
 8006020:	3301      	adds	r3, #1
 8006022:	602b      	str	r3, [r5, #0]
 8006024:	6823      	ldr	r3, [r4, #0]
 8006026:	069b      	lsls	r3, r3, #26
 8006028:	d502      	bpl.n	8006030 <_printf_common+0x30>
 800602a:	682b      	ldr	r3, [r5, #0]
 800602c:	3302      	adds	r3, #2
 800602e:	602b      	str	r3, [r5, #0]
 8006030:	2706      	movs	r7, #6
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	401f      	ands	r7, r3
 8006036:	d027      	beq.n	8006088 <_printf_common+0x88>
 8006038:	0023      	movs	r3, r4
 800603a:	3343      	adds	r3, #67	; 0x43
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	1e5a      	subs	r2, r3, #1
 8006040:	4193      	sbcs	r3, r2
 8006042:	6822      	ldr	r2, [r4, #0]
 8006044:	0692      	lsls	r2, r2, #26
 8006046:	d430      	bmi.n	80060aa <_printf_common+0xaa>
 8006048:	0022      	movs	r2, r4
 800604a:	9901      	ldr	r1, [sp, #4]
 800604c:	3243      	adds	r2, #67	; 0x43
 800604e:	9800      	ldr	r0, [sp, #0]
 8006050:	9e08      	ldr	r6, [sp, #32]
 8006052:	47b0      	blx	r6
 8006054:	1c43      	adds	r3, r0, #1
 8006056:	d025      	beq.n	80060a4 <_printf_common+0xa4>
 8006058:	2306      	movs	r3, #6
 800605a:	6820      	ldr	r0, [r4, #0]
 800605c:	682a      	ldr	r2, [r5, #0]
 800605e:	68e1      	ldr	r1, [r4, #12]
 8006060:	4003      	ands	r3, r0
 8006062:	2500      	movs	r5, #0
 8006064:	2b04      	cmp	r3, #4
 8006066:	d103      	bne.n	8006070 <_printf_common+0x70>
 8006068:	1a8d      	subs	r5, r1, r2
 800606a:	43eb      	mvns	r3, r5
 800606c:	17db      	asrs	r3, r3, #31
 800606e:	401d      	ands	r5, r3
 8006070:	68a3      	ldr	r3, [r4, #8]
 8006072:	6922      	ldr	r2, [r4, #16]
 8006074:	4293      	cmp	r3, r2
 8006076:	dd01      	ble.n	800607c <_printf_common+0x7c>
 8006078:	1a9b      	subs	r3, r3, r2
 800607a:	18ed      	adds	r5, r5, r3
 800607c:	2700      	movs	r7, #0
 800607e:	42bd      	cmp	r5, r7
 8006080:	d120      	bne.n	80060c4 <_printf_common+0xc4>
 8006082:	2000      	movs	r0, #0
 8006084:	e010      	b.n	80060a8 <_printf_common+0xa8>
 8006086:	3701      	adds	r7, #1
 8006088:	68e3      	ldr	r3, [r4, #12]
 800608a:	682a      	ldr	r2, [r5, #0]
 800608c:	1a9b      	subs	r3, r3, r2
 800608e:	42bb      	cmp	r3, r7
 8006090:	ddd2      	ble.n	8006038 <_printf_common+0x38>
 8006092:	0022      	movs	r2, r4
 8006094:	2301      	movs	r3, #1
 8006096:	3219      	adds	r2, #25
 8006098:	9901      	ldr	r1, [sp, #4]
 800609a:	9800      	ldr	r0, [sp, #0]
 800609c:	9e08      	ldr	r6, [sp, #32]
 800609e:	47b0      	blx	r6
 80060a0:	1c43      	adds	r3, r0, #1
 80060a2:	d1f0      	bne.n	8006086 <_printf_common+0x86>
 80060a4:	2001      	movs	r0, #1
 80060a6:	4240      	negs	r0, r0
 80060a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80060aa:	2030      	movs	r0, #48	; 0x30
 80060ac:	18e1      	adds	r1, r4, r3
 80060ae:	3143      	adds	r1, #67	; 0x43
 80060b0:	7008      	strb	r0, [r1, #0]
 80060b2:	0021      	movs	r1, r4
 80060b4:	1c5a      	adds	r2, r3, #1
 80060b6:	3145      	adds	r1, #69	; 0x45
 80060b8:	7809      	ldrb	r1, [r1, #0]
 80060ba:	18a2      	adds	r2, r4, r2
 80060bc:	3243      	adds	r2, #67	; 0x43
 80060be:	3302      	adds	r3, #2
 80060c0:	7011      	strb	r1, [r2, #0]
 80060c2:	e7c1      	b.n	8006048 <_printf_common+0x48>
 80060c4:	0022      	movs	r2, r4
 80060c6:	2301      	movs	r3, #1
 80060c8:	321a      	adds	r2, #26
 80060ca:	9901      	ldr	r1, [sp, #4]
 80060cc:	9800      	ldr	r0, [sp, #0]
 80060ce:	9e08      	ldr	r6, [sp, #32]
 80060d0:	47b0      	blx	r6
 80060d2:	1c43      	adds	r3, r0, #1
 80060d4:	d0e6      	beq.n	80060a4 <_printf_common+0xa4>
 80060d6:	3701      	adds	r7, #1
 80060d8:	e7d1      	b.n	800607e <_printf_common+0x7e>
	...

080060dc <_printf_i>:
 80060dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060de:	b089      	sub	sp, #36	; 0x24
 80060e0:	9204      	str	r2, [sp, #16]
 80060e2:	000a      	movs	r2, r1
 80060e4:	3243      	adds	r2, #67	; 0x43
 80060e6:	9305      	str	r3, [sp, #20]
 80060e8:	9003      	str	r0, [sp, #12]
 80060ea:	9202      	str	r2, [sp, #8]
 80060ec:	7e0a      	ldrb	r2, [r1, #24]
 80060ee:	000c      	movs	r4, r1
 80060f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060f2:	2a6e      	cmp	r2, #110	; 0x6e
 80060f4:	d100      	bne.n	80060f8 <_printf_i+0x1c>
 80060f6:	e086      	b.n	8006206 <_printf_i+0x12a>
 80060f8:	d81f      	bhi.n	800613a <_printf_i+0x5e>
 80060fa:	2a63      	cmp	r2, #99	; 0x63
 80060fc:	d033      	beq.n	8006166 <_printf_i+0x8a>
 80060fe:	d808      	bhi.n	8006112 <_printf_i+0x36>
 8006100:	2a00      	cmp	r2, #0
 8006102:	d100      	bne.n	8006106 <_printf_i+0x2a>
 8006104:	e08c      	b.n	8006220 <_printf_i+0x144>
 8006106:	2a58      	cmp	r2, #88	; 0x58
 8006108:	d04d      	beq.n	80061a6 <_printf_i+0xca>
 800610a:	0025      	movs	r5, r4
 800610c:	3542      	adds	r5, #66	; 0x42
 800610e:	702a      	strb	r2, [r5, #0]
 8006110:	e030      	b.n	8006174 <_printf_i+0x98>
 8006112:	2a64      	cmp	r2, #100	; 0x64
 8006114:	d001      	beq.n	800611a <_printf_i+0x3e>
 8006116:	2a69      	cmp	r2, #105	; 0x69
 8006118:	d1f7      	bne.n	800610a <_printf_i+0x2e>
 800611a:	6819      	ldr	r1, [r3, #0]
 800611c:	6825      	ldr	r5, [r4, #0]
 800611e:	1d0a      	adds	r2, r1, #4
 8006120:	0628      	lsls	r0, r5, #24
 8006122:	d529      	bpl.n	8006178 <_printf_i+0x9c>
 8006124:	6808      	ldr	r0, [r1, #0]
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	2800      	cmp	r0, #0
 800612a:	da03      	bge.n	8006134 <_printf_i+0x58>
 800612c:	232d      	movs	r3, #45	; 0x2d
 800612e:	9a02      	ldr	r2, [sp, #8]
 8006130:	4240      	negs	r0, r0
 8006132:	7013      	strb	r3, [r2, #0]
 8006134:	4e6b      	ldr	r6, [pc, #428]	; (80062e4 <_printf_i+0x208>)
 8006136:	270a      	movs	r7, #10
 8006138:	e04f      	b.n	80061da <_printf_i+0xfe>
 800613a:	2a73      	cmp	r2, #115	; 0x73
 800613c:	d074      	beq.n	8006228 <_printf_i+0x14c>
 800613e:	d808      	bhi.n	8006152 <_printf_i+0x76>
 8006140:	2a6f      	cmp	r2, #111	; 0x6f
 8006142:	d01f      	beq.n	8006184 <_printf_i+0xa8>
 8006144:	2a70      	cmp	r2, #112	; 0x70
 8006146:	d1e0      	bne.n	800610a <_printf_i+0x2e>
 8006148:	2220      	movs	r2, #32
 800614a:	6809      	ldr	r1, [r1, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	6022      	str	r2, [r4, #0]
 8006150:	e003      	b.n	800615a <_printf_i+0x7e>
 8006152:	2a75      	cmp	r2, #117	; 0x75
 8006154:	d016      	beq.n	8006184 <_printf_i+0xa8>
 8006156:	2a78      	cmp	r2, #120	; 0x78
 8006158:	d1d7      	bne.n	800610a <_printf_i+0x2e>
 800615a:	0022      	movs	r2, r4
 800615c:	2178      	movs	r1, #120	; 0x78
 800615e:	3245      	adds	r2, #69	; 0x45
 8006160:	7011      	strb	r1, [r2, #0]
 8006162:	4e61      	ldr	r6, [pc, #388]	; (80062e8 <_printf_i+0x20c>)
 8006164:	e022      	b.n	80061ac <_printf_i+0xd0>
 8006166:	0025      	movs	r5, r4
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	3542      	adds	r5, #66	; 0x42
 800616c:	1d11      	adds	r1, r2, #4
 800616e:	6019      	str	r1, [r3, #0]
 8006170:	6813      	ldr	r3, [r2, #0]
 8006172:	702b      	strb	r3, [r5, #0]
 8006174:	2301      	movs	r3, #1
 8006176:	e065      	b.n	8006244 <_printf_i+0x168>
 8006178:	6808      	ldr	r0, [r1, #0]
 800617a:	601a      	str	r2, [r3, #0]
 800617c:	0669      	lsls	r1, r5, #25
 800617e:	d5d3      	bpl.n	8006128 <_printf_i+0x4c>
 8006180:	b200      	sxth	r0, r0
 8006182:	e7d1      	b.n	8006128 <_printf_i+0x4c>
 8006184:	6819      	ldr	r1, [r3, #0]
 8006186:	6825      	ldr	r5, [r4, #0]
 8006188:	1d08      	adds	r0, r1, #4
 800618a:	6018      	str	r0, [r3, #0]
 800618c:	6808      	ldr	r0, [r1, #0]
 800618e:	062e      	lsls	r6, r5, #24
 8006190:	d505      	bpl.n	800619e <_printf_i+0xc2>
 8006192:	4e54      	ldr	r6, [pc, #336]	; (80062e4 <_printf_i+0x208>)
 8006194:	2708      	movs	r7, #8
 8006196:	2a6f      	cmp	r2, #111	; 0x6f
 8006198:	d01b      	beq.n	80061d2 <_printf_i+0xf6>
 800619a:	270a      	movs	r7, #10
 800619c:	e019      	b.n	80061d2 <_printf_i+0xf6>
 800619e:	066d      	lsls	r5, r5, #25
 80061a0:	d5f7      	bpl.n	8006192 <_printf_i+0xb6>
 80061a2:	b280      	uxth	r0, r0
 80061a4:	e7f5      	b.n	8006192 <_printf_i+0xb6>
 80061a6:	3145      	adds	r1, #69	; 0x45
 80061a8:	4e4e      	ldr	r6, [pc, #312]	; (80062e4 <_printf_i+0x208>)
 80061aa:	700a      	strb	r2, [r1, #0]
 80061ac:	6818      	ldr	r0, [r3, #0]
 80061ae:	6822      	ldr	r2, [r4, #0]
 80061b0:	1d01      	adds	r1, r0, #4
 80061b2:	6800      	ldr	r0, [r0, #0]
 80061b4:	6019      	str	r1, [r3, #0]
 80061b6:	0615      	lsls	r5, r2, #24
 80061b8:	d521      	bpl.n	80061fe <_printf_i+0x122>
 80061ba:	07d3      	lsls	r3, r2, #31
 80061bc:	d502      	bpl.n	80061c4 <_printf_i+0xe8>
 80061be:	2320      	movs	r3, #32
 80061c0:	431a      	orrs	r2, r3
 80061c2:	6022      	str	r2, [r4, #0]
 80061c4:	2710      	movs	r7, #16
 80061c6:	2800      	cmp	r0, #0
 80061c8:	d103      	bne.n	80061d2 <_printf_i+0xf6>
 80061ca:	2320      	movs	r3, #32
 80061cc:	6822      	ldr	r2, [r4, #0]
 80061ce:	439a      	bics	r2, r3
 80061d0:	6022      	str	r2, [r4, #0]
 80061d2:	0023      	movs	r3, r4
 80061d4:	2200      	movs	r2, #0
 80061d6:	3343      	adds	r3, #67	; 0x43
 80061d8:	701a      	strb	r2, [r3, #0]
 80061da:	6863      	ldr	r3, [r4, #4]
 80061dc:	60a3      	str	r3, [r4, #8]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	db58      	blt.n	8006294 <_printf_i+0x1b8>
 80061e2:	2204      	movs	r2, #4
 80061e4:	6821      	ldr	r1, [r4, #0]
 80061e6:	4391      	bics	r1, r2
 80061e8:	6021      	str	r1, [r4, #0]
 80061ea:	2800      	cmp	r0, #0
 80061ec:	d154      	bne.n	8006298 <_printf_i+0x1bc>
 80061ee:	9d02      	ldr	r5, [sp, #8]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d05a      	beq.n	80062aa <_printf_i+0x1ce>
 80061f4:	0025      	movs	r5, r4
 80061f6:	7833      	ldrb	r3, [r6, #0]
 80061f8:	3542      	adds	r5, #66	; 0x42
 80061fa:	702b      	strb	r3, [r5, #0]
 80061fc:	e055      	b.n	80062aa <_printf_i+0x1ce>
 80061fe:	0655      	lsls	r5, r2, #25
 8006200:	d5db      	bpl.n	80061ba <_printf_i+0xde>
 8006202:	b280      	uxth	r0, r0
 8006204:	e7d9      	b.n	80061ba <_printf_i+0xde>
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	680d      	ldr	r5, [r1, #0]
 800620a:	1d10      	adds	r0, r2, #4
 800620c:	6949      	ldr	r1, [r1, #20]
 800620e:	6018      	str	r0, [r3, #0]
 8006210:	6813      	ldr	r3, [r2, #0]
 8006212:	062e      	lsls	r6, r5, #24
 8006214:	d501      	bpl.n	800621a <_printf_i+0x13e>
 8006216:	6019      	str	r1, [r3, #0]
 8006218:	e002      	b.n	8006220 <_printf_i+0x144>
 800621a:	066d      	lsls	r5, r5, #25
 800621c:	d5fb      	bpl.n	8006216 <_printf_i+0x13a>
 800621e:	8019      	strh	r1, [r3, #0]
 8006220:	2300      	movs	r3, #0
 8006222:	9d02      	ldr	r5, [sp, #8]
 8006224:	6123      	str	r3, [r4, #16]
 8006226:	e04f      	b.n	80062c8 <_printf_i+0x1ec>
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	1d11      	adds	r1, r2, #4
 800622c:	6019      	str	r1, [r3, #0]
 800622e:	6815      	ldr	r5, [r2, #0]
 8006230:	2100      	movs	r1, #0
 8006232:	6862      	ldr	r2, [r4, #4]
 8006234:	0028      	movs	r0, r5
 8006236:	f000 f915 	bl	8006464 <memchr>
 800623a:	2800      	cmp	r0, #0
 800623c:	d001      	beq.n	8006242 <_printf_i+0x166>
 800623e:	1b40      	subs	r0, r0, r5
 8006240:	6060      	str	r0, [r4, #4]
 8006242:	6863      	ldr	r3, [r4, #4]
 8006244:	6123      	str	r3, [r4, #16]
 8006246:	2300      	movs	r3, #0
 8006248:	9a02      	ldr	r2, [sp, #8]
 800624a:	7013      	strb	r3, [r2, #0]
 800624c:	e03c      	b.n	80062c8 <_printf_i+0x1ec>
 800624e:	6923      	ldr	r3, [r4, #16]
 8006250:	002a      	movs	r2, r5
 8006252:	9904      	ldr	r1, [sp, #16]
 8006254:	9803      	ldr	r0, [sp, #12]
 8006256:	9d05      	ldr	r5, [sp, #20]
 8006258:	47a8      	blx	r5
 800625a:	1c43      	adds	r3, r0, #1
 800625c:	d03e      	beq.n	80062dc <_printf_i+0x200>
 800625e:	6823      	ldr	r3, [r4, #0]
 8006260:	079b      	lsls	r3, r3, #30
 8006262:	d415      	bmi.n	8006290 <_printf_i+0x1b4>
 8006264:	9b07      	ldr	r3, [sp, #28]
 8006266:	68e0      	ldr	r0, [r4, #12]
 8006268:	4298      	cmp	r0, r3
 800626a:	da39      	bge.n	80062e0 <_printf_i+0x204>
 800626c:	0018      	movs	r0, r3
 800626e:	e037      	b.n	80062e0 <_printf_i+0x204>
 8006270:	0022      	movs	r2, r4
 8006272:	2301      	movs	r3, #1
 8006274:	3219      	adds	r2, #25
 8006276:	9904      	ldr	r1, [sp, #16]
 8006278:	9803      	ldr	r0, [sp, #12]
 800627a:	9e05      	ldr	r6, [sp, #20]
 800627c:	47b0      	blx	r6
 800627e:	1c43      	adds	r3, r0, #1
 8006280:	d02c      	beq.n	80062dc <_printf_i+0x200>
 8006282:	3501      	adds	r5, #1
 8006284:	68e3      	ldr	r3, [r4, #12]
 8006286:	9a07      	ldr	r2, [sp, #28]
 8006288:	1a9b      	subs	r3, r3, r2
 800628a:	42ab      	cmp	r3, r5
 800628c:	dcf0      	bgt.n	8006270 <_printf_i+0x194>
 800628e:	e7e9      	b.n	8006264 <_printf_i+0x188>
 8006290:	2500      	movs	r5, #0
 8006292:	e7f7      	b.n	8006284 <_printf_i+0x1a8>
 8006294:	2800      	cmp	r0, #0
 8006296:	d0ad      	beq.n	80061f4 <_printf_i+0x118>
 8006298:	9d02      	ldr	r5, [sp, #8]
 800629a:	0039      	movs	r1, r7
 800629c:	f7f9 ffba 	bl	8000214 <__aeabi_uidivmod>
 80062a0:	5c73      	ldrb	r3, [r6, r1]
 80062a2:	3d01      	subs	r5, #1
 80062a4:	702b      	strb	r3, [r5, #0]
 80062a6:	2800      	cmp	r0, #0
 80062a8:	d1f7      	bne.n	800629a <_printf_i+0x1be>
 80062aa:	2f08      	cmp	r7, #8
 80062ac:	d109      	bne.n	80062c2 <_printf_i+0x1e6>
 80062ae:	6823      	ldr	r3, [r4, #0]
 80062b0:	07db      	lsls	r3, r3, #31
 80062b2:	d506      	bpl.n	80062c2 <_printf_i+0x1e6>
 80062b4:	6863      	ldr	r3, [r4, #4]
 80062b6:	6922      	ldr	r2, [r4, #16]
 80062b8:	4293      	cmp	r3, r2
 80062ba:	dc02      	bgt.n	80062c2 <_printf_i+0x1e6>
 80062bc:	2330      	movs	r3, #48	; 0x30
 80062be:	3d01      	subs	r5, #1
 80062c0:	702b      	strb	r3, [r5, #0]
 80062c2:	9b02      	ldr	r3, [sp, #8]
 80062c4:	1b5b      	subs	r3, r3, r5
 80062c6:	6123      	str	r3, [r4, #16]
 80062c8:	9b05      	ldr	r3, [sp, #20]
 80062ca:	aa07      	add	r2, sp, #28
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	0021      	movs	r1, r4
 80062d0:	9b04      	ldr	r3, [sp, #16]
 80062d2:	9803      	ldr	r0, [sp, #12]
 80062d4:	f7ff fe94 	bl	8006000 <_printf_common>
 80062d8:	1c43      	adds	r3, r0, #1
 80062da:	d1b8      	bne.n	800624e <_printf_i+0x172>
 80062dc:	2001      	movs	r0, #1
 80062de:	4240      	negs	r0, r0
 80062e0:	b009      	add	sp, #36	; 0x24
 80062e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062e4:	08006635 	.word	0x08006635
 80062e8:	08006646 	.word	0x08006646

080062ec <_sbrk_r>:
 80062ec:	2300      	movs	r3, #0
 80062ee:	b570      	push	{r4, r5, r6, lr}
 80062f0:	4c06      	ldr	r4, [pc, #24]	; (800630c <_sbrk_r+0x20>)
 80062f2:	0005      	movs	r5, r0
 80062f4:	0008      	movs	r0, r1
 80062f6:	6023      	str	r3, [r4, #0]
 80062f8:	f7fa fe4e 	bl	8000f98 <_sbrk>
 80062fc:	1c43      	adds	r3, r0, #1
 80062fe:	d103      	bne.n	8006308 <_sbrk_r+0x1c>
 8006300:	6823      	ldr	r3, [r4, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d000      	beq.n	8006308 <_sbrk_r+0x1c>
 8006306:	602b      	str	r3, [r5, #0]
 8006308:	bd70      	pop	{r4, r5, r6, pc}
 800630a:	46c0      	nop			; (mov r8, r8)
 800630c:	200011a0 	.word	0x200011a0

08006310 <__sread>:
 8006310:	b570      	push	{r4, r5, r6, lr}
 8006312:	000c      	movs	r4, r1
 8006314:	250e      	movs	r5, #14
 8006316:	5f49      	ldrsh	r1, [r1, r5]
 8006318:	f000 f8b2 	bl	8006480 <_read_r>
 800631c:	2800      	cmp	r0, #0
 800631e:	db03      	blt.n	8006328 <__sread+0x18>
 8006320:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006322:	181b      	adds	r3, r3, r0
 8006324:	6563      	str	r3, [r4, #84]	; 0x54
 8006326:	bd70      	pop	{r4, r5, r6, pc}
 8006328:	89a3      	ldrh	r3, [r4, #12]
 800632a:	4a02      	ldr	r2, [pc, #8]	; (8006334 <__sread+0x24>)
 800632c:	4013      	ands	r3, r2
 800632e:	81a3      	strh	r3, [r4, #12]
 8006330:	e7f9      	b.n	8006326 <__sread+0x16>
 8006332:	46c0      	nop			; (mov r8, r8)
 8006334:	ffffefff 	.word	0xffffefff

08006338 <__swrite>:
 8006338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633a:	001f      	movs	r7, r3
 800633c:	898b      	ldrh	r3, [r1, #12]
 800633e:	0005      	movs	r5, r0
 8006340:	000c      	movs	r4, r1
 8006342:	0016      	movs	r6, r2
 8006344:	05db      	lsls	r3, r3, #23
 8006346:	d505      	bpl.n	8006354 <__swrite+0x1c>
 8006348:	230e      	movs	r3, #14
 800634a:	5ec9      	ldrsh	r1, [r1, r3]
 800634c:	2200      	movs	r2, #0
 800634e:	2302      	movs	r3, #2
 8006350:	f000 f874 	bl	800643c <_lseek_r>
 8006354:	89a3      	ldrh	r3, [r4, #12]
 8006356:	4a05      	ldr	r2, [pc, #20]	; (800636c <__swrite+0x34>)
 8006358:	0028      	movs	r0, r5
 800635a:	4013      	ands	r3, r2
 800635c:	81a3      	strh	r3, [r4, #12]
 800635e:	0032      	movs	r2, r6
 8006360:	230e      	movs	r3, #14
 8006362:	5ee1      	ldrsh	r1, [r4, r3]
 8006364:	003b      	movs	r3, r7
 8006366:	f000 f81f 	bl	80063a8 <_write_r>
 800636a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800636c:	ffffefff 	.word	0xffffefff

08006370 <__sseek>:
 8006370:	b570      	push	{r4, r5, r6, lr}
 8006372:	000c      	movs	r4, r1
 8006374:	250e      	movs	r5, #14
 8006376:	5f49      	ldrsh	r1, [r1, r5]
 8006378:	f000 f860 	bl	800643c <_lseek_r>
 800637c:	89a3      	ldrh	r3, [r4, #12]
 800637e:	1c42      	adds	r2, r0, #1
 8006380:	d103      	bne.n	800638a <__sseek+0x1a>
 8006382:	4a05      	ldr	r2, [pc, #20]	; (8006398 <__sseek+0x28>)
 8006384:	4013      	ands	r3, r2
 8006386:	81a3      	strh	r3, [r4, #12]
 8006388:	bd70      	pop	{r4, r5, r6, pc}
 800638a:	2280      	movs	r2, #128	; 0x80
 800638c:	0152      	lsls	r2, r2, #5
 800638e:	4313      	orrs	r3, r2
 8006390:	81a3      	strh	r3, [r4, #12]
 8006392:	6560      	str	r0, [r4, #84]	; 0x54
 8006394:	e7f8      	b.n	8006388 <__sseek+0x18>
 8006396:	46c0      	nop			; (mov r8, r8)
 8006398:	ffffefff 	.word	0xffffefff

0800639c <__sclose>:
 800639c:	b510      	push	{r4, lr}
 800639e:	230e      	movs	r3, #14
 80063a0:	5ec9      	ldrsh	r1, [r1, r3]
 80063a2:	f000 f815 	bl	80063d0 <_close_r>
 80063a6:	bd10      	pop	{r4, pc}

080063a8 <_write_r>:
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	0005      	movs	r5, r0
 80063ac:	0008      	movs	r0, r1
 80063ae:	0011      	movs	r1, r2
 80063b0:	2200      	movs	r2, #0
 80063b2:	4c06      	ldr	r4, [pc, #24]	; (80063cc <_write_r+0x24>)
 80063b4:	6022      	str	r2, [r4, #0]
 80063b6:	001a      	movs	r2, r3
 80063b8:	f7fa f922 	bl	8000600 <_write>
 80063bc:	1c43      	adds	r3, r0, #1
 80063be:	d103      	bne.n	80063c8 <_write_r+0x20>
 80063c0:	6823      	ldr	r3, [r4, #0]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d000      	beq.n	80063c8 <_write_r+0x20>
 80063c6:	602b      	str	r3, [r5, #0]
 80063c8:	bd70      	pop	{r4, r5, r6, pc}
 80063ca:	46c0      	nop			; (mov r8, r8)
 80063cc:	200011a0 	.word	0x200011a0

080063d0 <_close_r>:
 80063d0:	2300      	movs	r3, #0
 80063d2:	b570      	push	{r4, r5, r6, lr}
 80063d4:	4c06      	ldr	r4, [pc, #24]	; (80063f0 <_close_r+0x20>)
 80063d6:	0005      	movs	r5, r0
 80063d8:	0008      	movs	r0, r1
 80063da:	6023      	str	r3, [r4, #0]
 80063dc:	f7fa fdaf 	bl	8000f3e <_close>
 80063e0:	1c43      	adds	r3, r0, #1
 80063e2:	d103      	bne.n	80063ec <_close_r+0x1c>
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d000      	beq.n	80063ec <_close_r+0x1c>
 80063ea:	602b      	str	r3, [r5, #0]
 80063ec:	bd70      	pop	{r4, r5, r6, pc}
 80063ee:	46c0      	nop			; (mov r8, r8)
 80063f0:	200011a0 	.word	0x200011a0

080063f4 <_fstat_r>:
 80063f4:	2300      	movs	r3, #0
 80063f6:	b570      	push	{r4, r5, r6, lr}
 80063f8:	4c06      	ldr	r4, [pc, #24]	; (8006414 <_fstat_r+0x20>)
 80063fa:	0005      	movs	r5, r0
 80063fc:	0008      	movs	r0, r1
 80063fe:	0011      	movs	r1, r2
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	f7fa fda6 	bl	8000f52 <_fstat>
 8006406:	1c43      	adds	r3, r0, #1
 8006408:	d103      	bne.n	8006412 <_fstat_r+0x1e>
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d000      	beq.n	8006412 <_fstat_r+0x1e>
 8006410:	602b      	str	r3, [r5, #0]
 8006412:	bd70      	pop	{r4, r5, r6, pc}
 8006414:	200011a0 	.word	0x200011a0

08006418 <_isatty_r>:
 8006418:	2300      	movs	r3, #0
 800641a:	b570      	push	{r4, r5, r6, lr}
 800641c:	4c06      	ldr	r4, [pc, #24]	; (8006438 <_isatty_r+0x20>)
 800641e:	0005      	movs	r5, r0
 8006420:	0008      	movs	r0, r1
 8006422:	6023      	str	r3, [r4, #0]
 8006424:	f7fa fda3 	bl	8000f6e <_isatty>
 8006428:	1c43      	adds	r3, r0, #1
 800642a:	d103      	bne.n	8006434 <_isatty_r+0x1c>
 800642c:	6823      	ldr	r3, [r4, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d000      	beq.n	8006434 <_isatty_r+0x1c>
 8006432:	602b      	str	r3, [r5, #0]
 8006434:	bd70      	pop	{r4, r5, r6, pc}
 8006436:	46c0      	nop			; (mov r8, r8)
 8006438:	200011a0 	.word	0x200011a0

0800643c <_lseek_r>:
 800643c:	b570      	push	{r4, r5, r6, lr}
 800643e:	0005      	movs	r5, r0
 8006440:	0008      	movs	r0, r1
 8006442:	0011      	movs	r1, r2
 8006444:	2200      	movs	r2, #0
 8006446:	4c06      	ldr	r4, [pc, #24]	; (8006460 <_lseek_r+0x24>)
 8006448:	6022      	str	r2, [r4, #0]
 800644a:	001a      	movs	r2, r3
 800644c:	f7fa fd98 	bl	8000f80 <_lseek>
 8006450:	1c43      	adds	r3, r0, #1
 8006452:	d103      	bne.n	800645c <_lseek_r+0x20>
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d000      	beq.n	800645c <_lseek_r+0x20>
 800645a:	602b      	str	r3, [r5, #0]
 800645c:	bd70      	pop	{r4, r5, r6, pc}
 800645e:	46c0      	nop			; (mov r8, r8)
 8006460:	200011a0 	.word	0x200011a0

08006464 <memchr>:
 8006464:	b2c9      	uxtb	r1, r1
 8006466:	1882      	adds	r2, r0, r2
 8006468:	4290      	cmp	r0, r2
 800646a:	d101      	bne.n	8006470 <memchr+0xc>
 800646c:	2000      	movs	r0, #0
 800646e:	4770      	bx	lr
 8006470:	7803      	ldrb	r3, [r0, #0]
 8006472:	428b      	cmp	r3, r1
 8006474:	d0fb      	beq.n	800646e <memchr+0xa>
 8006476:	3001      	adds	r0, #1
 8006478:	e7f6      	b.n	8006468 <memchr+0x4>

0800647a <__malloc_lock>:
 800647a:	4770      	bx	lr

0800647c <__malloc_unlock>:
 800647c:	4770      	bx	lr
	...

08006480 <_read_r>:
 8006480:	b570      	push	{r4, r5, r6, lr}
 8006482:	0005      	movs	r5, r0
 8006484:	0008      	movs	r0, r1
 8006486:	0011      	movs	r1, r2
 8006488:	2200      	movs	r2, #0
 800648a:	4c06      	ldr	r4, [pc, #24]	; (80064a4 <_read_r+0x24>)
 800648c:	6022      	str	r2, [r4, #0]
 800648e:	001a      	movs	r2, r3
 8006490:	f7fa fd38 	bl	8000f04 <_read>
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	d103      	bne.n	80064a0 <_read_r+0x20>
 8006498:	6823      	ldr	r3, [r4, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d000      	beq.n	80064a0 <_read_r+0x20>
 800649e:	602b      	str	r3, [r5, #0]
 80064a0:	bd70      	pop	{r4, r5, r6, pc}
 80064a2:	46c0      	nop			; (mov r8, r8)
 80064a4:	200011a0 	.word	0x200011a0

080064a8 <_init>:
 80064a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064aa:	46c0      	nop			; (mov r8, r8)
 80064ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ae:	bc08      	pop	{r3}
 80064b0:	469e      	mov	lr, r3
 80064b2:	4770      	bx	lr

080064b4 <_fini>:
 80064b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b6:	46c0      	nop			; (mov r8, r8)
 80064b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ba:	bc08      	pop	{r3}
 80064bc:	469e      	mov	lr, r3
 80064be:	4770      	bx	lr
