git clone --depth 1 --no-tags https://github.com/CSYangHsu/Self-Driving-Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461287308
git clone --depth 1 --no-tags https://github.com/cam-br0wn/MIPS_superscalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463743277
git clone --depth 1 --no-tags https://github.com/Sidharth224/TDL-TDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462246115
git clone --depth 1 --no-tags https://github.com/UserGrdzy/MyBlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463874385
git clone --depth 1 --no-tags https://github.com/lucasacioly/IF674-CPU-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465040171
git clone --depth 1 --no-tags https://github.com/nawidadkhah/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464990332
git clone --depth 1 --no-tags https://github.com/krishna-gup/3-bit-flash-adc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467607064
git clone --depth 1 --no-tags https://github.com/maximusdrex/ECSE301_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465498720
git clone --depth 1 --no-tags https://github.com/vicky089f/Approximate_Multiplier_Xilin_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467145961
git clone --depth 1 --no-tags https://github.com/peteris-racinskis/DIP_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458862443
git clone --depth 1 --no-tags https://github.com/patrick-5546/virtual-interview-session.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459324708
git clone --depth 1 --no-tags https://github.com/MohamemEmam674/Edge_detection_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466269801
git clone --depth 1 --no-tags https://github.com/rare02/xinhaofashengqi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463846733
git clone --depth 1 --no-tags https://github.com/Loudy-0423/NCTU-ICLAB-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459055069
git clone --depth 1 --no-tags https://github.com/alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468242352
git clone --depth 1 --no-tags https://github.com/dineshannayya/foss_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467894717
git clone --depth 1 --no-tags https://github.com/infini8-13/hdlbits-verilog-funda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467238811
git clone --depth 1 --no-tags https://github.com/aleextw/50002-1D-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467595164
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Blinking_LEDs_At_Different_Clock_Rates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465149473
git clone --depth 1 --no-tags https://github.com/htrinath/8-bit-RAM-mixed-signal-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465690645
git clone --depth 1 --no-tags https://github.com/charlie-ccw/32-bit-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464281841
git clone --depth 1 --no-tags https://github.com/Tech180/cpre281.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458730545
git clone --depth 1 --no-tags https://github.com/Moein-Karami/Computer-Aided-Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461246864
git clone --depth 1 --no-tags https://github.com/PedroHdez18/EdC-2021-22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459747588
git clone --depth 1 --no-tags https://github.com/vicky089f/Instruction_Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466966951
git clone --depth 1 --no-tags https://github.com/verilog-indeed/nano_4k_quad_7segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467015936
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Binary_To_BCD_Converter_Implementation_On_SPARTAN-6_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465671848
git clone --depth 1 --no-tags https://github.com/sanjubaba760/MIPS32-modelling-and-pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461229951
git clone --depth 1 --no-tags https://github.com/oscar-shih/IC_Design_Lab_2022spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461221181
git clone --depth 1 --no-tags https://github.com/akalizk113/MMSE-detetor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464285290
git clone --depth 1 --no-tags https://github.com/LucasZatta/MesiProtocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458450688
git clone --depth 1 --no-tags https://github.com/RadhaKulkarni26/Design-and-Implementation-of-a-Mixed-Signal-Circuit-of-Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465271195
git clone --depth 1 --no-tags https://github.com/Sowbhagya-appalla/Carry-save-array-multiplier-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467335711
git clone --depth 1 --no-tags https://github.com/whutGuoao/Cortex_M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459539099
git clone --depth 1 --no-tags https://github.com/ozzing/Computer-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462322429
git clone --depth 1 --no-tags https://github.com/ladiasnk/Multi-stage-non-pipelined-MIPS-processor-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464096142
git clone --depth 1 --no-tags https://github.com/mb-emektar/FPGA-Based-Point-of-Sale-Terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462412564
git clone --depth 1 --no-tags https://github.com/DIII-SDU-Group/finn-example-ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456551361
git clone --depth 1 --no-tags https://github.com/dineshannayya/riscduino_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459497172
git clone --depth 1 --no-tags https://github.com/ZXMicroJack/mjspec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459731977
git clone --depth 1 --no-tags https://github.com/cyyself/axi-signal-wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465305177
git clone --depth 1 --no-tags https://github.com/ranvd/riscv-simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463433999
git clone --depth 1 --no-tags https://github.com/Zhuohao-Li/MR322.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459373479
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/ahead_adder16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461112248
git clone --depth 1 --no-tags https://github.com/navidtarighat/verilog-review.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462738774
git clone --depth 1 --no-tags https://github.com/veliming/FPGA_Learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468437506
git clone --depth 1 --no-tags https://github.com/Sowbhagya-appalla/Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467334507
git clone --depth 1 --no-tags https://github.com/puvali/FPGA-musicbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467252997
git clone --depth 1 --no-tags https://github.com/thomasyyb/ECE-5760---Advanced-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467253208
git clone --depth 1 --no-tags https://github.com/mehmetsakiraslan/Flash-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456615881
git clone --depth 1 --no-tags https://github.com/hassanraza164/RISC-V-Single-cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457246042
git clone --depth 1 --no-tags https://github.com/kerimturak/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466549827
git clone --depth 1 --no-tags https://github.com/merledu/SoC-Now-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466743094
git clone --depth 1 --no-tags https://github.com/Shankar952/alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455788352
git clone --depth 1 --no-tags https://github.com/ajebec33/ece-labs-journey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456808646
git clone --depth 1 --no-tags https://github.com/electron65/Verilog-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457029821
git clone --depth 1 --no-tags https://github.com/jhih-ching-yeh/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458077260
git clone --depth 1 --no-tags https://github.com/AbdelrahmanHamdyy/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457911422
git clone --depth 1 --no-tags https://github.com/thundermage117/IPA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460328193
git clone --depth 1 --no-tags https://github.com/lazarvulic99/Verilog-Module-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459803774
git clone --depth 1 --no-tags https://github.com/DiogoPedro/RISC-V-MultiCiclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459739231
git clone --depth 1 --no-tags https://github.com/Seoyoung-Ko/SoftMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459857219
git clone --depth 1 --no-tags https://github.com/Josfemova/ambiente_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461249624
git clone --depth 1 --no-tags https://github.com/abhishek-pwr/RISC-V-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461270778
git clone --depth 1 --no-tags https://github.com/ZHUHAI-OpenSource/design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461099925
git clone --depth 1 --no-tags https://github.com/Mohamed5620/sync-async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461156557
git clone --depth 1 --no-tags https://github.com/Harishkecebe/firstproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461102186
git clone --depth 1 --no-tags https://github.com/mzmdirfan/Mixed-signal-2-1-Multipler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468328832
git clone --depth 1 --no-tags https://github.com/ukcx/extra_term_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462321077
git clone --depth 1 --no-tags https://github.com/omerguzelelectronicguy/MipsBasedSimpleCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462472409
git clone --depth 1 --no-tags https://github.com/larcenous-lobotomy/traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461665700
git clone --depth 1 --no-tags https://github.com/Afnan06/FPGA-intensity-control-and-color-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462558379
git clone --depth 1 --no-tags https://github.com/RndMnkIII/basic_mister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467498479
git clone --depth 1 --no-tags https://github.com/sdh429856237/bishe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465355074
git clone --depth 1 --no-tags https://github.com/OgnianM/Basys-3-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464120924
git clone --depth 1 --no-tags https://github.com/chenjunhao0315/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463274282
git clone --depth 1 --no-tags https://github.com/navaneethans/UART_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463767387
git clone --depth 1 --no-tags https://github.com/mikhailkhokhlov/Zybo-Z7-10-Pmod-7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463859570
git clone --depth 1 --no-tags https://github.com/parishi-naik/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464287749
git clone --depth 1 --no-tags https://github.com/Shirakami114514/adda_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463015716
git clone --depth 1 --no-tags https://github.com/U08410006/CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458877232
git clone --depth 1 --no-tags https://github.com/BBScholar/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459391812
git clone --depth 1 --no-tags https://github.com/spregler/ECEN-449-microprocessor-sys-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459374474
git clone --depth 1 --no-tags https://github.com/duan1213/IEEE754-Format-32-Bit-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459536051
git clone --depth 1 --no-tags https://github.com/chaido-porlou/HardwareDigitalSystemsII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459658539
git clone --depth 1 --no-tags https://github.com/vedi97/8bit-Up-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466286586
git clone --depth 1 --no-tags https://github.com/XLRM8/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466299714
git clone --depth 1 --no-tags https://github.com/GRitt3r/CompArchLab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465436622
git clone --depth 1 --no-tags https://github.com/ingyuseong/Computer-Architecture-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466425946
git clone --depth 1 --no-tags https://github.com/bhawarth27/Smart-Locking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466484442
git clone --depth 1 --no-tags https://github.com/dinuransika/8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458064500
git clone --depth 1 --no-tags https://github.com/kishan-shanthakumar/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459049177
git clone --depth 1 --no-tags https://github.com/vn218/oelp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455887735
