// Seed: 4017650383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  logic id_9 = id_5;
  logic [7:0][-1 'b0 : 1] id_10;
  assign id_10[-1] = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd31
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire [ -1 'b0 : -1] id_4;
  wire [1 'b0 : id_1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire id_6 = id_5;
endmodule
