

================================================================
== Vivado HLS Report for 'CvtColor'
================================================================
* Date:           Sat Aug  1 11:38:19 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        rgb2gray.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  925921|    1|  925921|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  925920| 3 ~ 1286 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width  |    0|    1283|         5|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|    151|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        0|      -|     340|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     340|    309|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |rgb2gray_mac_mulacud_U24  |rgb2gray_mac_mulacud  | i0 + i1 * i2 |
    |rgb2gray_mac_muladEe_U25  |rgb2gray_mac_muladEe  | i0 * i1 + i2 |
    |rgb2gray_mul_mul_bkb_U23  |rgb2gray_mul_mul_bkb  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_158_p2                       |     +    |      0|  0|  38|          31|           1|
    |j_fu_173_p2                       |     +    |      0|  0|  38|          31|           1|
    |p_Val2_4_fu_210_p2                |     +    |      0|  0|  15|           8|           8|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |tmp_1_i_fu_168_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_153_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_236_p2           |    or    |      0|  0|   2|           1|           1|
    |p_dst_data_stream_V_din           |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |rev_fu_222_p2                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 151|         144|          92|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |i_i_reg_127                  |   9|          2|   31|         62|
    |j_i_reg_138                  |   9|          2|   31|         62|
    |p_dst_data_stream_V_blk_n    |   9|          2|    1|          2|
    |p_src_cols_V_blk_n           |   9|          2|    1|          2|
    |p_src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |p_src_rows_V_blk_n           |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 126|         27|   72|        147|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |cols_reg_275                 |  32|   0|   32|          0|
    |i_i_reg_127                  |  31|   0|   31|          0|
    |i_reg_289                    |  31|   0|   31|          0|
    |j_i_reg_138                  |  31|   0|   31|          0|
    |p_Val2_3_reg_328             |   8|   0|    8|          0|
    |r_V_i_i_reg_318              |  29|   0|   29|          0|
    |ret_V_1_reg_323              |  30|   0|   30|          0|
    |rows_reg_280                 |  32|   0|   32|          0|
    |tmp_1_i_reg_294              |   1|   0|    1|          0|
    |tmp_6_reg_303                |   8|   0|    8|          0|
    |tmp_7_reg_308                |   8|   0|    8|          0|
    |tmp_7_reg_308_pp0_iter2_reg  |   8|   0|    8|          0|
    |tmp_8_reg_313                |   8|   0|    8|          0|
    |tmp_8_reg_313_pp0_iter2_reg  |   8|   0|    8|          0|
    |tmp_reg_333                  |   1|   0|    1|          0|
    |tmp_1_i_reg_294              |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 340|  32|  277|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|p_src_rows_V_dout              |  in |   32|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_empty_n           |  in |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_read              | out |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_cols_V_dout              |  in |   32|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_empty_n           |  in |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_read              | out |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_V_din        | out |    8|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_full_n     |  in |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_write      | out |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

