{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@139:149@HdlIdDef", "reg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n"], "Clone Blocks": [["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@113:123", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    interpolation_ratio_a;\n  wire    [31:0]    interpolation_ratio_b;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@131:141", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@142:152", "wire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@85:95", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    decimation_ratio;\n  wire    [ 2:0]    filter_mask;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@129:139", "/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@136:146", "reg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@132:142", "reg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@134:144", "wire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@141:151", "wire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n\nwire up_cfg_is_writeable;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@137:147", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@128:138", "\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@135:145", "/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@133:143", "wire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@140:150", "wire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@130:140", "reg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@138:148", "reg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@135:145", "  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n  wire              up_rreq_s;\n  wire    [ 31:0]   up_gp_ioenb_s[7:0];\n  wire    [ 31:0]   up_gp_out_s[7:0];\n"]], "Diff Content": {"Delete": [[144, "wire [11:0] up_raddr;\n"]], "Add": []}}