;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 3, @20
	JMN @712, #300
	SUB <121, @103
	SUB #-277, <-123
	MOV -1, <-20
	SLT @-27, -105
	SUB @121, 106
	SPL 0, <501
	MOV -1, <-20
	MOV -7, <-20
	JMN <13, 0
	SPL 0, <501
	DJN -71, @-30
	MOV -1, <-20
	MOV -1, <-20
	MOV -81, -120
	JMZ <-29, 0
	MOV -1, <-20
	JMP -71, @-30
	MOV -1, <-20
	SLT -30, 9
	MOV -1, <-20
	MOV -1, <-20
	SUB <121, @103
	SUB @121, 106
	MOV -1, <-20
	SUB #2, @10
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	ADD @121, 106
	SUB @121, 106
	SUB 3, @20
	SPL 0, <501
	MOV -1, <-20
	SUB #2, @10
	SPL 0, <501
	SPL 0, <501
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN <-127, <150
	SUB <121, @103
	MOV -7, <-20
	JMN <13, 0
	SUB @0, @401
