module top
#(parameter param96 = ({((((7'h40) ? (8'hab) : (7'h40)) ? ((8'hbf) & (8'ha1)) : ((8'hb5) ? (8'ha8) : (8'ha0))) ? (((8'had) ^~ (7'h40)) ? {(8'hb3), (8'hab)} : ((8'hb5) == (8'hba))) : (((8'ha6) ^~ (8'hbd)) ? ((8'ha3) ? (8'ha1) : (7'h44)) : ((7'h41) ? (8'ha7) : (8'h9e))))} >>> ((^{(^(7'h43)), (~(8'ha7))}) ^~ ((((8'hb1) ^ (8'hae)) + ((8'hb9) & (8'hb9))) & ({(8'h9e)} >= ((8'haf) & (8'h9c)))))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h3af):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h14):(1'h0)] wire4;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire [(5'h12):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire [(4'he):(1'h0)] wire95;
  wire signed [(5'h11):(1'h0)] wire94;
  wire [(3'h5):(1'h0)] wire78;
  wire [(4'ha):(1'h0)] wire76;
  wire signed [(4'hd):(1'h0)] wire75;
  wire signed [(2'h2):(1'h0)] wire74;
  wire signed [(4'hf):(1'h0)] wire68;
  wire signed [(5'h11):(1'h0)] wire51;
  wire [(5'h15):(1'h0)] wire50;
  wire [(3'h4):(1'h0)] wire48;
  wire [(5'h11):(1'h0)] wire33;
  wire [(5'h10):(1'h0)] wire32;
  reg signed [(5'h15):(1'h0)] reg93 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg92 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg91 = (1'h0);
  reg [(4'hd):(1'h0)] reg90 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg89 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg88 = (1'h0);
  reg [(4'h9):(1'h0)] reg87 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg86 = (1'h0);
  reg [(2'h3):(1'h0)] reg85 = (1'h0);
  reg [(4'h9):(1'h0)] reg84 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg83 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg82 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg81 = (1'h0);
  reg [(4'hf):(1'h0)] reg80 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg79 = (1'h0);
  reg signed [(4'he):(1'h0)] reg77 = (1'h0);
  reg [(3'h6):(1'h0)] reg73 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg72 = (1'h0);
  reg [(5'h15):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg70 = (1'h0);
  reg [(4'hf):(1'h0)] reg69 = (1'h0);
  reg [(3'h4):(1'h0)] reg67 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg66 = (1'h0);
  reg [(4'hd):(1'h0)] reg65 = (1'h0);
  reg [(5'h15):(1'h0)] reg64 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg63 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg62 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg61 = (1'h0);
  reg [(5'h11):(1'h0)] reg60 = (1'h0);
  reg [(4'h8):(1'h0)] reg59 = (1'h0);
  reg [(4'h8):(1'h0)] reg58 = (1'h0);
  reg [(5'h11):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg56 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg54 = (1'h0);
  reg [(4'hb):(1'h0)] reg53 = (1'h0);
  reg [(2'h2):(1'h0)] reg52 = (1'h0);
  reg [(3'h4):(1'h0)] reg5 = (1'h0);
  reg [(2'h2):(1'h0)] reg6 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg8 = (1'h0);
  reg [(5'h14):(1'h0)] reg9 = (1'h0);
  reg [(5'h11):(1'h0)] reg10 = (1'h0);
  reg signed [(4'he):(1'h0)] reg11 = (1'h0);
  reg [(4'hc):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg13 = (1'h0);
  reg [(5'h10):(1'h0)] reg14 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg15 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg16 = (1'h0);
  reg [(5'h14):(1'h0)] reg17 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg18 = (1'h0);
  reg [(5'h14):(1'h0)] reg19 = (1'h0);
  reg [(5'h12):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg21 = (1'h0);
  reg [(4'hf):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg23 = (1'h0);
  reg [(5'h10):(1'h0)] reg24 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg26 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg27 = (1'h0);
  reg [(3'h5):(1'h0)] reg28 = (1'h0);
  reg [(3'h4):(1'h0)] reg29 = (1'h0);
  reg [(5'h11):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg31 = (1'h0);
  assign y = {wire95,
                 wire94,
                 wire78,
                 wire76,
                 wire75,
                 wire74,
                 wire68,
                 wire51,
                 wire50,
                 wire48,
                 wire33,
                 wire32,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg77,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg5 <= $signed({(|$unsigned(wire0[(2'h3):(2'h3)]))});
      reg6 <= $signed(wire0[(3'h4):(1'h1)]);
      if (($unsigned((reg6[(1'h1):(1'h0)] & ((reg5 ?
              reg6 : reg6) || reg5[(2'h2):(1'h0)]))) ?
          ($unsigned(((-reg6) ?
              (reg5 ~^ wire3) : reg5)) <<< (~|(^~$signed(wire3)))) : $unsigned({$unsigned(wire4[(4'hf):(2'h3)])})))
        begin
          reg7 <= ((~&(wire0[(1'h1):(1'h1)] ?
              wire3 : $signed(wire0[(3'h4):(2'h3)]))) != $unsigned($signed(($signed(wire3) ?
              $signed((8'hb3)) : (wire0 ~^ wire2)))));
          reg8 <= ($unsigned((^$unsigned((^reg7)))) ?
              reg7 : wire4[(4'he):(3'h4)]);
          reg9 <= (&{(reg8[(3'h6):(2'h3)] ?
                  {reg7[(3'h5):(2'h3)]} : reg6[(1'h0):(1'h0)])});
          reg10 <= $unsigned((~^(((wire0 || wire1) ?
                  reg9[(5'h13):(4'hb)] : {(8'hb1), (8'ha1)}) ?
              ($signed(reg8) & $unsigned((8'hb1))) : {(reg9 ? wire3 : wire2),
                  (8'haa)})));
          reg11 <= ((~^$unsigned((wire4[(5'h11):(3'h6)] ?
                  (reg10 ? wire2 : reg10) : ((7'h41) && wire3)))) ?
              $signed(reg8[(2'h2):(2'h2)]) : $unsigned(reg8));
        end
      else
        begin
          if ({{(|wire2)}})
            begin
              reg7 <= (8'hbf);
              reg8 <= ((+($unsigned(reg6) ?
                  ({reg8} ?
                      ((8'h9f) ? (8'ha7) : wire1) : (wire2 >>> reg8)) : (wire3 ?
                      wire1[(2'h2):(1'h0)] : (!wire4)))) >= reg9);
              reg9 <= (wire0 ^~ (-(8'hab)));
              reg10 <= ((^~(reg6[(2'h2):(2'h2)] >>> (-reg11))) ~^ reg9);
              reg11 <= reg8;
            end
          else
            begin
              reg7 <= $signed(reg8);
              reg8 <= reg11;
              reg9 <= ($signed((~&wire1)) ?
                  (wire2[(2'h2):(1'h1)] ?
                      (($signed(wire0) ?
                          wire4[(4'hd):(3'h4)] : $signed(reg6)) * (reg10[(5'h10):(3'h4)] | ((8'hae) ?
                          wire1 : (8'ha9)))) : $signed((reg9 * reg5))) : {$unsigned((-(-reg7)))});
              reg10 <= ($unsigned(((&$unsigned((8'hbe))) ?
                  (reg5 && $signed((8'had))) : $signed((~&reg10)))) ~^ $signed((wire1[(3'h6):(1'h0)] & $signed({wire1}))));
              reg11 <= wire1;
            end
          reg12 <= {reg5[(1'h0):(1'h0)]};
          if ({$signed(wire3)})
            begin
              reg13 <= (reg8[(1'h1):(1'h1)] ?
                  $unsigned((~$signed($unsigned(reg5)))) : wire3[(3'h5):(3'h4)]);
              reg14 <= {wire2[(4'hf):(4'h8)]};
              reg15 <= (reg14 >> reg9);
            end
          else
            begin
              reg13 <= ((~&(((8'ha0) <= (&reg13)) ?
                      $unsigned((-wire4)) : ((wire4 == (7'h41)) ?
                          (reg8 | (7'h43)) : reg12))) ?
                  $unsigned((8'hb6)) : (((|$unsigned(reg13)) ?
                      $signed(reg14[(3'h4):(2'h2)]) : $unsigned(wire0)) << (reg12[(1'h1):(1'h0)] < (8'hbc))));
            end
          reg16 <= {reg12, reg7};
          if ((reg6 ?
              ($signed((8'hb3)) ?
                  $signed(reg6[(1'h0):(1'h0)]) : reg14[(2'h3):(1'h1)]) : {{(reg6 ?
                          (+reg8) : {(8'had), wire0})},
                  {wire0, $unsigned((+reg12))}}))
            begin
              reg17 <= (reg11 ? (8'hb6) : reg8[(1'h1):(1'h1)]);
              reg18 <= {($signed((reg9[(1'h1):(1'h1)] << (wire4 ?
                          reg10 : wire3))) ?
                      (((wire1 ? reg15 : reg7) ?
                          (wire4 <<< wire2) : (reg7 < (8'haa))) != (+(reg7 ?
                          reg5 : wire4))) : (reg11 ?
                          wire3 : $unsigned((reg17 < reg10))))};
              reg19 <= wire1[(3'h7):(3'h6)];
              reg20 <= wire1;
            end
          else
            begin
              reg17 <= wire0;
              reg18 <= reg14;
              reg19 <= $signed((~&wire4));
            end
        end
      reg21 <= $signed($unsigned((~&(7'h40))));
      if ({$signed(({$unsigned(reg16)} ?
              ($signed(reg13) ?
                  ((8'h9d) << wire4) : $unsigned((8'hab))) : ((reg8 + (8'ha3)) ~^ $unsigned(reg13)))),
          wire0[(2'h2):(1'h0)]})
        begin
          if (wire2[(4'hb):(4'h9)])
            begin
              reg22 <= {reg7};
              reg23 <= reg14[(4'hf):(4'hf)];
              reg24 <= ({reg11, $unsigned(reg6[(1'h1):(1'h0)])} | ((~|{(|reg10),
                  $unsigned(reg12)}) <<< reg12));
            end
          else
            begin
              reg22 <= reg22[(4'hf):(3'h7)];
              reg23 <= reg13[(4'ha):(3'h7)];
              reg24 <= reg8[(3'h5):(2'h3)];
              reg25 <= reg13[(2'h3):(2'h3)];
              reg26 <= ($unsigned(((+$signed(reg17)) ?
                  {(reg15 != reg14),
                      $unsigned(reg9)} : (reg6 * (wire4 != (8'hab))))) <<< $signed((~&$unsigned(((8'hbd) | reg10)))));
            end
          if ($unsigned((&$unsigned($unsigned($signed(reg12))))))
            begin
              reg27 <= reg8;
              reg28 <= $unsigned(reg12);
              reg29 <= reg6[(1'h1):(1'h0)];
              reg30 <= $signed($signed(($unsigned($signed((8'ha3))) ?
                  reg25 : wire3)));
              reg31 <= (-reg18[(1'h1):(1'h1)]);
            end
          else
            begin
              reg27 <= ({((~&(reg6 >> (8'ha2))) || reg6[(1'h1):(1'h0)]),
                      $unsigned((!((8'h9d) ? reg6 : (8'ha5))))} ?
                  (reg26[(4'hd):(2'h2)] ?
                      wire3[(3'h6):(2'h2)] : $unsigned((|(reg28 + reg26)))) : ($unsigned((((8'hbc) ?
                          reg15 : reg27) ?
                      (-reg25) : reg11[(4'hc):(4'ha)])) ~^ reg18));
              reg28 <= {$signed($signed((reg5[(2'h2):(2'h2)] * reg20))),
                  (reg19[(4'hb):(4'hb)] ?
                      reg18[(1'h0):(1'h0)] : $signed(reg23[(3'h7):(3'h4)]))};
              reg29 <= $signed((+reg5[(3'h4):(3'h4)]));
              reg30 <= ($unsigned($signed($unsigned((wire4 + reg11)))) - ($signed((((8'hb3) ?
                      (8'hb8) : (8'had)) >> (reg20 ? reg16 : reg8))) ?
                  (+{$signed(reg8),
                      wire3[(3'h7):(2'h2)]}) : reg22[(4'h9):(4'h8)]));
              reg31 <= $unsigned($unsigned((!(reg22 >> reg20))));
            end
        end
      else
        begin
          if ($signed((((8'hae) ?
                  $unsigned(((8'hac) ? reg27 : reg31)) : $signed(reg9)) ?
              ($signed((reg14 > wire2)) ?
                  $signed($signed(reg17)) : reg8) : ((~|$signed(reg9)) && ((^reg21) ?
                  (8'hac) : {wire4})))))
            begin
              reg22 <= reg15[(4'h9):(3'h4)];
            end
          else
            begin
              reg22 <= reg26[(4'hd):(4'h8)];
              reg23 <= (((wire2 ?
                      (&reg19) : reg9[(4'hf):(4'hd)]) + $signed(((!reg11) | reg9))) ?
                  (reg19[(4'hd):(3'h6)] < {(^~$signed(reg26))}) : reg15);
              reg24 <= ((8'hbc) ?
                  (($signed($signed((8'hae))) ? {(~&reg19)} : reg8) ?
                      reg6 : $signed(reg20)) : reg17);
              reg25 <= {$unsigned((!$unsigned(((8'hbe) ? reg25 : (8'h9d))))),
                  $unsigned({(reg8 * wire2), (reg14 ? reg17 : (8'h9c))})};
              reg26 <= (8'h9f);
            end
          if ($unsigned(reg10))
            begin
              reg27 <= {$unsigned(reg16[(3'h6):(2'h3)])};
              reg28 <= $signed(reg28);
              reg29 <= ($unsigned((~({reg17} < {reg11, reg28}))) ?
                  (!(reg25[(1'h1):(1'h1)] - reg30)) : $unsigned({{(~|reg12),
                          (reg25 ? wire0 : reg13)}}));
            end
          else
            begin
              reg27 <= (~^(-$unsigned($unsigned({reg21}))));
              reg28 <= (+$unsigned($signed({((8'hab) ? reg14 : reg13),
                  reg30})));
              reg29 <= reg8[(3'h6):(1'h1)];
            end
        end
    end
  assign wire32 = (^~$signed($unsigned(reg23[(4'hb):(2'h2)])));
  assign wire33 = (-reg16);
  module34 #() modinst49 (.wire36(reg31), .wire35(wire32), .y(wire48), .wire38(reg10), .wire39(wire1), .clk(clk), .wire37(reg11));
  assign wire50 = ((wire3[(3'h6):(1'h0)] ?
                          ((reg11 ? $signed(reg26) : $unsigned(reg5)) ?
                              (^$signed(reg27)) : ((reg25 * wire48) ?
                                  (reg24 ?
                                      reg31 : reg16) : $unsigned(reg17))) : reg21[(1'h0):(1'h0)]) ?
                      {(^$unsigned($signed(reg29)))} : ($signed((reg22[(1'h1):(1'h1)] ?
                              (wire3 & wire33) : reg22[(3'h6):(3'h6)])) ?
                          reg22 : (reg6[(1'h1):(1'h0)] ?
                              ((~&reg19) || (reg11 ?
                                  wire48 : reg17)) : (^~reg15))));
  assign wire51 = reg24;
  always
    @(posedge clk) begin
      reg52 <= $signed($unsigned((reg6 ? {$signed(reg14), (-reg7)} : reg30)));
      reg53 <= ($unsigned(({reg7,
          $signed(reg25)} || (!reg7))) != $signed((!reg24[(3'h6):(2'h3)])));
      reg54 <= $unsigned(reg53[(2'h2):(1'h1)]);
      if ((((&(~|reg17[(5'h12):(1'h1)])) + {(reg13 >> $unsigned(wire48))}) < $signed((($unsigned(reg20) ?
          reg52 : (wire50 ? (8'hb1) : reg13)) + $signed($signed((8'ha2)))))))
        begin
          if ($signed((!reg15)))
            begin
              reg55 <= $unsigned($unsigned($signed(wire51)));
            end
          else
            begin
              reg55 <= reg5;
              reg56 <= $unsigned((!wire3));
              reg57 <= $signed($signed((8'ha9)));
              reg58 <= $signed($unsigned($unsigned(reg29)));
              reg59 <= (^($signed(reg21[(1'h1):(1'h1)]) * ($signed($unsigned(reg30)) != ($unsigned(reg20) << $unsigned(wire2)))));
            end
          reg60 <= wire1;
          reg61 <= reg9;
          if ($unsigned(($unsigned((^~(~^(8'h9d)))) == wire48[(1'h0):(1'h0)])))
            begin
              reg62 <= reg13[(4'hc):(1'h0)];
              reg63 <= ({$unsigned((reg13[(4'hb):(1'h0)] + reg19))} ?
                  $signed({$signed(reg52), $unsigned(reg14)}) : (+reg30));
              reg64 <= (^(&reg61[(5'h15):(5'h13)]));
              reg65 <= (reg54 ?
                  ($signed($unsigned($unsigned(reg26))) & reg28) : $unsigned(reg16[(4'h8):(3'h7)]));
              reg66 <= reg52;
            end
          else
            begin
              reg62 <= $signed(($signed(wire50[(3'h5):(3'h4)]) ^~ wire32));
              reg63 <= (~^({reg12[(3'h4):(1'h1)],
                  ((reg24 ?
                      reg14 : (8'hb4)) <<< reg28)} != reg61[(1'h1):(1'h1)]));
              reg64 <= {reg62,
                  ((reg65[(4'h8):(3'h5)] ?
                      reg30[(2'h3):(1'h1)] : (wire0 ?
                          $signed(reg5) : (^~reg5))) == reg10)};
            end
          reg67 <= (+$unsigned({reg12[(2'h2):(1'h1)]}));
        end
      else
        begin
          reg55 <= $signed((!reg64));
          reg56 <= reg64;
          reg57 <= $signed((|(^~(-(reg58 | reg16)))));
          reg58 <= ($signed($signed({{reg6, reg13},
              reg5})) || $unsigned((8'ha3)));
        end
    end
  assign wire68 = reg52;
  always
    @(posedge clk) begin
      if (($unsigned(reg22[(3'h4):(2'h2)]) ?
          $signed((~|($unsigned(reg19) ?
              (~^reg17) : (reg60 ? reg60 : wire4)))) : ((reg67 ?
              ((~&reg31) <<< (wire50 ? (8'hba) : reg31)) : $signed(((8'hb6) ?
                  reg8 : reg8))) >> (reg7 ?
              ($unsigned(reg61) ^~ (wire48 ? reg8 : reg12)) : reg66))))
        begin
          if (({(^~$unsigned((reg27 & wire0))), {(~&reg25[(3'h5):(1'h0)])}} ?
              reg26 : (~$signed(({reg63} << (~&(7'h40)))))))
            begin
              reg69 <= (reg66 ?
                  reg26[(2'h2):(1'h1)] : (({reg65} <<< $signed((reg9 == reg52))) ?
                      $signed(({reg65, reg19} ?
                          $signed(reg57) : $signed(reg6))) : reg60));
              reg70 <= ($signed(reg56[(3'h7):(2'h2)]) ?
                  (wire51[(4'h8):(1'h1)] & (8'ha6)) : {((~&(8'ha3)) ?
                          $signed($unsigned(reg29)) : (wire32 >> reg59[(3'h5):(2'h2)]))});
              reg71 <= $signed($signed({$unsigned(reg7)}));
              reg72 <= (+reg17);
            end
          else
            begin
              reg69 <= $unsigned(((reg53[(4'h9):(3'h4)] ?
                  $unsigned({reg22}) : (reg18[(1'h1):(1'h0)] ?
                      $unsigned(reg61) : (^reg52))) >>> ($unsigned(reg22) != ({reg7} > $unsigned(wire50)))));
              reg70 <= ($unsigned((~|wire48[(1'h0):(1'h0)])) >>> wire0[(3'h4):(2'h2)]);
              reg71 <= $signed(($signed($unsigned(((8'hba) ?
                  reg18 : reg66))) << reg64));
            end
          reg73 <= (~|reg65);
        end
      else
        begin
          if ($signed(wire33[(5'h11):(1'h0)]))
            begin
              reg69 <= (reg61[(4'hb):(3'h4)] ? $signed((8'ha2)) : reg25);
              reg70 <= reg56[(4'ha):(2'h3)];
              reg71 <= $signed(reg27[(3'h7):(3'h5)]);
              reg72 <= reg5[(2'h3):(2'h2)];
              reg73 <= $unsigned((reg60[(1'h0):(1'h0)] && $unsigned($signed(reg60[(4'hc):(4'hb)]))));
            end
          else
            begin
              reg69 <= (($signed({(+reg61)}) ?
                      reg52 : $signed((reg23 <<< (~(8'hbc))))) ?
                  reg30 : reg70);
              reg70 <= $signed((($unsigned($signed(reg22)) ^~ $unsigned($unsigned(reg19))) ?
                  wire1[(3'h6):(3'h6)] : wire68));
              reg71 <= ($unsigned((~^$signed(reg15[(3'h5):(1'h0)]))) - $signed((8'hb9)));
              reg72 <= $unsigned(reg29);
            end
        end
    end
  assign wire74 = reg31[(5'h11):(4'ha)];
  assign wire75 = reg9[(4'hd):(1'h0)];
  assign wire76 = reg67[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg77 <= (!reg25[(1'h1):(1'h1)]);
    end
  assign wire78 = ({wire75,
                          (reg17[(5'h13):(5'h11)] ?
                              ((reg7 ? reg69 : reg9) ?
                                  $unsigned((8'ha1)) : reg60[(4'h8):(2'h3)]) : reg53)} ?
                      (reg17[(3'h5):(2'h3)] ^ $unsigned((~|{reg55}))) : $signed($signed($unsigned($unsigned(reg62)))));
  always
    @(posedge clk) begin
      reg79 <= ((((((8'ha9) >> reg62) ?
              (reg18 ?
                  (8'had) : (8'hbe)) : reg20[(3'h4):(2'h2)]) + (+(+reg12))) ?
          (|reg77[(1'h0):(1'h0)]) : wire3) * ((~|$unsigned($signed(reg64))) ^ wire68));
      if (reg15[(2'h2):(1'h1)])
        begin
          reg80 <= reg69[(2'h2):(2'h2)];
          reg81 <= $signed(reg12[(4'h9):(3'h6)]);
          reg82 <= wire50;
        end
      else
        begin
          reg80 <= (^(7'h44));
          if (($unsigned((~^$unsigned($unsigned(reg14)))) ? reg77 : (-reg27)))
            begin
              reg81 <= ((((((8'haa) ? reg28 : reg29) ?
                          reg16[(3'h5):(3'h5)] : (|reg53)) ?
                      (reg15[(4'ha):(3'h6)] ?
                          {reg12} : $signed(reg18)) : {$signed(reg82)}) ?
                  (({reg15,
                      reg54} <= $unsigned(reg64)) ~^ reg15[(4'h8):(2'h3)]) : $signed($signed((8'hbe)))) > $signed(($unsigned(reg8[(3'h6):(2'h3)]) ?
                  ($signed(reg29) ?
                      reg12[(4'ha):(2'h3)] : reg66) : $unsigned({(8'ha4),
                      wire50}))));
              reg82 <= $signed(wire4);
            end
          else
            begin
              reg81 <= {$signed(wire4[(5'h10):(4'ha)])};
              reg82 <= $unsigned((($signed(reg25[(3'h4):(1'h0)]) == $unsigned({reg13,
                  (8'had)})) - $unsigned((8'hae))));
              reg83 <= (((reg8[(1'h1):(1'h0)] >>> ($signed((7'h43)) > (^~wire50))) ~^ reg27[(1'h1):(1'h1)]) != reg17);
              reg84 <= wire78;
            end
          if (reg54[(3'h7):(2'h3)])
            begin
              reg85 <= ({(~($unsigned(reg5) ? $unsigned(reg27) : reg61)),
                      {(reg65 ? $unsigned(reg10) : (reg9 ? wire3 : wire48))}} ?
                  reg16 : $signed(((&$signed(reg18)) ? reg62 : reg65)));
              reg86 <= ((~^(&$signed(((7'h43) ?
                  wire78 : reg57)))) | $unsigned($unsigned(((reg15 <= reg84) ?
                  reg20[(5'h11):(3'h7)] : reg29))));
              reg87 <= reg73;
              reg88 <= reg7;
            end
          else
            begin
              reg85 <= (reg23 != $unsigned((!reg56)));
              reg86 <= (&(reg72 ?
                  (+{{reg65}, ((8'ha9) ? wire3 : reg63)}) : reg60));
            end
          reg89 <= ((reg81[(4'hb):(3'h7)] < ((8'ha8) ?
              $unsigned((-reg84)) : $unsigned($signed((8'ha8))))) ^~ (wire0 == reg23));
          reg90 <= (reg61[(3'h5):(2'h3)] ?
              (-{$signed($signed(reg56))}) : wire48[(1'h0):(1'h0)]);
        end
      reg91 <= $unsigned({$unsigned(wire76[(2'h2):(1'h0)]),
          reg10[(3'h7):(2'h3)]});
      reg92 <= reg7;
      reg93 <= ($signed(((8'hb6) ?
          (~|$signed(reg5)) : (((8'haa) > reg14) << (reg21 != reg57)))) - ($signed($signed(reg10)) ?
          reg26 : $signed({$unsigned(reg91)})));
    end
  assign wire94 = ({{reg18[(2'h2):(2'h2)]}} ?
                      $unsigned((8'hae)) : ($signed($unsigned({wire48, reg5})) ?
                          reg66 : ((reg23[(4'h8):(1'h1)] ?
                              reg55[(1'h1):(1'h0)] : $unsigned(reg86)) >= reg79[(4'hf):(3'h5)])));
  assign wire95 = $unsigned($signed(((reg12 ? $unsigned(reg28) : {reg53}) ?
                      $signed((reg27 <= wire76)) : ($signed(reg91) ?
                          (-reg67) : {reg73, wire74}))));
endmodule

module module34
#(parameter param47 = ((8'haf) > (((-(~&(8'hb2))) >> ((!(8'haa)) ? ((8'hbc) ? (8'h9f) : (8'ha9)) : (~|(7'h40)))) ^~ {(((8'hba) <<< (8'hb7)) || {(8'haf), (8'hb8)})})))
(y, clk, wire39, wire38, wire37, wire36, wire35);
  output wire [(32'h45):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire39;
  input wire [(2'h2):(1'h0)] wire38;
  input wire signed [(4'hd):(1'h0)] wire37;
  input wire [(3'h5):(1'h0)] wire36;
  input wire [(4'hc):(1'h0)] wire35;
  wire signed [(5'h13):(1'h0)] wire46;
  wire [(4'h8):(1'h0)] wire45;
  wire signed [(4'hb):(1'h0)] wire40;
  reg signed [(3'h5):(1'h0)] reg44 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg43 = (1'h0);
  reg [(4'hb):(1'h0)] reg42 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg41 = (1'h0);
  assign y = {wire46, wire45, wire40, reg44, reg43, reg42, reg41, (1'h0)};
  assign wire40 = (+{(!$unsigned($unsigned((8'ha7)))), (+wire35)});
  always
    @(posedge clk) begin
      reg41 <= ((($unsigned(wire37[(1'h1):(1'h1)]) ?
              {(wire36 > (8'hab)),
                  (~^wire37)} : (&wire35)) > $unsigned(wire36)) ?
          $unsigned((((wire39 - wire36) ?
                  ((8'hb9) ? (8'hbb) : wire37) : {(8'ha1)}) ?
              ($signed((8'hb5)) << $signed(wire40)) : ($unsigned(wire35) - wire38[(2'h2):(1'h0)]))) : $signed(wire38[(1'h0):(1'h0)]));
      reg42 <= ($signed({$unsigned($unsigned(wire39))}) << wire38[(1'h1):(1'h0)]);
      if ((-((({wire35} ? {wire39, wire35} : {(8'hae), wire38}) ?
              wire40[(4'ha):(3'h7)] : wire38[(2'h2):(2'h2)]) ?
          (&((reg42 ^ wire36) >>> (|reg41))) : (~(~^(^wire36))))))
        begin
          reg43 <= reg41[(1'h0):(1'h0)];
        end
      else
        begin
          if ((({(-(reg41 & wire39))} ^~ (($unsigned(wire35) != (~|wire38)) ?
                  (8'hb5) : $unsigned(reg43[(3'h6):(3'h5)]))) ?
              wire35[(1'h0):(1'h0)] : (8'ha5)))
            begin
              reg43 <= $unsigned(reg42);
              reg44 <= reg42;
            end
          else
            begin
              reg43 <= $unsigned($signed(((~|$signed(wire37)) >>> {((8'hac) <<< wire40),
                  {wire39}})));
              reg44 <= reg41;
            end
        end
    end
  assign wire45 = wire36;
  assign wire46 = wire40;
endmodule
