// Seed: 2791665419
program module_0;
  parameter id_1 = 1;
  always_comb id_2 <= -1'd0;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_2 = id_1;
  genvar id_3;
  wire id_4 = id_3;
  reg id_5, id_6;
  wire id_7;
  assign id_4 = (id_4);
  initial id_1 <= id_5;
  id_8(
      1
  );
  always id_2 = (1);
  wire id_9;
  assign id_5 = id_1;
  module_0 modCall_1 ();
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  for (
      id_21 = -1 !=? 1;
      id_7;
      id_20#(
          .id_4(1),
          .id_8(id_21 !== -1),
          .id_7(id_18)
      ) = id_14
  )
  wire id_22, id_23;
  module_0 modCall_1 ();
  wire id_24, \id_25 , id_26, id_27, id_28;
endmodule
