#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12e704080 .scope module, "duport_ram" "duport_ram" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clka";
    .port_info 1 /INPUT 1 "clkb";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "enb";
    .port_info 4 /INPUT 1 "wea";
    .port_info 5 /INPUT 1 "web";
    .port_info 6 /INPUT 5 "addra";
    .port_info 7 /INPUT 5 "addrb";
    .port_info 8 /INPUT 16 "dina";
    .port_info 9 /INPUT 16 "dinb";
    .port_info 10 /OUTPUT 16 "douta";
    .port_info 11 /OUTPUT 16 "doutb";
P_0x600003298880 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000000101>;
P_0x6000032988c0 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000010000>;
L_0x600003790070 .functor BUFZ 16, v0x600002e9c3f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000037900e0 .functor BUFZ 16, v0x600002e9c510_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x120008010 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600002e9c000_0 .net "addra", 4 0, o0x120008010;  0 drivers
o0x120008040 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600002e9c090_0 .net "addrb", 4 0, o0x120008040;  0 drivers
o0x120008070 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002e9c120_0 .net "clka", 0 0, o0x120008070;  0 drivers
o0x1200080a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002e9c1b0_0 .net "clkb", 0 0, o0x1200080a0;  0 drivers
o0x1200080d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x600002e9c240_0 .net "dina", 15 0, o0x1200080d0;  0 drivers
o0x120008100 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x600002e9c2d0_0 .net "dinb", 15 0, o0x120008100;  0 drivers
v0x600002e9c360_0 .net "douta", 15 0, L_0x600003790070;  1 drivers
v0x600002e9c3f0_0 .var "douta_reg", 15 0;
v0x600002e9c480_0 .net "doutb", 15 0, L_0x6000037900e0;  1 drivers
v0x600002e9c510_0 .var "doutb_reg", 15 0;
o0x1200081f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002e9c5a0_0 .net "ena", 0 0, o0x1200081f0;  0 drivers
o0x120008220 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002e9c630_0 .net "enb", 0 0, o0x120008220;  0 drivers
v0x600002e9c6c0 .array "ram", 0 31, 15 0;
o0x120008250 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002e9c750_0 .net "wea", 0 0, o0x120008250;  0 drivers
o0x120008280 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002e9c7e0_0 .net "web", 0 0, o0x120008280;  0 drivers
E_0x60000129bed0 .event posedge, v0x600002e9c1b0_0;
E_0x60000129bf60 .event posedge, v0x600002e9c120_0;
S_0x12e704310 .scope module, "pri_fifo_ram_tb" "pri_fifo_ram_tb" 3 1;
 .timescale 0 0;
v0x600002e91290_0 .var "clk", 0 0;
v0x600002e91320_0 .var "din", 15 0;
v0x600002e913b0_0 .net "dout", 15 0, L_0x600002d9ca00;  1 drivers
v0x600002e91440_0 .net "empty", 0 0, L_0x600002d9c6e0;  1 drivers
v0x600002e914d0_0 .net "full", 0 0, L_0x600002d9c820;  1 drivers
v0x600002e91560_0 .var "re", 0 0;
v0x600002e915f0_0 .var "rst", 0 0;
v0x600002e91680_0 .net "valid", 0 0, L_0x600003790150;  1 drivers
v0x600002e91710_0 .var "we", 0 0;
S_0x12e704480 .scope module, "prio_fifo_u1" "prio_fifo_ram" 3 13, 4 17 0, S_0x12e704310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "re";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 16 "din";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
P_0x60000209c000 .param/l "ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000000101>;
P_0x60000209c040 .param/l "CLEAR_ON_INIT" 0 4 22, +C4<00000000000000000000000000000001>;
P_0x60000209c080 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x60000209c0c0 .param/l "LABEL_WIDTH" 0 4 21, +C4<00000000000000000000000000001000>;
L_0x600003790150 .functor BUFZ 1, v0x600002e90900_0, C4<0>, C4<0>, C4<0>;
v0x600002e90360_0 .net "clk", 0 0, v0x600002e91290_0;  1 drivers
v0x600002e903f0_0 .net "data_count", 5 0, L_0x6000037902a0;  1 drivers
v0x600002e90480_0 .net "din", 15 0, v0x600002e91320_0;  1 drivers
v0x600002e90510_0 .net "dout", 15 0, L_0x600002d9ca00;  alias, 1 drivers
v0x600002e905a0_0 .net "empty", 0 0, L_0x600002d9c6e0;  alias, 1 drivers
v0x600002e90630_0 .net "fifo_rd_data", 4 0, L_0x600002d9c5a0;  1 drivers
v0x600002e906c0_0 .var "fifo_rd_en", 0 0;
v0x600002e90750_0 .var "fifo_wr_data", 4 0;
v0x600002e907e0_0 .var "fifo_wr_en", 0 0;
v0x600002e90870_0 .var "final_valid", 0 0;
v0x600002e90900_0 .var "final_valid_reg", 0 0;
v0x600002e90990_0 .net "full", 0 0, L_0x600002d9c820;  alias, 1 drivers
v0x600002e90a20_0 .var "prio_din", 12 0;
v0x600002e90ab0_0 .net "prio_dout", 12 0, L_0x600003790460;  1 drivers
v0x600002e90b40_0 .var "prio_re", 0 0;
v0x600002e90bd0_0 .net "prio_valid", 0 0, L_0x6000037904d0;  1 drivers
v0x600002e90c60_0 .var "prio_we", 0 0;
v0x600002e90cf0_0 .var "ram_raddr", 4 0;
v0x600002e90d80_0 .var "ram_re", 0 0;
v0x600002e90e10_0 .var "ram_waddr", 4 0;
v0x600002e90ea0_0 .var "ram_we", 0 0;
v0x600002e90f30_0 .var "rd_state", 0 0;
v0x600002e90fc0_0 .net "re", 0 0, v0x600002e91560_0;  1 drivers
v0x600002e91050_0 .net "rst", 0 0, v0x600002e915f0_0;  1 drivers
v0x600002e910e0_0 .net "valid", 0 0, L_0x600003790150;  alias, 1 drivers
v0x600002e91170_0 .net "we", 0 0, v0x600002e91710_0;  1 drivers
v0x600002e91200_0 .var "wr_state", 2 0;
L_0x600002d9c8c0 .reduce/nor v0x600002e915f0_0;
L_0x600002d9caa0 .reduce/nor v0x600002e915f0_0;
S_0x12e7045f0 .scope module, "head_fifo" "prio_label_fifo" 4 154, 5 17 0, S_0x12e704480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "re";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 13 "din";
    .port_info 5 /OUTPUT 13 "dout";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
P_0x60000209c100 .param/l "ADDR_WIDTH" 0 5 19, +C4<00000000000000000000000000000101>;
P_0x60000209c140 .param/l "CLEAR_ON_INIT" 0 5 22, +C4<00000000000000000000000000000001>;
P_0x60000209c180 .param/l "DATA_WIDTH" 0 5 20, +C4<000000000000000000000000000001101>;
P_0x60000209c1c0 .param/l "LABEL_WIDTH" 0 5 21, +C4<00000000000000000000000000001000>;
L_0x600003790460 .functor BUFZ 13, v0x600002e9cf30_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0x6000037904d0 .functor BUFZ 1, v0x600002e9d7a0_0, C4<0>, C4<0>, C4<0>;
v0x600002e9c900_0 .net *"_ivl_12", 31 0, L_0x600002d9c780;  1 drivers
L_0x120040370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9c990_0 .net *"_ivl_15", 25 0, L_0x120040370;  1 drivers
L_0x1200403b8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x600002e9ca20_0 .net/2u *"_ivl_16", 31 0, L_0x1200403b8;  1 drivers
v0x600002e9cab0_0 .net *"_ivl_4", 31 0, L_0x600002d9c640;  1 drivers
L_0x1200402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9cb40_0 .net *"_ivl_7", 25 0, L_0x1200402e0;  1 drivers
L_0x120040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9cbd0_0 .net/2u *"_ivl_8", 31 0, L_0x120040328;  1 drivers
v0x600002e9cc60_0 .var "begin_exchange_flag", 0 0;
v0x600002e9ccf0_0 .var "begin_shuffle_flag", 0 0;
v0x600002e9cd80_0 .net "clk", 0 0, v0x600002e91290_0;  alias, 1 drivers
v0x600002e9ce10_0 .net "din", 12 0, v0x600002e90a20_0;  1 drivers
v0x600002e9cea0_0 .net "dout", 12 0, L_0x600003790460;  alias, 1 drivers
v0x600002e9cf30_0 .var "dout_reg", 12 0;
v0x600002e9cfc0_0 .net "empty", 0 0, L_0x600002d9c6e0;  alias, 1 drivers
v0x600002e9d050_0 .var "exchange_addr", 4 0;
v0x600002e9d0e0_0 .var "exchange_data", 12 0;
v0x600002e9d170_0 .var "exchange_flag", 0 0;
v0x600002e9d200_0 .net "full", 0 0, L_0x600002d9c820;  alias, 1 drivers
v0x600002e9d290 .array "mem", 0 31, 12 0;
v0x600002e9d320_0 .net "re", 0 0, v0x600002e90b40_0;  1 drivers
v0x600002e9d3b0_0 .var "re_flag", 0 0;
v0x600002e9d440_0 .var "re_reg", 0 0;
v0x600002e9d4d0_0 .net "rst", 0 0, L_0x600002d9c8c0;  1 drivers
v0x600002e9d560_0 .var "shuffle_addr", 4 0;
v0x600002e9d5f0_0 .var "shuffle_data", 12 0;
v0x600002e9d680_0 .var "shuffle_flag", 0 0;
v0x600002e9d710_0 .net "valid", 0 0, L_0x6000037904d0;  alias, 1 drivers
v0x600002e9d7a0_0 .var "valid_reg", 0 0;
v0x600002e9d830_0 .var "waddr", 5 0;
v0x600002e9d8c0_0 .net "we", 0 0, v0x600002e90c60_0;  1 drivers
v0x600002e9d950_0 .var "we_flag", 0 0;
v0x600002e9d9e0_0 .var "we_reg", 0 0;
E_0x60000129bf00 .event posedge, v0x600002e9cd80_0;
L_0x600002d9c640 .concat [ 6 26 0 0], v0x600002e9d830_0, L_0x1200402e0;
L_0x600002d9c6e0 .cmp/eq 32, L_0x600002d9c640, L_0x120040328;
L_0x600002d9c780 .concat [ 6 26 0 0], v0x600002e9d830_0, L_0x120040370;
L_0x600002d9c820 .cmp/eq 32, L_0x600002d9c780, L_0x1200403b8;
S_0x12e704760 .scope generate, "clear_on_init" "clear_on_init" 5 80, 5 80 0, S_0x12e7045f0;
 .timescale 0 0;
v0x600002e9c870_0 .var/i "idx", 31 0;
S_0x12e7048d0 .scope module, "index_fifo" "sync_fifo_init" 4 138, 6 2 0, S_0x12e704480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "fifo_wr_en";
    .port_info 3 /OUTPUT 1 "fifo_full";
    .port_info 4 /INPUT 5 "fifo_wr_data";
    .port_info 5 /INPUT 1 "fifo_rd_en";
    .port_info 6 /OUTPUT 5 "fifo_rd_data";
    .port_info 7 /OUTPUT 1 "fifo_empty";
    .port_info 8 /OUTPUT 1 "fifo_wr_err";
    .port_info 9 /OUTPUT 1 "fifo_rd_err";
    .port_info 10 /OUTPUT 6 "data_count";
P_0x600002990000 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000000101>;
P_0x600002990040 .param/l "COUNT_WIDTH" 0 6 6, +C4<00000000000000000000000000000101>;
P_0x600002990080 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000000101>;
L_0x6000037901c0 .functor AND 1, L_0x600002d9c320, v0x600002e907e0_0, C4<1>, C4<1>;
L_0x600003790230 .functor AND 1, L_0x600002d9c460, v0x600002e906c0_0, C4<1>, C4<1>;
L_0x6000037902a0 .functor BUFZ 6, v0x600002e9ef40_0, C4<000000>, C4<000000>, C4<000000>;
L_0x6000037903f0 .functor NOT 1, v0x600002e915f0_0, C4<0>, C4<0>, C4<0>;
v0x600002e9e6d0_0 .net *"_ivl_0", 31 0, L_0x600002d9c000;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9e760_0 .net *"_ivl_11", 25 0, L_0x1200400a0;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9e7f0_0 .net/2u *"_ivl_12", 31 0, L_0x1200400e8;  1 drivers
v0x600002e9e880_0 .net *"_ivl_16", 31 0, L_0x600002d9c280;  1 drivers
L_0x120040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9e910_0 .net *"_ivl_19", 25 0, L_0x120040130;  1 drivers
L_0x120040178 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x600002e9e9a0_0 .net/2u *"_ivl_20", 31 0, L_0x120040178;  1 drivers
v0x600002e9ea30_0 .net *"_ivl_22", 0 0, L_0x600002d9c320;  1 drivers
v0x600002e9eac0_0 .net *"_ivl_26", 31 0, L_0x600002d9c3c0;  1 drivers
L_0x1200401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9eb50_0 .net *"_ivl_29", 25 0, L_0x1200401c0;  1 drivers
L_0x120040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9ebe0_0 .net *"_ivl_3", 25 0, L_0x120040010;  1 drivers
L_0x120040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9ec70_0 .net/2u *"_ivl_30", 31 0, L_0x120040208;  1 drivers
v0x600002e9ed00_0 .net *"_ivl_32", 0 0, L_0x600002d9c460;  1 drivers
L_0x120040058 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x600002e9ed90_0 .net/2u *"_ivl_4", 31 0, L_0x120040058;  1 drivers
v0x600002e9ee20_0 .net *"_ivl_8", 31 0, L_0x600002d9c140;  1 drivers
v0x600002e9eeb0_0 .net "clk", 0 0, v0x600002e91290_0;  alias, 1 drivers
v0x600002e9ef40_0 .var "data_cnt", 5 0;
v0x600002e9efd0_0 .net "data_count", 5 0, L_0x6000037902a0;  alias, 1 drivers
v0x600002e9f060_0 .net "fifo_empty", 0 0, L_0x600002d9c1e0;  1 drivers
v0x600002e9f0f0_0 .net "fifo_full", 0 0, L_0x600002d9c0a0;  1 drivers
v0x600002e9f180_0 .net "fifo_rd_data", 4 0, L_0x600002d9c5a0;  alias, 1 drivers
v0x600002e9f210_0 .net "fifo_rd_en", 0 0, v0x600002e906c0_0;  1 drivers
v0x600002e9f2a0_0 .net "fifo_rd_err", 0 0, L_0x600003790230;  1 drivers
v0x600002e9f330_0 .net "fifo_wr_data", 4 0, v0x600002e90750_0;  1 drivers
v0x600002e9f3c0_0 .net "fifo_wr_en", 0 0, v0x600002e907e0_0;  1 drivers
v0x600002e9f450_0 .net "fifo_wr_err", 0 0, L_0x6000037901c0;  1 drivers
v0x600002e9f4e0_0 .var "rdaddress", 4 0;
v0x600002e9f570_0 .net "rst_n", 0 0, v0x600002e915f0_0;  alias, 1 drivers
v0x600002e9f600_0 .var "wraddress", 4 0;
E_0x60000129bf90/0 .event negedge, v0x600002e9f570_0;
E_0x60000129bf90/1 .event posedge, v0x600002e9cd80_0;
E_0x60000129bf90 .event/or E_0x60000129bf90/0, E_0x60000129bf90/1;
L_0x600002d9c000 .concat [ 6 26 0 0], v0x600002e9ef40_0, L_0x120040010;
L_0x600002d9c0a0 .cmp/eq 32, L_0x600002d9c000, L_0x120040058;
L_0x600002d9c140 .concat [ 6 26 0 0], v0x600002e9ef40_0, L_0x1200400a0;
L_0x600002d9c1e0 .cmp/eq 32, L_0x600002d9c140, L_0x1200400e8;
L_0x600002d9c280 .concat [ 6 26 0 0], v0x600002e9ef40_0, L_0x120040130;
L_0x600002d9c320 .cmp/eq 32, L_0x600002d9c280, L_0x120040178;
L_0x600002d9c3c0 .concat [ 6 26 0 0], v0x600002e9ef40_0, L_0x1200401c0;
L_0x600002d9c460 .cmp/eq 32, L_0x600002d9c3c0, L_0x120040208;
S_0x12e704b50 .scope module, "ram" "dpram_sclk" 6 59, 7 17 0, S_0x12e7048d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "raddr";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 5 "waddr";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 5 "din";
    .port_info 7 /OUTPUT 5 "dout";
P_0x12e704cc0 .param/l "ADDR_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x12e704d00 .param/l "CLEAR_ON_INIT" 0 7 21, +C4<00000000000000000000000000000000>;
P_0x12e704d40 .param/l "DATA_WIDTH" 0 7 20, +C4<00000000000000000000000000000101>;
P_0x12e704d80 .param/l "ENABLE_BYPASS" 0 7 22, +C4<00000000000000000000000000000001>;
P_0x12e704dc0 .param/l "INDEX_INIT" 0 7 24, +C4<00000000000000000000000000000001>;
P_0x12e704e00 .param/l "STATE_KEEP" 0 7 23, C4<1>;
L_0x120040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600003790310 .functor OR 1, v0x600002e9e400_0, L_0x120040250, C4<0>, C4<0>;
v0x600002e9e130_1 .array/port v0x600002e9e130, 1;
L_0x600003790380 .functor BUFZ 5, v0x600002e9e130_1, C4<00000>, C4<00000>, C4<00000>;
v0x600002e9dc20_0 .net/2u *"_ivl_0", 0 0, L_0x120040250;  1 drivers
v0x600002e9dcb0_0 .net *"_ivl_2", 0 0, L_0x600003790310;  1 drivers
L_0x120040298 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x600002e9dd40_0 .net/2u *"_ivl_4", 4 0, L_0x120040298;  1 drivers
v0x600002e9ddd0_0 .net "clk", 0 0, v0x600002e91290_0;  alias, 1 drivers
v0x600002e9de60_0 .net "data_watch", 4 0, L_0x600003790380;  1 drivers
v0x600002e9def0_0 .net "din", 4 0, v0x600002e90750_0;  alias, 1 drivers
v0x600002e9df80_0 .var "din_reg", 4 0;
v0x600002e9e010_0 .net "dout", 4 0, L_0x600002d9c5a0;  alias, 1 drivers
v0x600002e9e0a0_0 .net "dout_w", 4 0, L_0x600002d9c500;  1 drivers
v0x600002e9e130 .array "mem", 0 31, 4 0;
v0x600002e9e1c0_0 .net "raddr", 4 0, v0x600002e9f4e0_0;  1 drivers
v0x600002e9e250_0 .var "raddr_reg", 4 0;
v0x600002e9e2e0_0 .var "rdata", 4 0;
v0x600002e9e370_0 .net "re", 0 0, v0x600002e906c0_0;  alias, 1 drivers
v0x600002e9e400_0 .var "re_r", 0 0;
v0x600002e9e490_0 .net "rst", 0 0, L_0x6000037903f0;  1 drivers
v0x600002e9e520_0 .net "waddr", 4 0, v0x600002e9f600_0;  1 drivers
v0x600002e9e5b0_0 .var "waddr_reg", 4 0;
v0x600002e9e640_0 .net "we", 0 0, v0x600002e907e0_0;  alias, 1 drivers
L_0x600002d9c5a0 .functor MUXZ 5, L_0x120040298, L_0x600002d9c500, L_0x600003790310, C4<>;
S_0x12e704e40 .scope generate, "bypass_gen" "bypass_gen" 7 88, 7 88 0, S_0x12e704b50;
 .timescale 0 0;
v0x600002e9da70_0 .var "bypass", 0 0;
v0x600002e9db00_0 .var "din_r", 4 0;
L_0x600002d9c500 .functor MUXZ 5, v0x600002e9e2e0_0, v0x600002e9db00_0, v0x600002e9da70_0, C4<>;
S_0x12e704fb0 .scope generate, "index_init" "index_init" 7 76, 7 76 0, S_0x12e704b50;
 .timescale 0 0;
v0x600002e9db90_0 .var/i "idx", 31 0;
S_0x12e705120 .scope module, "payload_ram" "dpram_sclk" 4 170, 7 17 0, S_0x12e704480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "raddr";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 5 "waddr";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 16 "din";
    .port_info 7 /OUTPUT 16 "dout";
P_0x12e705290 .param/l "ADDR_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x12e7052d0 .param/l "CLEAR_ON_INIT" 0 7 21, +C4<00000000000000000000000000000001>;
P_0x12e705310 .param/l "DATA_WIDTH" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x12e705350 .param/l "ENABLE_BYPASS" 0 7 22, +C4<00000000000000000000000000000001>;
P_0x12e705390 .param/l "INDEX_INIT" 0 7 24, C4<0>;
P_0x12e7053d0 .param/l "STATE_KEEP" 0 7 23, C4<1>;
L_0x120040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600003790540 .functor OR 1, v0x600002e90090_0, L_0x120040400, C4<0>, C4<0>;
v0x600002e9fd50_1 .array/port v0x600002e9fd50, 1;
L_0x6000037905b0 .functor BUFZ 16, v0x600002e9fd50_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x600002e9f840_0 .net/2u *"_ivl_0", 0 0, L_0x120040400;  1 drivers
v0x600002e9f8d0_0 .net *"_ivl_2", 0 0, L_0x600003790540;  1 drivers
L_0x120040448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9f960_0 .net/2u *"_ivl_4", 15 0, L_0x120040448;  1 drivers
v0x600002e9f9f0_0 .net "clk", 0 0, v0x600002e91290_0;  alias, 1 drivers
v0x600002e9fa80_0 .net "data_watch", 15 0, L_0x6000037905b0;  1 drivers
v0x600002e9fb10_0 .net "din", 15 0, v0x600002e91320_0;  alias, 1 drivers
v0x600002e9fba0_0 .var "din_reg", 15 0;
v0x600002e9fc30_0 .net "dout", 15 0, L_0x600002d9ca00;  alias, 1 drivers
v0x600002e9fcc0_0 .net "dout_w", 15 0, L_0x600002d9c960;  1 drivers
v0x600002e9fd50 .array "mem", 0 31, 15 0;
v0x600002e9fde0_0 .net "raddr", 4 0, v0x600002e90cf0_0;  1 drivers
v0x600002e9fe70_0 .var "raddr_reg", 4 0;
v0x600002e9ff00_0 .var "rdata", 15 0;
v0x600002e90000_0 .net "re", 0 0, v0x600002e90d80_0;  1 drivers
v0x600002e90090_0 .var "re_r", 0 0;
v0x600002e90120_0 .net "rst", 0 0, L_0x600002d9caa0;  1 drivers
v0x600002e901b0_0 .net "waddr", 4 0, v0x600002e90e10_0;  1 drivers
v0x600002e90240_0 .var "waddr_reg", 4 0;
v0x600002e902d0_0 .net "we", 0 0, v0x600002e90ea0_0;  1 drivers
L_0x600002d9ca00 .functor MUXZ 16, L_0x120040448, L_0x600002d9c960, L_0x600003790540, C4<>;
S_0x12e705410 .scope generate, "bypass_gen" "bypass_gen" 7 88, 7 88 0, S_0x12e705120;
 .timescale 0 0;
v0x600002e9f690_0 .var "bypass", 0 0;
v0x600002e9f720_0 .var "din_r", 15 0;
L_0x600002d9c960 .functor MUXZ 16, v0x600002e9ff00_0, v0x600002e9f720_0, v0x600002e9f690_0, C4<>;
S_0x12e705580 .scope generate, "clear_on_init" "clear_on_init" 7 67, 7 67 0, S_0x12e705120;
 .timescale 0 0;
v0x600002e9f7b0_0 .var/i "idx", 31 0;
    .scope S_0x12e704080;
T_0 ;
    %wait E_0x60000129bf60;
    %load/vec4 v0x600002e9c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600002e9c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600002e9c240_0;
    %load/vec4 v0x600002e9c000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c6c0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x600002e9c000_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002e9c6c0, 4;
    %assign/vec4 v0x600002e9c3f0_0, 0;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12e704080;
T_1 ;
    %wait E_0x60000129bed0;
    %load/vec4 v0x600002e9c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600002e9c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600002e9c2d0_0;
    %load/vec4 v0x600002e9c090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c6c0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x600002e9c090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002e9c6c0, 4;
    %assign/vec4 v0x600002e9c510_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12e704fb0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9db90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600002e9db90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x600002e9db90_0;
    %pad/s 5;
    %ix/getv/s 4, v0x600002e9db90_0;
    %store/vec4a v0x600002e9e130, 4, 0;
    %load/vec4 v0x600002e9db90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9db90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x12e704e40;
T_3 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x600002e9def0_0;
    %assign/vec4 v0x600002e9db00_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12e704e40;
T_4 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9e520_0;
    %load/vec4 v0x600002e9e1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e9e640_0;
    %and;
    %load/vec4 v0x600002e9e370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9da70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9da70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12e704b50;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9e2e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9e400_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9e250_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9e5b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9df80_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_0x12e704b50;
T_6 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9e400_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002e9e370_0;
    %assign/vec4 v0x600002e9e400_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12e704b50;
T_7 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x600002e9def0_0;
    %load/vec4 v0x600002e9e520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9e130, 0, 4;
T_7.0 ;
    %load/vec4 v0x600002e9e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600002e9e1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002e9e130, 4;
    %assign/vec4 v0x600002e9e2e0_0, 0;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12e704b50;
T_8 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9e520_0;
    %assign/vec4 v0x600002e9e5b0_0, 0;
    %load/vec4 v0x600002e9e1c0_0;
    %assign/vec4 v0x600002e9e250_0, 0;
    %load/vec4 v0x600002e9def0_0;
    %assign/vec4 v0x600002e9df80_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12e7048d0;
T_9 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9f4e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9f600_0, 0, 5;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x600002e9ef40_0, 0, 6;
    %end;
    .thread T_9;
    .scope S_0x12e7048d0;
T_10 ;
    %wait E_0x60000129bf90;
    %load/vec4 v0x600002e9f570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002e9f4e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002e9f210_0;
    %load/vec4 v0x600002e9f060_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002e9f4e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002e9f4e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12e7048d0;
T_11 ;
    %wait E_0x60000129bf90;
    %load/vec4 v0x600002e9f570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002e9f600_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002e9f3c0_0;
    %load/vec4 v0x600002e9f0f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002e9f600_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002e9f600_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12e7048d0;
T_12 ;
    %wait E_0x60000129bf90;
    %load/vec4 v0x600002e9f570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x600002e9ef40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002e9f3c0_0;
    %load/vec4 v0x600002e9f210_0;
    %inv;
    %and;
    %load/vec4 v0x600002e9f0f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002e9ef40_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600002e9ef40_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x600002e9f210_0;
    %load/vec4 v0x600002e9f3c0_0;
    %inv;
    %and;
    %load/vec4 v0x600002e9f060_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002e9ef40_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x600002e9ef40_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x600002e9ef40_0;
    %assign/vec4 v0x600002e9ef40_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12e704760;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9c870_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x600002e9c870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 8191, 0, 13;
    %ix/getv/s 4, v0x600002e9c870_0;
    %store/vec4a v0x600002e9d290, 4, 0;
    %load/vec4 v0x600002e9c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9c870_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x12e7045f0;
T_14 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9d050_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9d560_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600002e9d830_0, 0, 6;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x600002e9d0e0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x600002e9d5f0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x600002e9cf30_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9ccf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9d3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9d440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e9d680_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x12e7045f0;
T_15 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9d830_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x600002e9d320_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e9cc60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d3b0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x600002e9d320_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e9cc60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600002e9d8c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9ccf0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x600002e9d320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e9cc60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600002e9d3b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9ccf0_0, 0;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12e7045f0;
T_16 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9d830_0;
    %pad/u 32;
    %cmpi/ne 32, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x600002e9d8c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e9ccf0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d950_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x600002e9d8c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e9ccf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600002e9d320_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9cc60_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x600002e9d8c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e9ccf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600002e9d950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9cc60_0, 0;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12e7045f0;
T_17 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600002e9cf30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002e9d050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600002e9d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9cc60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002e9d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002e9d830_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x600002e9d050_0, 0;
    %load/vec4 v0x600002e9ce10_0;
    %assign/vec4 v0x600002e9d0e0_0, 0;
    %load/vec4 v0x600002e9d830_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600002e9d830_0, 0;
    %load/vec4 v0x600002e9cc60_0;
    %assign/vec4 v0x600002e9d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d9e0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002e9d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e9d290, 4;
    %assign/vec4 v0x600002e9cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d7a0_0, 0;
    %load/vec4 v0x600002e9ccf0_0;
    %assign/vec4 v0x600002e9d680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002e9d560_0, 0;
    %load/vec4 v0x600002e9d830_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %assign/vec4 v0x600002e9d5f0_0, 0;
    %pushi/vec4 8191, 0, 13;
    %load/vec4 v0x600002e9d830_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %load/vec4 v0x600002e9d830_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x600002e9d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d440_0, 0;
T_17.4 ;
    %load/vec4 v0x600002e9d320_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e9d8c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e9d290, 4;
    %assign/vec4 v0x600002e9cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002e9d560_0, 0;
    %load/vec4 v0x600002e9ce10_0;
    %assign/vec4 v0x600002e9d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9d7a0_0, 0;
T_17.6 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12e7045f0;
T_18 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x600002e9d050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d170_0, 0;
    %load/vec4 v0x600002e9d0e0_0;
    %load/vec4 v0x600002e9d050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x600002e9d0e0_0;
    %parti/s 8, 5, 4;
    %load/vec4 v0x600002e9d050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %parti/s 8, 5, 4;
    %cmp/u;
    %jmp/0xz  T_18.4, 5;
    %load/vec4 v0x600002e9d050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %load/vec4 v0x600002e9d050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %load/vec4 v0x600002e9d050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 5;
    %assign/vec4 v0x600002e9d050_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x600002e9d0e0_0;
    %load/vec4 v0x600002e9d050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d170_0, 0;
T_18.5 ;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12e7045f0;
T_19 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e9d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x600002e9d830_0;
    %pad/u 32;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x600002e9d5f0_0;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d7a0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 34;
    %addi 1, 0, 34;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %subi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %parti/s 8, 5, 4;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %parti/s 8, 5, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v0x600002e9d5f0_0;
    %parti/s 8, 5, 4;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 34;
    %addi 1, 0, 34;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %subi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %parti/s 8, 5, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d680_0, 0;
    %load/vec4 v0x600002e9d5f0_0;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d7a0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 34;
    %addi 1, 0, 34;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %subi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %load/vec4 v0x600002e9d560_0;
    %addi 1, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 5;
    %assign/vec4 v0x600002e9d560_0, 0;
T_19.7 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x600002e9d5f0_0;
    %parti/s 8, 5, 4;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %parti/s 8, 5, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d680_0, 0;
    %load/vec4 v0x600002e9d5f0_0;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9d7a0_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %load/vec4a v0x600002e9d290, 4;
    %load/vec4 v0x600002e9d560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9d290, 0, 4;
    %load/vec4 v0x600002e9d560_0;
    %addi 1, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x600002e9d560_0, 0;
T_19.9 ;
T_19.5 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12e705580;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9f7b0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x600002e9f7b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x600002e9f7b0_0;
    %store/vec4a v0x600002e9fd50, 4, 0;
    %load/vec4 v0x600002e9f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9f7b0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0x12e705410;
T_21 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e90000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x600002e9fb10_0;
    %assign/vec4 v0x600002e9f720_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12e705410;
T_22 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e901b0_0;
    %load/vec4 v0x600002e9fde0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002e902d0_0;
    %and;
    %load/vec4 v0x600002e90000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9f690_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9f690_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12e705120;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e9ff00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e90090_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e9fe70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e90240_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e9fba0_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x12e705120;
T_24 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e90120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e90090_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002e90000_0;
    %assign/vec4 v0x600002e90090_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12e705120;
T_25 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e902d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x600002e9fb10_0;
    %load/vec4 v0x600002e901b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9fd50, 0, 4;
T_25.0 ;
    %load/vec4 v0x600002e90000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600002e9fde0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002e9fd50, 4;
    %assign/vec4 v0x600002e9ff00_0, 0;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12e705120;
T_26 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e901b0_0;
    %assign/vec4 v0x600002e90240_0, 0;
    %load/vec4 v0x600002e9fde0_0;
    %assign/vec4 v0x600002e9fe70_0, 0;
    %load/vec4 v0x600002e9fb10_0;
    %assign/vec4 v0x600002e9fba0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12e704480;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e906c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e907e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e90750_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e90b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e90c60_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x600002e90a20_0, 0, 13;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e90cf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600002e90e10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e90d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e90ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002e91200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e90f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e90870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e90900_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x12e704480;
T_28 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e91200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0x600002e91170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e906c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002e91200_0, 0;
T_28.5 ;
    %jmp T_28.4;
T_28.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002e91200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e906c0_0, 0;
    %jmp T_28.4;
T_28.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002e91200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e90ea0_0, 0;
    %load/vec4 v0x600002e90630_0;
    %assign/vec4 v0x600002e90e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e90c60_0, 0;
    %load/vec4 v0x600002e90480_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x600002e90630_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002e90a20_0, 0;
    %jmp T_28.4;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e90ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e90c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002e91200_0, 0;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12e704480;
T_29 ;
    %wait E_0x60000129bf00;
    %load/vec4 v0x600002e90f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %jmp T_29.2;
T_29.0 ;
    %load/vec4 v0x600002e90870_0;
    %assign/vec4 v0x600002e90900_0, 0;
    %load/vec4 v0x600002e90fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.3, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e90b40_0, 0;
    %jmp T_29.4;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e90b40_0, 0;
T_29.4 ;
    %load/vec4 v0x600002e90bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e90d80_0, 0;
    %load/vec4 v0x600002e90ab0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x600002e90cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e90870_0, 0;
    %jmp T_29.6;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e90870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e90d80_0, 0;
    %load/vec4 v0x600002e90870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e90f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e907e0_0, 0;
    %load/vec4 v0x600002e90ab0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x600002e90750_0, 0;
T_29.7 ;
T_29.6 ;
    %jmp T_29.2;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e907e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e90f30_0, 0;
    %jmp T_29.2;
T_29.2 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x12e704310;
T_30 ;
    %delay 5, 0;
    %load/vec4 v0x600002e91290_0;
    %inv;
    %store/vec4 v0x600002e91290_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x12e704310;
T_31 ;
    %vpi_call 3 30 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12e704310 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x12e704310;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e915f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e91290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e91710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e91560_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e91320_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002e915f0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 31, 0, 32;
T_32.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.1, 5;
    %jmp/1 T_32.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002e91710_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %vpi_func 3 62 "$random" 32 {0 0 0};
    %pushi/vec4 197, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002e91320_0, 4, 8;
    %pushi/vec4 0, 0, 32;
    %vpi_func 3 63 "$random" 32 {0 0 0};
    %pushi/vec4 101, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002e91320_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e91710_0, 0, 1;
    %delay 150, 0;
    %jmp T_32.0;
T_32.1 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_32.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.3, 5;
    %jmp/1 T_32.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002e91560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002e91710_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %vpi_func 3 72 "$random" 32 {0 0 0};
    %pushi/vec4 197, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002e91320_0, 4, 8;
    %pushi/vec4 0, 0, 32;
    %vpi_func 3 73 "$random" 32 {0 0 0};
    %pushi/vec4 101, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002e91320_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e91560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e91710_0, 0, 1;
    %delay 200, 0;
    %jmp T_32.2;
T_32.3 ;
    %pop/vec4 1;
    %pushi/vec4 34, 0, 32;
T_32.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.5, 5;
    %jmp/1 T_32.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002e91560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002e91560_0, 0, 1;
    %delay 200, 0;
    %jmp T_32.4;
T_32.5 ;
    %pop/vec4 1;
    %vpi_call 3 88 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./FIFO/PRIO_FIFO_RAM/src//duport_ram.v";
    "./FIFO/PRIO_FIFO_RAM/tb/prio_fifo_ram_tb.v";
    "./FIFO/PRIO_FIFO_RAM/src//prio_fifo_ram.v";
    "./FIFO/PRIO_FIFO_RAM/src//prio_label_fifo.v";
    "./FIFO/PRIO_FIFO_RAM/src//sync_fifo_init.v";
    "./FIFO/PRIO_FIFO_RAM/src//dpram_sclk.v";
