#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 21 10:52:58 2021
# Process ID: 15652
# Current directory: C:/Users/Alejandro/SED/Trabajo_v11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5416 C:\Users\Alejandro\SED\Trabajo_v11\Trabajo_v1.xpr
# Log file: C:/Users/Alejandro/SED/Trabajo_v11/vivado.log
# Journal file: C:/Users/Alejandro/SED/Trabajo_v11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lcastedo/Downloads/Trabajo_v11' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.gen/sources_1', nor could it be found using path 'C:/Users/lcastedo/Downloads/Trabajo_v11/Trabajo_v1.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.ip_user_files', nor could it be found using path 'C:/Users/lcastedo/Downloads/Trabajo_v11/Trabajo_v1.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:01:10 . Memory (MB): peak = 1250.812 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets top_test ]
Command: launch_simulation -simset top_test
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.sim/top_test/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'top_test'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_TB' in fileset 'top_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'top_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.sim/top_test/behav/xsim'
"xvhdl --incr --relax -prj TOP_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_DIVIDER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/display_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DISPLAY_DECODER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/display_refresh.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DISPLAY_REFRESH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAQUINA_ESTADOS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/motor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MOTOR'
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/motor.vhd:62]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/motor.vhd:64]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/motor.vhd:66]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/req_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REQ_REGISTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/imports/src/synchronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRONIZER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_TB'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1250.812 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.sim/top_test/behav/xsim'
"xelab -wto bfbceb3aab6b4c17b4193274c0caa0b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_TB_behav xil_defaultlib.TOP_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bfbceb3aab6b4c17b4193274c0caa0b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_TB_behav xil_defaultlib.TOP_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.CLK_DIVIDER [\CLK_DIVIDER(clkin_freq=4000,clk...]
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRONIZER [\SYNCHRONIZER(width=5,init="1000...]
Compiling architecture behavioral of entity xil_defaultlib.MAQUINA_ESTADOS [maquina_estados_default]
Compiling architecture behavioral of entity xil_defaultlib.REQ_REGISTER [req_register_default]
Compiling architecture behavioral of entity xil_defaultlib.MOTOR [motor_default]
Compiling architecture dataflow of entity xil_defaultlib.DISPLAY_DECODER [display_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.DISPLAY_REFRESH [display_refresh_default]
Compiling architecture structural of entity xil_defaultlib.TOP [\TOP(clkin_freq=4000)\]
Compiling architecture test of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.sim/top_test/behav/xsim/xsim.dir/TOP_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.sim/top_test/behav/xsim/xsim.dir/TOP_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun 21 12:48:30 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 98.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 21 12:48:30 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1250.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.sim/top_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_TB_behav -key {Behavioral:top_test:Functional:TOP_TB} -tclbatch {TOP_TB.tcl} -view {C:/Users/Alejandro/SED/Trabajo_v11/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Alejandro/SED/Trabajo_v11/top_tb_behav.wcfg
source TOP_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30 sec
Failure: [SUCCESS]: simulation finished.
Time: 12014375 us  Iteration: 0  Process: /TOP_TB/stim_proc  File: C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sim_1/new/top_tb.vhd
$finish called at time : 12014375 us : File "C:/Users/Alejandro/SED/Trabajo_v11/Trabajo_v1.srcs/sim_1/new/top_tb.vhd" Line 95
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1250.812 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30 sec
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1250.812 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1250.812 ; gain = 0.000
close_project
