# AES Design Verification Guide
## Testing Original vs Optimized Implementations

---

## Overview

This guide provides multiple methods to verify that both the original (`aes_core_fixed.v`) and optimized (`aes_core_optimized.v`) designs are functionally correct and produce identical outputs.

---

## Verification Methods

### **Method 1: Verilog Simulation (Recommended)**

#### **Option A: Using Icarus Verilog**
```bash
# Install iverilog (if not already installed)
sudo apt-get install iverilog

# Run the simulation script
./run_simulation.sh
```

#### **Option B: Using Vivado Simulator**
```bash
# From command line
vivado -mode batch -source run_vivado_sim.tcl

# Or from Vivado GUI:
# 1. Open Vivado
# 2. Tools ‚Üí Run Tcl Script
# 3. Select run_vivado_sim.tcl
# 4. Check TCL console for results
```

#### **Option C: Manual Vivado Simulation**
1. **Create Simulation Project:**
   - Open Vivado
   - File ‚Üí New Project
   - Select RTL Project, Do not specify sources

2. **Add Design Files:**
   - Add Sources ‚Üí Add or create design sources
   - Add all .v files:
     - `aes_core_fixed.v`
     - `aes_core_optimized.v`
     - `aes_subbytes_32bit.v`
     - `aes_sbox.v`
     - `aes_inv_sbox.v`
     - `aes_shiftrows_128bit.v`
     - `aes_mixcolumns_32bit.v`
     - `aes_key_expansion_otf.v`

3. **Add Testbench:**
   - Add Sources ‚Üí Add or create simulation sources
   - Add `tb_aes_verification.v`

4. **Run Simulation:**
   - Flow Navigator ‚Üí Simulation ‚Üí Run Simulation ‚Üí Run Behavioral Simulation
   - In TCL Console, type: `run 100us`
   - Check results in console output

---

### **Method 2: Python Verification**

Verifies expected outputs using PyCryptodome library:

```bash
# Install PyCryptodome
pip install pycryptodome

# Run verification
python3 verify_aes_python.py
```

This will show you what the correct outputs should be for each test vector.

---

### **Method 3: Manual Verification**

#### **Test Vector 0 (NIST FIPS 197 Appendix C.1)**

**Encryption:**
```
Key:                000102030405060708090a0b0c0d0e0f
Plaintext:          00112233445566778899aabbccddeeff
Expected Output:    69c4e0d86a7b0430d8cdb78070b4c55a
```

**Decryption:**
```
Key:                000102030405060708090a0b0c0d0e0f
Ciphertext:         69c4e0d86a7b0430d8cdb78070b4c55a
Expected Output:    00112233445566778899aabbccddeeff
```

#### **Expected Cycle Counts**

| Design | Encryption | Decryption |
|--------|-----------|-----------|
| **Original** | 129 cycles | 175 cycles |
| **Optimized** | 32 cycles | 44 cycles |
| **Speedup** | 4.0x | 4.0x |

---

## Expected Simulation Output

When you run `tb_aes_verification.v`, you should see output like this:

```
================================================================================
AES CORE VERIFICATION TESTBENCH
Comparing Original vs Optimized Designs
================================================================================

################################################################################
# ENCRYPTION TESTS
################################################################################

========================================
ENCRYPTION TEST 0
========================================
Key:       000102030405060708090a0b0c0d0e0f
Plaintext: 00112233445566778899aabbccddeeff
Expected:  69c4e0d86a7b0430d8cdb78070b4c55a

--- ORIGINAL DESIGN ---
Output:    69c4e0d86a7b0430d8cdb78070b4c55a
Cycles:    129
Status:    PASS ‚úì

--- OPTIMIZED DESIGN ---
Output:    69c4e0d86a7b0430d8cdb78070b4c55a
Cycles:    32
Status:    PASS ‚úì

--- COMPARISON ---
Original == Optimized: PASS ‚úì
Speedup: 4.03x faster (129 vs 32 cycles)

... (more tests) ...

================================================================================
FINAL SUMMARY
================================================================================
Total Tests:   16  (8 encryption + 8 decryption)
Errors:        0

‚úì‚úì‚úì ALL TESTS PASSED! ‚úì‚úì‚úì

Both original and optimized designs produce correct outputs.

--- PERFORMANCE COMPARISON ---
Average cycles (Original):  152.0
Average cycles (Optimized): 38.0
Overall Speedup:            4.00x

Expected Performance:
  Original:  129 cycles (encryption), 175 cycles (decryption)
  Optimized: 32 cycles (encryption), 44 cycles (decryption)
  Expected Speedup: ~4x

================================================================================
Simulation Complete
================================================================================
```

---

## Verification Checklist

### **Functional Correctness**
- [ ] All encryption tests pass (outputs match expected ciphertexts)
- [ ] All decryption tests pass (outputs match expected plaintexts)
- [ ] Original and optimized designs produce identical outputs
- [ ] No X (unknown) or Z (high-impedance) values in outputs

### **Performance Verification**
- [ ] Original encryption: ~129 cycles
- [ ] Original decryption: ~175 cycles
- [ ] Optimized encryption: ~32 cycles
- [ ] Optimized decryption: ~44 cycles
- [ ] Speedup: ~4.0x (cycle count improvement)

### **Timing Verification**
- [ ] No timing violations in simulation
- [ ] Ready signal asserts correctly
- [ ] State machine transitions properly

---

## Common Issues and Solutions

### **Issue 1: "Module not found" errors**

**Problem:** Simulator can't find module definitions

**Solution:**
- Make sure all .v files are in the same directory
- Check that file names match module names
- Verify all files are added to the simulation

### **Issue 2: Outputs are all X (unknown)**

**Problem:** Signals not initialized or reset not working

**Solution:**
- Check reset signal polarity (active-low)
- Verify clock is running
- Make sure start signal is pulsed correctly

### **Issue 3: Design hangs (never completes)**

**Problem:** State machine stuck or ready never asserts

**Solution:**
- Check for correct start pulse (1 cycle high, then low)
- Verify key expansion completes
- Look for combinational loops in waveform

### **Issue 4: Wrong outputs**

**Problem:** Outputs don't match expected values

**Solution:**
- Verify test vectors are entered correctly (hex format)
- Check byte ordering (big-endian vs little-endian)
- Compare against Python verification outputs
- Debug with waveform viewer

### **Issue 5: Cycle count doesn't match expected**

**Problem:** Design takes more/fewer cycles than expected

**Solution:**
- Check how cycles are counted (from start pulse or start=1?)
- Verify counting stops when ready=1
- Check if there are wait states or stalls

---

## Debugging with Waveforms

### **Key Signals to Monitor**

**Control Signals:**
```
clk                 - System clock
rst_n               - Reset (active-low)
start               - Start operation
ready               - Operation complete
```

**State Machine:**
```
state               - Current state
round_cnt           - Round counter (0-10)
col_cnt             - Column counter (original: 0-3, optimized: N/A)
phase               - Sub-phase for decryption
```

**Data Paths:**
```
data_in[127:0]      - Input data (plaintext or ciphertext)
key_in[127:0]       - Encryption key
data_out[127:0]     - Output data
aes_state[127:0]    - Internal state register
```

**Key Expansion:**
```
key_ready           - Key expansion ready
key_addr            - Current key word address
key_word[31:0]      - Current key word
```

### **Expected State Sequence (Encryption)**

**Original Design:**
```
IDLE ‚Üí KEY_EXPAND (44 cycles) ‚Üí ROUND0 (4 cycles) ‚Üí
ENC_SUB (4 cycles) ‚Üí ENC_SHIFT_MIX (4 cycles) ‚Üí [repeat 10 times] ‚Üí
DONE (1 cycle)
Total: 129 cycles
```

**Optimized Design:**
```
IDLE ‚Üí KEY_EXPAND (4 cycles, then background) ‚Üí ROUND0 (1 cycle) ‚Üí
ENC_SUB (1 cycle) ‚Üí ENC_SHIFT_MIX (1 cycle) ‚Üí [repeat 10 times] ‚Üí
DONE (1 cycle)
Total: 32 cycles
```

---

## Verification Status Indicators

### **‚úÖ Design is Correct if:**
1. All test vectors pass
2. Original == Optimized outputs
3. Cycle counts match expectations (¬±1-2 cycles acceptable)
4. No simulation errors or warnings
5. Ready signal asserts at correct time

### **‚ùå Design Has Issues if:**
1. Any test vector fails
2. Original ‚â† Optimized outputs
3. Cycle counts way off (>10% difference)
4. Simulation hangs or times out
5. X or Z values in outputs
6. Synthesis shows timing violations

---

## Next Steps After Verification

### **If All Tests Pass:**
1. ‚úÖ Proceed with FPGA synthesis
2. ‚úÖ Implement in hardware
3. ‚úÖ Run hardware verification with 7-segment display
4. ‚úÖ Measure actual performance

### **If Tests Fail:**
1. üîç Review waveforms to identify issue
2. üîç Check module connections
3. üîç Verify logic correctness
4. üîç Compare with original design
5. üêõ Fix bugs and re-test

---

## Additional Test Vectors

If you want to test more cases, here are additional NIST test vectors:

### **Test Vector 8**
```
Key:        f0e1d2c3b4a5968778695a4b3c2d1e0f
Plaintext:  00000000000000000000000000000000
Ciphertext: be3c5b0f45c6e1e91e5e8f3dbb8d4c0d
```

### **Test Vector 9**
```
Key:        0f1e2d3c4b5a6978879685a4b3c2d1e0
Plaintext:  ffffffffffffffffffffffffffffffff
Ciphertext: 2c6e49a0cdcd7fcfdd0a4cf9e2a9b5e3
```

### **Test Vector 10 (Repeating Pattern)**
```
Key:        0123456789abcdef0123456789abcdef
Plaintext:  0123456789abcdef0123456789abcdef
Ciphertext: 98f814da3c0cdcc9a14e83a6c6b83f78
```

---

## Performance Benchmarking

### **Throughput Calculation**

```
Throughput = (Block Size √ó Clock Frequency) / Cycles per Block

Original @ 100MHz:
  Encryption: (128 bits √ó 100 MHz) / 129 cycles = 99.2 Mbps
  Decryption: (128 bits √ó 100 MHz) / 175 cycles = 73.1 Mbps

Optimized @ 100MHz:
  Encryption: (128 bits √ó 100 MHz) / 32 cycles = 400 Mbps
  Decryption: (128 bits √ó 100 MHz) / 44 cycles = 291 Mbps

Optimized @ 200MHz:
  Encryption: (128 bits √ó 200 MHz) / 32 cycles = 800 Mbps
  Decryption: (128 bits √ó 200 MHz) / 44 cycles = 582 Mbps
```

### **Latency Calculation**

```
Latency = Cycles per Block / Clock Frequency

Original @ 100MHz:
  Encryption: 129 cycles / 100 MHz = 1.29 ¬µs
  Decryption: 175 cycles / 100 MHz = 1.75 ¬µs

Optimized @ 200MHz:
  Encryption: 32 cycles / 200 MHz = 160 ns
  Decryption: 44 cycles / 200 MHz = 220 ns
```

---

## Files for Verification

### **Testbench Files:**
```
tb_aes_verification.v       - Main testbench (Verilog)
verify_aes_python.py        - Python verification tool
run_simulation.sh           - Shell script for iverilog/ModelSim
run_vivado_sim.tcl          - TCL script for Vivado
```

### **Design Files Needed:**
```
aes_core_fixed.v            - Original design
aes_core_optimized.v        - Optimized design
aes_subbytes_32bit.v        - SubBytes module
aes_sbox.v                  - Forward S-box
aes_inv_sbox.v              - Inverse S-box
aes_shiftrows_128bit.v      - ShiftRows module
aes_mixcolumns_32bit.v      - MixColumns module
aes_key_expansion_otf.v     - Key expansion module
```

---

## Summary

This verification suite provides multiple methods to thoroughly test your AES designs:

1. **Verilog Simulation** - Most accurate, tests actual HDL
2. **Python Verification** - Quick reference for expected outputs
3. **Manual Verification** - Check individual test vectors

**Success Criteria:**
- ‚úÖ All 16 tests pass (8 encryption + 8 decryption)
- ‚úÖ Original and optimized produce identical outputs
- ‚úÖ Cycle counts match expectations (129‚Üí32 enc, 175‚Üí44 dec)
- ‚úÖ 4x speedup confirmed

Once verification passes, you can confidently synthesize and implement on FPGA!
