\doxysection{Core Debug Registers (Core\+Debug)}
\label{group___c_m_s_i_s___core_debug}\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}


Type definitions for the Core Debug Registers.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ Core register bit field macros}
\begin{DoxyCompactList}\small\item\em Macros for use with bit field definitions (xxx\+\_\+\+Pos, xxx\+\_\+\+Msk). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ Core\+Debug\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Core Debug Register (Core\+Debug). \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}~26U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}~26U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}~26U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}~26U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}~26U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}~26U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}~9U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}~7U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}~6U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}~5U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}~4U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Type definitions for the Core Debug Registers. 

SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the SC000 header file.

Cortex-\/\+M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-\/\+M1 header file.

Cortex-\/\+M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-\/\+M0+ header file.

Cortex-\/\+M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-\/\+M0 header file.

\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line \textbf{ 1982} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line \textbf{ 1061} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line \textbf{ 1826} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line \textbf{ 1136} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line \textbf{ 1901} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line \textbf{ 1901} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line \textbf{ 1981} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line \textbf{ 1060} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line \textbf{ 1825} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line \textbf{ 1135} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line \textbf{ 1900} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line \textbf{ 1900} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line \textbf{ 1976} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line \textbf{ 1055} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line \textbf{ 1820} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line \textbf{ 1130} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line \textbf{ 1895} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line \textbf{ 1895} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line \textbf{ 1975} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line \textbf{ 1054} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line \textbf{ 1819} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line \textbf{ 1129} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line \textbf{ 1894} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line \textbf{ 1894} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line \textbf{ 1985} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line \textbf{ 1064} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line \textbf{ 1829} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line \textbf{ 1139} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line \textbf{ 1904} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line \textbf{ 1904} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line \textbf{ 1984} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line \textbf{ 1063} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line \textbf{ 1828} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line \textbf{ 1138} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line \textbf{ 1903} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line \textbf{ 1903} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line \textbf{ 1979} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line \textbf{ 1058} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line \textbf{ 1823} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line \textbf{ 1133} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line \textbf{ 1898} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line \textbf{ 1898} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line \textbf{ 1978} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line \textbf{ 1057} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line \textbf{ 1822} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line \textbf{ 1132} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line \textbf{ 1897} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line \textbf{ 1897} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1932} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1041} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1776} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1116} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1296} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1851} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1851} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1466} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1689} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line \textbf{ 1279} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1931} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1040} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1775} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1115} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1295} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1850} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1850} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1465} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1688} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line \textbf{ 1278} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1929} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1038} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1773} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1113} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1293} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1848} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1848} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1463} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1686} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line \textbf{ 1276} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1928} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1037} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1772} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1112} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1292} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1847} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1847} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1462} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1685} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DCRSR\_REGWnR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line \textbf{ 1275} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_DWTENA\_Msk@{CoreDebug\_DEMCR\_DWTENA\_Msk}}
\index{CoreDebug\_DEMCR\_DWTENA\_Msk@{CoreDebug\_DEMCR\_DWTENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_DWTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: DWTENA Mask 

Definition at line \textbf{ 1045} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_DWTENA\_Msk@{CoreDebug\_DEMCR\_DWTENA\_Msk}}
\index{CoreDebug\_DEMCR\_DWTENA\_Msk@{CoreDebug\_DEMCR\_DWTENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_DWTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: DWTENA Mask 

Definition at line \textbf{ 1120} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_DWTENA\_Pos@{CoreDebug\_DEMCR\_DWTENA\_Pos}}
\index{CoreDebug\_DEMCR\_DWTENA\_Pos@{CoreDebug\_DEMCR\_DWTENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_DWTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: DWTENA Position 

Definition at line \textbf{ 1044} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_DWTENA\_Pos@{CoreDebug\_DEMCR\_DWTENA\_Pos}}
\index{CoreDebug\_DEMCR\_DWTENA\_Pos@{CoreDebug\_DEMCR\_DWTENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_DWTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: DWTENA Position 

Definition at line \textbf{ 1119} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line \textbf{ 1948} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line \textbf{ 1792} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line \textbf{ 1312} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line \textbf{ 1867} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line \textbf{ 1867} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line \textbf{ 1482} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line \textbf{ 1705} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line \textbf{ 1295} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line \textbf{ 1947} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line \textbf{ 1791} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line \textbf{ 1311} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line \textbf{ 1866} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line \textbf{ 1866} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line \textbf{ 1481} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line \textbf{ 1704} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_EN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line \textbf{ 1294} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line \textbf{ 1945} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line \textbf{ 1789} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line \textbf{ 1309} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line \textbf{ 1864} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line \textbf{ 1864} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line \textbf{ 1479} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line \textbf{ 1702} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line \textbf{ 1292} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line \textbf{ 1944} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line \textbf{ 1788} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line \textbf{ 1308} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line \textbf{ 1863} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line \textbf{ 1863} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line \textbf{ 1478} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line \textbf{ 1701} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_PEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line \textbf{ 1291} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line \textbf{ 1939} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line \textbf{ 1783} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line \textbf{ 1303} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line \textbf{ 1858} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line \textbf{ 1858} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line \textbf{ 1473} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line \textbf{ 1696} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line \textbf{ 1286} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line \textbf{ 1938} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line \textbf{ 1782} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line \textbf{ 1302} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line \textbf{ 1857} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line \textbf{ 1857} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line \textbf{ 1472} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line \textbf{ 1695} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_REQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line \textbf{ 1285} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line \textbf{ 1942} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line \textbf{ 1786} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line \textbf{ 1306} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line \textbf{ 1861} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line \textbf{ 1861} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line \textbf{ 1476} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line \textbf{ 1699} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line \textbf{ 1289} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line \textbf{ 1941} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line \textbf{ 1785} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line \textbf{ 1305} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line \textbf{ 1860} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line \textbf{ 1860} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line \textbf{ 1475} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line \textbf{ 1698} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_MON\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line \textbf{ 1288} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line \textbf{ 1936} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line \textbf{ 1780} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line \textbf{ 1300} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line \textbf{ 1855} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line \textbf{ 1855} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line \textbf{ 1470} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line \textbf{ 1693} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line \textbf{ 1283} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line \textbf{ 1935} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line \textbf{ 1779} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line \textbf{ 1299} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line \textbf{ 1854} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line \textbf{ 1854} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line \textbf{ 1469} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line \textbf{ 1692} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_TRCENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line \textbf{ 1282} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line \textbf{ 1957} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line \textbf{ 1801} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line \textbf{ 1321} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line \textbf{ 1876} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line \textbf{ 1876} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line \textbf{ 1491} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line \textbf{ 1714} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line \textbf{ 1304} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line \textbf{ 1956} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line \textbf{ 1800} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line \textbf{ 1320} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line \textbf{ 1875} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line \textbf{ 1875} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line \textbf{ 1490} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line \textbf{ 1713} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line \textbf{ 1303} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line \textbf{ 1963} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line \textbf{ 1807} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line \textbf{ 1327} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line \textbf{ 1882} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line \textbf{ 1882} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line \textbf{ 1497} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line \textbf{ 1720} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line \textbf{ 1310} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line \textbf{ 1962} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line \textbf{ 1806} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line \textbf{ 1326} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line \textbf{ 1881} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line \textbf{ 1881} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line \textbf{ 1496} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line \textbf{ 1719} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line \textbf{ 1309} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1972} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1051} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1816} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1126} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1336} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1891} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1891} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1506} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1729} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line \textbf{ 1319} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1971} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1050} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1815} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1125} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1335} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1890} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1890} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1505} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1728} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line \textbf{ 1318} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1951} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1048} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1795} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1123} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1315} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1870} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1870} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1485} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1708} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line \textbf{ 1298} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1950} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1047} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1794} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1122} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1314} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1869} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1869} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1484} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1707} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line \textbf{ 1297} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line \textbf{ 1954} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line \textbf{ 1798} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line \textbf{ 1318} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line \textbf{ 1873} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line \textbf{ 1873} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line \textbf{ 1488} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line \textbf{ 1711} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line \textbf{ 1301} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line \textbf{ 1953} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line \textbf{ 1797} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line \textbf{ 1317} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line \textbf{ 1872} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line \textbf{ 1872} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line \textbf{ 1487} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line \textbf{ 1710} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_INTERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line \textbf{ 1300} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line \textbf{ 1969} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line \textbf{ 1813} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line \textbf{ 1333} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line \textbf{ 1888} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line \textbf{ 1888} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line \textbf{ 1503} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line \textbf{ 1726} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line \textbf{ 1316} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line \textbf{ 1968} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line \textbf{ 1812} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line \textbf{ 1332} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line \textbf{ 1887} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line \textbf{ 1887} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line \textbf{ 1502} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line \textbf{ 1725} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_MMERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line \textbf{ 1315} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line \textbf{ 1966} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line \textbf{ 1810} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line \textbf{ 1330} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line \textbf{ 1885} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line \textbf{ 1885} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line \textbf{ 1500} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line \textbf{ 1723} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line \textbf{ 1313} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line \textbf{ 1965} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line \textbf{ 1809} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line \textbf{ 1329} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line \textbf{ 1884} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line \textbf{ 1884} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line \textbf{ 1499} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line \textbf{ 1722} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line \textbf{ 1312} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line \textbf{ 1960} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line \textbf{ 1804} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line \textbf{ 1324} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line \textbf{ 1879} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line \textbf{ 1879} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line \textbf{ 1494} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line \textbf{ 1717} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line \textbf{ 1307} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line \textbf{ 1959} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line \textbf{ 1803} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line \textbf{ 1323} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line \textbf{ 1878} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line \textbf{ 1878} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line \textbf{ 1493} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line \textbf{ 1716} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DEMCR\_VC\_STATERR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line \textbf{ 1306} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1925} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1034} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1769} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1109} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1289} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1844} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1844} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1459} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1682} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line \textbf{ 1272} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1924} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1033} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1768} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1108} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1288} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1843} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1843} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1458} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1681} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line \textbf{ 1271} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1922} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1031} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1766} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1106} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1286} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1841} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1841} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1456} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1679} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line \textbf{ 1269} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1921} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1030} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1765} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1105} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1285} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1840} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1840} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1455} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1678} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line \textbf{ 1268} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1916} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1025} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1760} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1100} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1280} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1835} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1835} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1450} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1673} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line \textbf{ 1263} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1915} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1024} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1759} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1099} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1279} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1834} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1834} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1449} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1672} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line \textbf{ 1262} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line \textbf{ 1913} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line \textbf{ 1757} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line \textbf{ 1277} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line \textbf{ 1832} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line \textbf{ 1832} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line \textbf{ 1447} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line \textbf{ 1670} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line \textbf{ 1260} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line \textbf{ 1912} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line \textbf{ 1756} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line \textbf{ 1276} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line \textbf{ 1831} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line \textbf{ 1831} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line \textbf{ 1446} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line \textbf{ 1669} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line \textbf{ 1259} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1919} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1028} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1763} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1103} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1283} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1838} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1838} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1453} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1676} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line \textbf{ 1266} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1918} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1027} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1762} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1102} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1282} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1837} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1837} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1452} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1675} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_C\_STEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line \textbf{ 1265} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1889} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1001} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1733} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1076} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1256} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1808} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1808} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1426} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1649} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line \textbf{ 1239} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1888} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1000} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1732} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1075} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1255} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1807} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1807} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1425} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1648} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_DBGKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line \textbf{ 1238} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1907} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1019} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1751} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1094} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1271} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1826} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1826} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1441} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1664} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line \textbf{ 1254} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1906} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1018} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1750} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1093} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1270} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1825} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1825} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1440} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1663} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_HALT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line \textbf{ 1253} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1901} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1013} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1745} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1088} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1265} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1820} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1820} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1435} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1658} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line \textbf{ 1248} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1900} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1012} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1744} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1087} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1264} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1819} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1819} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1434} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1657} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line \textbf{ 1247} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1910} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1022} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1754} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1097} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1274} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1829} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1829} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1444} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1667} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line \textbf{ 1257} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1909} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1021} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1753} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1096} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1273} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1828} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1828} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1443} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1666} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_REGRDY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line \textbf{ 1256} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1895} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1007} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1739} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1082} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1259} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1814} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1814} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1429} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1652} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line \textbf{ 1242} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1894} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1006} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1738} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1081} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1258} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1813} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1813} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1428} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1651} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line \textbf{ 1241} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line \textbf{ 1892} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line \textbf{ 1004} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line \textbf{ 1736} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line \textbf{ 1079} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line \textbf{ 1811} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line \textbf{ 1811} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line \textbf{ 1891} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line \textbf{ 1003} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line \textbf{ 1735} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line \textbf{ 1078} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line \textbf{ 1810} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line \textbf{ 1810} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1898} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1010} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1742} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1085} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1262} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1817} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1817} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1432} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1655} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line \textbf{ 1245} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1897} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1009} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1741} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1084} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1261} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1816} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1816} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1431} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1654} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line \textbf{ 1244} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1904} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1016} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1748} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1091} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1268} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1823} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1823} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1438} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1661} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line \textbf{ 1251} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1903} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1015} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1747} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1090} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1267} of file \textbf{ core\+\_\+cm3.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1822} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1822} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1437} of file \textbf{ core\+\_\+cm4.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1660} of file \textbf{ core\+\_\+cm7.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DHCSR\_S\_SLEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line \textbf{ 1250} of file \textbf{ core\+\_\+sc300.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line \textbf{ 1989} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line \textbf{ 1068} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line \textbf{ 1833} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line \textbf{ 1143} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line \textbf{ 1908} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line \textbf{ 1908} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line \textbf{ 1988} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line \textbf{ 1067} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line \textbf{ 1832} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line \textbf{ 1142} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line \textbf{ 1907} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_CDS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line \textbf{ 1907} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line \textbf{ 1992} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line \textbf{ 1071} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line \textbf{ 1836} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line \textbf{ 1146} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line \textbf{ 1911} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line \textbf{ 1911} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line \textbf{ 1991} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line \textbf{ 1070} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line \textbf{ 1835} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line \textbf{ 1145} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line \textbf{ 1910} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSEL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line \textbf{ 1910} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line \textbf{ 1995} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line \textbf{ 1074} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line \textbf{ 1839} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line \textbf{ 1149} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line \textbf{ 1914} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line \textbf{ 1914} of file \textbf{ core\+\_\+cm35p.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line \textbf{ 1994} of file \textbf{ core\+\_\+armv81mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line \textbf{ 1073} of file \textbf{ core\+\_\+armv8mbl.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line \textbf{ 1838} of file \textbf{ core\+\_\+armv8mml.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line \textbf{ 1148} of file \textbf{ core\+\_\+cm23.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line \textbf{ 1913} of file \textbf{ core\+\_\+cm33.\+h}.

\mbox{\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{CoreDebug\_DSCSR\_SBRSELEN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line \textbf{ 1913} of file \textbf{ core\+\_\+cm35p.\+h}.

