Method,LOC,CC,PC
Architecture:Architecture,3,1,1
Architecture:CreateArchitecture,5,2,1
Architecture:ExtendCompilerPipeline,11,1,1
Architecture:ExtendMethodCompilerPipeline,26,1,1
Architecture:GetCodeEmitter,3,1,0
Architecture:InsertMoveInstruction,15,2,3
Architecture:InsertStoreInstruction,14,2,4
Architecture:InsertLoadInstruction,14,2,4
Architecture:InsertCompoundCopy,33,4,7
Architecture:InsertExchangeInstruction,16,2,3
Architecture:InsertJumpInstruction,3,1,2
Architecture:IsInstructionMove,3,1,1
ControlRegister:ControlRegister,3,1,1
ControlRegister:ToString,3,1,0
SegmentRegister:SegmentRegister,3,1,2
SegmentRegister:ToString,3,1,0
X86CodeEmitter:EmitCallSite,13,1,1
X86CodeEmitter:EmitRelativeBranch,4,1,2
X86CodeEmitter:EmitRelativeBranchTarget,19,2,1
X86CodeEmitter:ResolvePatches,20,3,0
X86CodeEmitter:EmitFarJumpToNextInstruction,7,1,0
X86CodeEmitter:Emit,4,1,1
X86CodeEmitter:Emit,16,3,2
X86CodeEmitter:Emit,21,3,3
X86CodeEmitter:Emit,15,3,4
X86CodeEmitter:WriteDisplacement,40,2,1
X86CodeEmitter:WriteImmediate,23,3,1
X86CodeEmitter:CalculateModRM,18,3,3
LegacyOpCode:LegacyOpCode,4,1,2
LegacyOpCode:LegacyOpCode,4,1,1
X86Instruction:X86Instruction,2,1,2
X86Instruction:Emit,3,1,2
X86Instruction:EmitLegacy,4,1,2
X86Instruction:ComputeOpCode,3,1,3
GeneralPurposeRegister:GeneralPurposeRegister,3,1,2
GeneralPurposeRegister:ToString,3,1,0
SSE2Register:SSE2Register,3,1,2
SSE2Register:ToString,3,1,0
OpcodeEncoder:GetByte,13,2,1
OpcodeEncoder:WriteTo,7,2,1
OpcodeEncoder:SetLength,4,1,1
OpcodeEncoder:SetBit,19,3,2
OpcodeEncoder:AppendBit,5,1,1
OpcodeEncoder:AppendBit,5,1,1
OpcodeEncoder:AppendBit,5,1,1
OpcodeEncoder:AppendNibble,7,1,1
OpcodeEncoder:Append2Bits,5,1,1
OpcodeEncoder:Append3Bits,6,1,1
OpcodeEncoder:AppendBits,7,2,2
OpcodeEncoder:AppendBits,3,1,2
OpcodeEncoder:AppendByte,3,1,1
OpcodeEncoder:Append8Bits,3,1,1
OpcodeEncoder:Append16Bits,3,1,1
OpcodeEncoder:Append32Bits,3,1,1
OpcodeEncoder:AppendByteValue,7,2,1
OpcodeEncoder:AppendIntegerValue,7,1,1
OpcodeEncoder:AppendShortValue,5,1,1
OpcodeEncoder:AppendConditionalIntegerValue,6,2,2
OpcodeEncoder:AppendConditionalPatchPlaceholder,12,2,2
OpcodeEncoder:AppendRegister,3,1,1
OpcodeEncoder:AppendRegister,3,1,1
OpcodeEncoder:AppendRegister,3,1,1
OpcodeEncoder:AppendMod,3,1,1
OpcodeEncoder:AppendRM,3,1,1
OpcodeEncoder:AppendRM,3,1,1
OpcodeEncoder:AppendRM,6,2,1
OpcodeEncoder:AppendImmediate,3,1,1
OpcodeEncoder:AppendImmediate,3,1,1
OpcodeEncoder:AppendConditionalPrefix,5,2,2
OpcodeEncoder:AppendWidthBit,3,1,1
OpcodeEncoder:AppendSIB,25,4,3
OpcodeEncoder:Is8BitDisplacement,3,1,1
OpcodeEncoder:AppendMod,13,5,2
OpcodeEncoder:AppendConditionalDisplacement,8,3,2
OpcodeEncoder:AppendConditionalDisplacement,9,4,1
OpcodeEncoder:AppendConditionalREXPrefix,11,2,5
OpcodeEncoder:AppendConditionalIntegerOfSize,11,5,3
OpcodeEncoder:ModRegRMSIBDisplacement,83,6,4
Btr:ComputeOpCode,6,2,3
Cmovcc:Cmovcc,2,1,0
Cmovcc:EmitLegacy,28,2,2
CmpXchgLoad:CmpXchgLoad,2,1,0
CmpXchgLoad:Emit,3,1,2
CmpXchgLoad:CmpXchg,25,2,2
Lea:Emit,3,1,2
Lea:LeaAddress,14,2,2
Movaps:Movaps,2,1,0
Movaps:ComputeOpCode,4,2,3
MovupsStore:MovupsStore,2,1,0
MovupsStore:Emit,3,1,2
MovupsStore:MovupsRegToMemory,20,2,2
MovupsLoad:MovupsLoad,2,1,0
MovupsLoad:Emit,3,1,2
MovupsLoad:MovupsMemoryToReg,19,2,2
Movd:Movd,2,1,0
Movd:Emit,18,1,2
MovapsLoad:MovapsLoad,2,1,0
MovapsLoad:Emit,3,1,2
MovapsLoad:MovapsMemoryToReg,17,2,2
MovssLoad:MovssLoad,2,1,0
MovssLoad:Emit,3,1,2
MovssLoad:MovssMemoryToReg,18,2,2
MovssStore:MovssStore,2,1,0
MovssStore:Emit,3,1,2
MovssStore:MovssRegToMemory,22,2,2
MovsdStore:MovsdStore,2,1,0
MovsdStore:Emit,3,1,2
MovsdStore:MovsdRegToMemory,22,2,2
MovsdLoad:MovsdLoad,2,1,0
MovsdLoad:Emit,3,1,2
MovsdLoad:MovsdMemoryToReg,18,2,2
MovzxLoad:MovzxLoad,2,1,0
MovzxLoad:Emit,3,1,2
MovzxLoad:MovzxMemoryToReg,20,2,2
MovsxLoad:MovsxLoad,2,1,0
MovsxLoad:Emit,3,1,2
MovsxLoad:MovsxMemoryToReg,20,2,2
Pextrd:Pextrd,2,1,0
Pextrd:Emit,21,1,2
Movups:Movups,2,1,0
Movups:ComputeOpCode,4,2,3
MovStore:MovStore,2,1,0
MovStore:Emit,19,2,2
MovStore:MovImmediateToMemory,17,2,2
MovStore:MovImmediateToFixedMemory,29,2,2
MovStore:MovRegToFixedMemory,21,2,2
MovStore:MovRegToMemory,19,2,2
MovLoad:MovLoad,2,1,0
MovLoad:Emit,10,2,2
MovLoad:MovMemoryToReg,15,2,2
MovLoad:MovFixedMemoryToReg,19,2,2
MovCR:MovCR,2,1,0
MovCR:ComputeOpCode,5,3,3
MovCR:EmitLegacy,11,2,2
IMul:IMul,2,1,0
IMul:EmitLegacy,3,1,2
Bts:ComputeOpCode,6,2,3
PXor:ComputeOpCode,4,2,3
Test:Test,2,1,0
Test:ComputeOpCode,14,6,3
Test:EmitLegacy,4,1,2
TwoOperandInstruction:TwoOperandInstruction,2,1,0
TwoOperandInstruction:EmitLegacy,5,1,2
Addsd:ComputeOpCode,3,1,3
Mulsd:ComputeOpCode,3,1,3
Divsd:ComputeOpCode,3,1,3
Roundsd:Roundsd,2,1,0
Roundsd:ComputeOpCode,3,1,3
Subsd:ComputeOpCode,3,1,3
FarJmp:FarJmp,2,1,0
FarJmp:EmitLegacy,3,1,2
Leave:Leave,2,1,0
Leave:EmitLegacy,3,1,2
Roundss:Roundss,2,1,0
Roundss:ComputeOpCode,3,1,3
Branch:Branch,2,1,0
Branch:EmitLegacy,28,2,2
Cvttsd2si:Cvttsd2si,2,1,0
Cvttsd2si:ComputeOpCode,3,1,3
Cvttss2si:Cvttss2si,2,1,0
Cvttss2si:ComputeOpCode,3,1,3
Div:Div,2,1,0
Div:EmitLegacy,3,1,2
Jmp:Jmp,2,1,0
Jmp:EmitLegacy,18,2,2
Call:Call,2,1,0
Call:EmitLegacy,16,3,2
Movsd:Movsd,2,1,0
Movsd:ComputeOpCode,4,2,3
Movss:Movss,2,1,0
Movss:ComputeOpCode,4,2,3
Ret:Ret,2,1,0
Ret:EmitLegacy,3,1,2
Movzx:Movzx,2,1,0
Movzx:Emit,3,1,2
Movzx:MovzxRegToReg,15,1,2
Movsx:Movsx,2,1,0
Movsx:Emit,3,1,2
Movsx:MovsxRegToReg,15,1,2
Adc:ComputeOpCode,5,3,3
Add:ComputeOpCode,5,3,3
Cdq:Cdq,2,1,0
Cdq:EmitLegacy,3,1,2
Cmp:Cmp,2,1,0
Cmp:ComputeOpCode,14,6,3
Cmp:EmitLegacy,5,1,2
Comisd:Comisd,2,1,0
Comisd:ComputeOpCode,4,1,3
Comiss:Comiss,2,1,0
Comiss:ComputeOpCode,4,1,3
Break:Break,2,1,0
Break:EmitLegacy,3,1,2
Cvtsd2ss:Cvtsd2ss,2,1,0
Cvtsd2ss:ComputeOpCode,4,2,3
Cvtsi2sd:Cvtsi2sd,2,1,0
Cvtsi2sd:ComputeOpCode,3,1,3
Cvtsi2ss:Cvtsi2ss,2,1,0
Cvtsi2ss:ComputeOpCode,3,1,3
Cvtss2sd:Cvtss2sd,2,1,0
Cvtss2sd:ComputeOpCode,4,2,3
Dec:Dec,2,1,0
Dec:ComputeOpCode,6,4,3
Dec:EmitLegacy,4,1,2
IDiv:IDiv,2,1,0
IDiv:EmitLegacy,3,1,2
Inc:Inc,2,1,0
Inc:ComputeOpCode,6,4,3
Inc:EmitLegacy,4,1,2
Int:Int,2,1,0
Int:EmitLegacy,4,1,2
Cld:Cld,2,1,0
Cli:Cli,2,1,0
Cli:EmitLegacy,3,1,2
CpuId:CpuId,2,1,0
CpuId:EmitLegacy,3,1,2
Hlt:Hlt,2,1,0
Hlt:EmitLegacy,3,1,2
In:ComputeOpCode,23,7,3
In:EmitLegacy,11,2,2
Invlpg:Invlpg,2,1,0
Invlpg:Emit,3,1,2
Invlpg:InvlpgMemory,18,2,2
IRetd:IRetd,2,1,0
IRetd:EmitLegacy,3,1,2
Lgdt:Lgdt,2,1,0
Lgdt:Emit,3,1,2
Lgdt:LgdtMemoryConstant,18,2,2
Lidt:Lidt,2,1,0
Lidt:Emit,3,1,2
Lidt:LidtMemoryConstant,18,2,2
Lock:Lock,2,1,0
Lock:EmitLegacy,3,1,2
Out:Out,2,1,0
Out:ComputeOpCode,19,5,3
Out:EmitLegacy,11,2,2
Pause:Pause,2,1,0
Pause:EmitLegacy,4,1,2
Popad:Popad,2,1,0
Popad:EmitLegacy,3,1,2
Popfd:Popfd,2,1,0
Popfd:ComputeOpCode,3,1,3
Pop:Pop,2,1,0
Pop:EmitLegacy,19,4,2
Pushad:Pushad,2,1,0
Pushad:EmitLegacy,3,1,2
Pushfd:Pushfd,2,1,0
Pushfd:ComputeOpCode,3,1,3
Push:Push,2,1,0
Push:EmitLegacy,27,6,2
Rcr:Rcr,2,1,0
Rcr:EmitLegacy,17,3,2
Rdmsr:Rdmsr,2,1,0
Rdpmc:Rdpmc,2,1,0
Rdtsc:Rdtsc,2,1,0
Rep:Rep,2,1,0
Rep:EmitLegacy,3,1,2
Sti:Sti,2,1,0
Sti:EmitLegacy,3,1,2
Stos:Stos,2,1,0
Stos:EmitLegacy,3,1,2
Xchg:Xchg,2,1,0
Xchg:ComputeOpCode,5,3,3
And:ComputeOpCode,8,4,3
Not:Not,2,1,0
Not:ComputeOpCode,9,4,3
Not:EmitLegacy,4,1,2
Or:ComputeOpCode,5,3,3
Xor:ComputeOpCode,5,3,3
Mov:Mov,2,1,0
Mov:ComputeOpCode,29,13,3
Mov:EmitLegacy,4,1,2
Mul:Mul,2,1,0
Mul:EmitLegacy,3,1,2
Neg:Neg,2,1,0
Neg:ComputeOpCode,4,2,3
Neg:EmitLegacy,4,1,2
Sar:Sar,2,1,0
Sar:EmitLegacy,17,3,2
Sbb:ComputeOpCode,5,3,3
Setcc:Setcc,2,1,0
Setcc:EmitLegacy,24,2,2
Shld:Shld,2,1,0
Shld:ComputeOpCode,3,1,3
Shld:EmitLegacy,10,2,2
Shl:Shl,2,1,0
Shl:ComputeOpCode,3,1,3
Shl:EmitLegacy,17,3,2
Shrd:Shrd,2,1,0
Shrd:ComputeOpCode,3,1,3
Shrd:EmitLegacy,10,2,2
Shr:Shr,2,1,0
Shr:ComputeOpCode,3,1,3
Shr:EmitLegacy,17,3,2
Addss:ComputeOpCode,3,1,3
Divss:ComputeOpCode,3,1,3
Mulss:ComputeOpCode,3,1,3
Subss:ComputeOpCode,3,1,3
Sub:ComputeOpCode,12,4,3
Ucomisd:Ucomisd,2,1,0
Ucomisd:ComputeOpCode,4,1,3
Ucomisd:EmitLegacy,5,1,2
Ucomiss:Ucomiss,2,1,0
Ucomiss:ComputeOpCode,4,1,3
Ucomiss:EmitLegacy,5,1,2
Nop:Nop,2,1,0
Nop:EmitLegacy,3,1,2
Div:ReplaceIntrinsicCall,8,1,2
AllocateStackSpace:ReplaceIntrinsicCall,7,1,2
FrameCallRetR8:ReplaceIntrinsicCall,15,1,2
FrameCallRetU8:ReplaceIntrinsicCall,13,1,2
FrameCallRetU4:ReplaceIntrinsicCall,9,1,2
FrameCall:ReplaceIntrinsicCall,5,1,2
FrameIRet:ReplaceIntrinsicCall,32,4,2
Get32:ReplaceIntrinsicCall,5,1,2
Get16:ReplaceIntrinsicCall,5,1,2
FrameJump:ReplaceIntrinsicCall,38,4,2
GetCS:ReplaceIntrinsicCall,6,1,2
GetFS:ReplaceIntrinsicCall,6,1,2
GetExceptionRegister:ReplaceIntrinsicCall,3,1,2
GetMethodExceptionLookupTable:ReplaceIntrinsicCall,3,1,2
GetMultibootEAX:ReplaceIntrinsicCall,4,1,2
GetMultibootEBX:ReplaceIntrinsicCall,4,1,2
Int:ReplaceIntrinsicCall,4,1,2
In16:ReplaceIntrinsicCall,3,1,2
In32:ReplaceIntrinsicCall,3,1,2
Helper:FoldOperand1ToConstant,19,5,1
Memclr256:ReplaceIntrinsicCall,9,1,2
Memcpy256:ReplaceIntrinsicCall,12,1,2
Out16:ReplaceIntrinsicCall,3,1,2
Out32:ReplaceIntrinsicCall,3,1,2
Pause:ReplaceIntrinsicCall,3,1,2
LockSet:ReplaceIntrinsicCall,5,1,2
Remainder:ReplaceIntrinsicCall,27,2,2
SetFS:ReplaceIntrinsicCall,6,1,2
SyncCompareAndSwap:ReplaceIntrinsicCall,16,1,2
GetEBP:ReplaceIntrinsicCall,3,1,2
GetMethodLookupTable:ReplaceIntrinsicCall,3,1,2
Cli:ReplaceIntrinsicCall,3,1,2
GetControlRegisterBase:GetControlRegisterBase,3,1,1
GetControlRegisterBase:ReplaceIntrinsicCall,6,1,2
GetCR0:GetCR0,2,1,0
GetCR2:GetCR2,2,1,0
GetCR3:GetCR3,2,1,0
GetCR4:GetCR4,2,1,0
In8:ReplaceIntrinsicCall,3,1,2
SetControlRegisterBase:SetControlRegisterBase,3,1,1
SetControlRegisterBase:ReplaceIntrinsicCall,7,1,2
SetCR0:SetCR0,2,1,0
SetCR2:SetCR2,2,1,0
SetCR3:SetCR3,2,1,0
SetCR4:SetCR4,2,1,0
Get8:ReplaceIntrinsicCall,5,1,2
Hlt:ReplaceIntrinsicCall,3,1,2
Set:ReplaceIntrinsicCall,5,1,2
CpuIdEax:ReplaceIntrinsicCall,11,1,2
CpuIdEbx:ReplaceIntrinsicCall,11,1,2
CpuIdEcx:ReplaceIntrinsicCall,11,1,2
CpuIdEdx:ReplaceIntrinsicCall,11,1,2
CpuId:ReplaceIntrinsicCall,3,1,2
Invlpg:ReplaceIntrinsicCall,4,1,2
GetIDTJumpLocation:ReplaceIntrinsicCall,21,4,2
Lgdt:ReplaceIntrinsicCall,18,1,2
Lidt:ReplaceIntrinsicCall,4,1,2
Nop:ReplaceIntrinsicCall,3,1,2
Out8:ReplaceIntrinsicCall,3,1,2
Sti:ReplaceIntrinsicCall,3,1,2
BochsDebug:ReplaceIntrinsicCall,5,1,2
BuildStackStage:Run,7,2,0
BuildStackStage:UpdatePrologue,12,4,0
BuildStackStage:UpdateEpilogue,12,4,0
BuildStackStage:AddPrologueInstructions,10,2,1
BuildStackStage:AddEpilogueInstructions,11,2,1
IRSubstitutionStage:PopulateVisitationDictionary,8,1,0
IRSubstitutionStage:RemFloatR4,5,1,1
IRSubstitutionStage:RemFloatR8,5,1,1
IRSubstitutionStage:ReplaceWithDivisionCall,8,1,5
IRSubstitutionStage:RemSigned,6,2,1
IRSubstitutionStage:DivSigned,6,2,1
IRSubstitutionStage:RemUnsigned,6,2,1
IRSubstitutionStage:DivUnsigned,6,2,1
FloatingPointStage:PopulateVisitationDictionary,3,1,0
FloatingPointStage:Run,16,6,0
FloatingPointStage:EmitFloatingPointConstants,25,5,1
FinalTweakTransformationStage:PopulateVisitationDictionary,13,1,0
FinalTweakTransformationStage:Call,21,8,1
FinalTweakTransformationStage:In,9,2,1
FinalTweakTransformationStage:Mov,21,4,1
FinalTweakTransformationStage:MovLoad,22,4,1
FinalTweakTransformationStage:MovStore,32,4,1
FinalTweakTransformationStage:Movsd,9,2,1
FinalTweakTransformationStage:Movss,9,2,1
FinalTweakTransformationStage:Movsx,32,5,1
FinalTweakTransformationStage:Movzx,29,5,1
FinalTweakTransformationStage:Nop,3,1,1
FinalTweakTransformationStage:Setcc,14,2,1
SimpleDeadCodeRemovalStage:PopulateVisitationDictionary,3,1,0
SimpleDeadCodeRemovalStage:Run,32,9,0
SimpleDeadCodeRemovalStage:RemoveUseless,13,4,1
SimpleDeadCodeRemovalStage:Move,37,14,1
AddressModeConversionStage:PopulateVisitationDictionary,3,1,0
AddressModeConversionStage:Run,12,4,0
AddressModeConversionStage:ThreeTwoAddressConversion,36,5,1
FixedRegisterAssignmentStage:PopulateVisitationDictionary,15,1,0
FixedRegisterAssignmentStage:Cdq,13,2,1
FixedRegisterAssignmentStage:Div,31,3,1
FixedRegisterAssignmentStage:IDiv,32,3,1
FixedRegisterAssignmentStage:IMul,8,2,1
FixedRegisterAssignmentStage:In,15,2,1
FixedRegisterAssignmentStage:Mul,27,3,1
FixedRegisterAssignmentStage:Out,16,2,1
FixedRegisterAssignmentStage:Rcr,3,1,1
FixedRegisterAssignmentStage:Sar,3,1,1
FixedRegisterAssignmentStage:Shl,3,1,1
FixedRegisterAssignmentStage:Shld,14,3,1
FixedRegisterAssignmentStage:Shr,3,1,1
FixedRegisterAssignmentStage:Shrd,14,3,1
FixedRegisterAssignmentStage:HandleShiftOperation,11,2,2
TweakTransformationStage:PopulateVisitationDictionary,7,1,0
TweakTransformationStage:Call,14,3,1
TweakTransformationStage:Cmp,9,2,1
TweakTransformationStage:Sar,3,1,1
TweakTransformationStage:Shl,3,1,1
TweakTransformationStage:Shr,3,1,1
TweakTransformationStage:ConvertShiftConstantToByte,8,3,1
IRTransformationStage:PopulateVisitationDictionary,69,1,0
IRTransformationStage:AddFloatR4,5,1,1
IRTransformationStage:AddFloatR8,5,1,1
IRTransformationStage:AddressOf,16,2,1
IRTransformationStage:AddSigned,3,1,1
IRTransformationStage:AddUnsigned,3,1,1
IRTransformationStage:ArithmeticShiftRight,3,1,1
IRTransformationStage:Break,3,1,1
IRTransformationStage:CallDirect,3,1,1
IRTransformationStage:CompareFloatR4,3,1,1
IRTransformationStage:CompareFloatR8,3,1,1
IRTransformationStage:CompareInteger,18,2,1
IRTransformationStage:CompareIntegerBranch,8,1,1
IRTransformationStage:LoadCompound,3,1,1
IRTransformationStage:LoadParameterCompound,3,1,1
IRTransformationStage:MoveCompound,3,1,1
IRTransformationStage:StoreCompound,3,1,1
IRTransformationStage:StoreParameterCompound,3,1,1
IRTransformationStage:CopyCompound,4,1,6
IRTransformationStage:ConversionFloatR4ToFloatR8,3,1,1
IRTransformationStage:ConversionFloatR4ToInteger,4,1,1
IRTransformationStage:ConversionFloatR8ToFloatR4,3,1,1
IRTransformationStage:ConversionFloatR8ToInteger,4,1,1
IRTransformationStage:ConversionIntegerToFloatR4,4,1,1
IRTransformationStage:ConversionIntegerToFloatR8,4,1,1
IRTransformationStage:DivFloatR4,5,1,1
IRTransformationStage:DivFloatR8,5,1,1
IRTransformationStage:DivSigned,10,1,1
IRTransformationStage:DivUnsigned,10,1,1
IRTransformationStage:FloatCompare,107,3,3
IRTransformationStage:Jmp,3,1,1
IRTransformationStage:LoadParameterFloatR4,4,1,1
IRTransformationStage:LoadParameterFloatR8,4,1,1
IRTransformationStage:LoadParameterInteger,5,1,1
IRTransformationStage:LoadParameterSignExtended,4,1,1
IRTransformationStage:LoadParameterZeroExtended,4,1,1
IRTransformationStage:LoadFloatR4,4,1,1
IRTransformationStage:LoadFloatR8,4,1,1
IRTransformationStage:LoadInteger,6,1,1
IRTransformationStage:LoadSignExtended,5,1,1
IRTransformationStage:LoadZeroExtended,5,1,1
IRTransformationStage:LogicalAnd,3,1,1
IRTransformationStage:LogicalNot,10,2,1
IRTransformationStage:LogicalOr,3,1,1
IRTransformationStage:LogicalXor,3,1,1
IRTransformationStage:MoveFloatR4,3,1,1
IRTransformationStage:MoveFloatR8,3,1,1
IRTransformationStage:MoveInteger,3,1,1
IRTransformationStage:MulFloatR4,5,1,1
IRTransformationStage:MulFloatR8,5,1,1
IRTransformationStage:MulSigned,7,1,1
IRTransformationStage:MulUnsigned,7,1,1
IRTransformationStage:Nop,3,1,1
IRTransformationStage:RemSigned,10,1,1
IRTransformationStage:RemUnsigned,10,1,1
IRTransformationStage:GotoEpilogue,4,1,1
IRTransformationStage:ShiftLeft,3,1,1
IRTransformationStage:ShiftRight,3,1,1
IRTransformationStage:SignExtendedMove,3,1,1
IRTransformationStage:StoreFloatR4,3,1,1
IRTransformationStage:StoreFloatR8,3,1,1
IRTransformationStage:StoreInteger,4,1,1
IRTransformationStage:StoreParameterFloatR4,3,1,1
IRTransformationStage:StoreParameterFloatR8,3,1,1
IRTransformationStage:StoreParameterInteger,3,1,1
IRTransformationStage:SubFloatR4,5,1,1
IRTransformationStage:SubFloatR8,5,1,1
IRTransformationStage:SubSigned,3,1,1
IRTransformationStage:SubUnsigned,3,1,1
IRTransformationStage:Switch,10,2,1
IRTransformationStage:ZeroExtendedMove,4,1,1
LongOperandTransformationStage:PopulateVisitationDictionary,31,1,0
LongOperandTransformationStage:Setup,4,1,0
LongOperandTransformationStage:AddSigned,6,2,1
LongOperandTransformationStage:AddUnsigned,6,2,1
LongOperandTransformationStage:ArithmeticShiftRight,6,2,1
LongOperandTransformationStage:Call,13,4,1
LongOperandTransformationStage:CompareInteger,6,2,1
LongOperandTransformationStage:CompareIntegerBranch,6,2,1
LongOperandTransformationStage:LoadInteger,6,2,1
LongOperandTransformationStage:LoadParameterInteger,8,2,1
LongOperandTransformationStage:LoadParameterSignExtended,3,1,1
LongOperandTransformationStage:LoadParameterZeroExtended,3,1,1
LongOperandTransformationStage:LoadSignExtended,3,1,1
LongOperandTransformationStage:LoadZeroExtended,3,1,1
LongOperandTransformationStage:LogicalAnd,6,2,1
LongOperandTransformationStage:LogicalNot,6,2,1
LongOperandTransformationStage:LogicalOr,6,2,1
LongOperandTransformationStage:LogicalXor,6,2,1
LongOperandTransformationStage:MoveInteger,6,2,1
LongOperandTransformationStage:MoveSignExtended,6,2,1
LongOperandTransformationStage:MoveZeroExtended,6,2,1
LongOperandTransformationStage:MulSigned,6,2,1
LongOperandTransformationStage:MulUnsigned,6,2,1
LongOperandTransformationStage:ShiftLeft,6,2,1
LongOperandTransformationStage:ShiftRight,6,2,1
LongOperandTransformationStage:StoreInteger,6,2,1
LongOperandTransformationStage:StoreParameterInteger,6,2,1
LongOperandTransformationStage:SubSigned,6,2,1
LongOperandTransformationStage:SubUnsigned,6,2,1
LongOperandTransformationStage:To64,8,1,1
LongOperandTransformationStage:Split64,8,1,1
LongOperandTransformationStage:Any64Bit,12,4,1
LongOperandTransformationStage:ExpandAdd,16,2,1
LongOperandTransformationStage:ExpandAnd,17,2,1
LongOperandTransformationStage:ExpandArithmeticShiftRight,34,1,1
LongOperandTransformationStage:ExpandBinaryBranch,23,1,1
LongOperandTransformationStage:ExpandComparison,29,1,1
LongOperandTransformationStage:ExpandLoadParameter,6,1,1
LongOperandTransformationStage:ExpandLoad,16,2,1
LongOperandTransformationStage:ExpandMoveInteger,13,2,1
LongOperandTransformationStage:ExpandMul,30,2,1
LongOperandTransformationStage:ExpandNot,11,1,1
LongOperandTransformationStage:ExpandOr,9,1,1
LongOperandTransformationStage:ExpandShiftLeft,34,1,1
LongOperandTransformationStage:ExpandShiftRight,33,4,1
LongOperandTransformationStage:ExpandSignedMove,51,2,1
LongOperandTransformationStage:ExpandStore,16,2,1
LongOperandTransformationStage:ExpandStoreParameter,6,1,1
LongOperandTransformationStage:ExpandSub,16,2,1
LongOperandTransformationStage:ExpandUnsignedMove,26,2,1
LongOperandTransformationStage:ExpandXor,9,1,1
LongOperandTransformationStage:SplitLongOperand,3,1,3
StartUpStage:RunPreCompile,10,2,0
SSEInitStage:RunPreCompile,33,1,0
InterruptVectorStage:RunPreCompile,3,1,0
InterruptVectorStage:CreateInterruptVectors,33,5,0
MethodTableBuilderStage:RunPostCompile,3,1,0
MethodTableBuilderStage:CreateTables,19,5,0
MethodTableBuilderStage:CreateMethodLookupTable,19,2,1
MethodTableBuilderStage:CreateMethodDescriptionEntries,16,2,1
MethodTableBuilderStage:DetermineSizeOfMethodParameters,4,1,1
Multiboot0695Stage:Setup,6,1,0
Multiboot0695Stage:RunPreCompile,7,1,0
Multiboot0695Stage:RunPostCompile,30,1,0
Multiboot0695Stage:WriteMultibootHeader,44,3,0
