// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2024 Avnet
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx93.dtsi"

&ele_fw2 {
	memory-region = <&ele_reserved>;
};

/ {
	model = "Avnet MaaXBoard-Osm93";
	compatible = "avnet,maaxboard-osm93", "fsl,imx93";

	aliases {
		rtc0 = &sys_rtc;
		rtc1 = &bbnsm_rtc;
	};

	chosen {
		stdout-path = &lpuart1;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0x80000000 0 0x40000000>;
			size = <0 0x10000000>;
			linux,cma-default;
		};

		ethosu_mem: ethosu_region@B0000000 {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x0 0xB0000000 0x0 0x8000000>;
		};

		vdev0vring0: vdev0vring0@a4000000 {
			reg = <0 0xa4000000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@a4008000 {
			reg = <0 0xa4008000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@a4010000 {
			reg = <0 0xa4010000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@a4018000 {
			reg = <0 0xa4018000 0 0x8000>;
			no-map;
		};

		rsc_table: rsc-table@2021e000 {
			reg = <0 0x2021e000 0 0x1000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@a4020000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa4020000 0 0x100000>;
			no-map;
		};

		ele_reserved: ele-reserved@a4120000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa4120000 0 0x100000>;
			no-map;
		};
	};

	ethosu {
		compatible = "arm,ethosu";
		fsl,cm33-proc = <&cm33>;
		memory-region = <&ethosu_mem>;
		power-domains = <&mlmix>;
	};

	reg_usbotg1_vbus: regulator-usbotg1-vbus {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usbotg1>;
		regulator-name = "regulator-usbotg1-vbus";
		gpio = <&gpio4 28 GPIO_ACTIVE_HIGH>;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
	};

	reg_usbotg2_vbus: regulator-usbotg2-vbus {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usbotg2>;
		regulator-name = "regulator-usbotg2-vbus";
		gpio = <&gpio4 29 GPIO_ACTIVE_HIGH>;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
	};

	leds {
        compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_leds>;
        status = "okay";

		M2_EN {
                gpios = <&ioexpander1 0 GPIO_ACTIVE_HIGH>;     /* WiFi/Bluetooth module power pin */
                default-state = "on";
        };

        led_red {
                gpios = <&gpio2 12 GPIO_ACTIVE_HIGH>;
				default-state = "on";
				linux,default-trigger = "heartbeat";

        };

        led_blue {
                gpios = <&ioexpander1 1 GPIO_ACTIVE_HIGH>;
                default-state = "off";
        };

        led_green {
                gpios = <&ioexpander1 2 GPIO_ACTIVE_HIGH>;
                default-state = "off";
        };
	};

	gpio_keys {
		compatible = "gpio-keys";

		UserKeyA {
			label = "KeyA";
			gpios = <&ioexpander1 3 GPIO_ACTIVE_LOW>;
			interrupt-parent = <&ioexpander1>;
			interrupts = <3 IRQ_TYPE_LEVEL_LOW>;
			linux,code = <KEY_1>;
		};
	};

	backlight: pwm-backlight {
	        compatible = "pwm-backlight";
	        pwms = <&tpm5 0 40000 0>;
	        brightness-levels = <0 8 32 64 96 128 160 192 224 255>;
	        default-brightness-level = <8>;
	        enable-pwm-on;
	        status = "okay";
	};
    
	/* wifi & bluetooth */
	usdhc3_pwrseq: usdhc3_pwrseq {
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&ioexpander1 4 GPIO_ACTIVE_LOW>;
	};

	reg_can_stby: regulator-can-stby {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_can>;
		regulator-name = "can-stby";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 26 GPIO_ACTIVE_LOW>;
		enable-active-low;
	};

	reg_vref_1v8: regulator-adc-vref {
		compatible = "regulator-fixed";
		regulator-name = "vref_1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

};

&cm33 {
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&mu1 0 1>,
		 <&mu1 1 1>,
		 <&mu1 3 1>;
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	fsl,startup-delay-ms = <500>;
	status = "okay";
};

&lpi2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	pinctrl-1 = <&pinctrl_lpi2c1>;
	status = "okay";

	sys_rtc: rtc@32 {
		compatible = "microcrystal,rv8803";
		reg = <0x32>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rtc>;
		interrupt-parent = <&gpio2>;
		interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
		wakeup-source;
	};

};

&lpi2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c2>;
	pinctrl-1 = <&pinctrl_lpi2c2>;
	status = "okay";

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		interrupt-parent = <&pcal6524>;
		interrupts = <11 IRQ_TYPE_EDGE_FALLING>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <650000>;
				regulator-max-microvolt = <2237500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};

	pcal6524: gpio@22 {
		compatible = "nxp,pcal6524";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pcal6524>;
		reg = <0x22>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
	};
};

&lpi2c5 {
    #address-cells = <1>;
    #size-cells = <0>;
    clock-frequency = <400000>;
    pinctrl-names = "default", "sleep";
    pinctrl-0 = <&pinctrl_lpi2c5>;
    pinctrl-1 = <&pinctrl_lpi2c5>;
    status = "okay";

    ioexpander1: gpio@20 {
        compatible = "nxp,pcal6408";
        reg = <0x20>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ioexpander1>;
        interrupt-controller;
        #interrupt-cells = <2>;
        interrupt-parent = <&gpio2>;
        interrupts = <28 IRQ_TYPE_LEVEL_LOW>;
        gpio-controller;
        #gpio-cells = <2>;
        gpio-line-names =
                "GPIO_A_0", "GPIO_A_1", "GPIO_A_2", "GPIO_A_3",
                "GPIO_C_4", "GPIO_C_5", "GPIO_C_6", "GPIO_C_7";
        status = "okay";
    };

	ioexpander2: gpio@21 {
        compatible = "nxp,pcal6408";
        reg = <0x21>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ioexpander2>;
        interrupt-controller;
        #interrupt-cells = <2>;
        interrupt-parent = <&gpio2>;
        interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
        gpio-controller;
        #gpio-cells = <2>;
        gpio-line-names =
                "GPIO_B_0", "GPIO_B_1", "GPIO_B_2", "GPIO_B_3",
                "GPIO_B_4", "GPIO_B_5", "GPIO_B_6", "GPIO_B_7";
        status = "okay";
    };
};

&lpuart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&wdog3 {
	status = "okay";
};

&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	status = "okay";
	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;
		ethphy1: ethernet-phy@7 {
			compatible = "ethernet-phy-id0022.1642",
							"ethernet-phy-ieee802.3-c22";
			reg = <7>;
			eee-broken-100tx;
			eee-broken-1000t;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy2>;
	fsl,magic-packet;
	status = "okay";
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <5000000>;
		ethphy2: ethernet-phy@7 {
			compatible = "ethernet-phy-id0022.1642",
						"ethernet-phy-ieee802.3-c22";
			reg = <7>;
			eee-broken-100tx;
			eee-broken-1000t;
		};
	};
};	

&usbotg1 {
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	usb-role-switch;
	disable-over-current;
	samsung,picophy-pre-emp-curr-control = <3>;
	samsung,picophy-dc-vol-level-adjust = <7>;
	vbus-supply = <&reg_usbotg1_vbus>;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	samsung,picophy-pre-emp-curr-control = <3>;
	samsung,picophy-dc-vol-level-adjust = <7>;
	vbus-supply = <&reg_usbotg2_vbus>;
	status = "okay";
};

&dphy {
	status = "okay";
};

&lcdif {
	status = "okay";
	assigned-clock-rates = <282000000>, <70500000>,  <400000000>, <133333333>;
	max-memory-bandwidth = <221257728>; /* 720x1280-32@60.02 */
};

&dsi{
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	panel@0 {
		compatible = "avnet,ph720128t005", "ilitek,ili9881c";
		//compatible = "avnet,ph720128t003", "ilitek,ili9881c";
		reg = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_mipi_dsi_en>;
		pwn-gpios = <&gpio2 24 GPIO_ACTIVE_HIGH>;
		dsi-lanes = <2>;
		backlight = <&backlight>;

		port {
			panel_in: endpoint {
				remote-endpoint = <&mipi_dsi_out>;
			};
		};

	};

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@1 {
			reg = <1>;
			mipi_dsi_out: endpoint {
			remote-endpoint = <&panel_in>;
			};
		};
	};
};

&tpm5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm5>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3>;
	pinctrl-2 = <&pinctrl_usdhc3>;
	mmc-pwrseq = <&usdhc3_pwrseq>;
	max-frequency = <100000000>;
	bus-width = <4>;
	keep-power-in-suspend;
	non-removable;
	wakeup-source;
	fsl,sdio-async-interrupt-enabled;
	status = "okay";

	wifi_wake_host {
		compatible = "nxp,wifi-wake-host";
		interrupt-parent = <&ioexpander2>;
		interrupts = <1 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "host-wake";
	};

};

&lpuart3 {
       /* BlueTooth */
       pinctrl-names = "default", "sleep";
       pinctrl-0 = <&pinctrl_lpuart3>;
       pinctrl-1 = <&pinctrl_lpuart3>;
       status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can_stby>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can_stby>;
	status = "okay";
};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&iomuxc {
	pinctrl_lpi2c1: lpi2c1grp {
		fsl,pins = <
			MX93_PAD_I2C1_SCL__LPI2C1_SCL			0x40000b9e
			MX93_PAD_I2C1_SDA__LPI2C1_SDA			0x40000b9e
		>;
	};

	pinctrl_ts: ts_pinsgrp {
		fsl,pins = <
			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10	   0x31e  /* DSI_TS_RST  */
			MX93_PAD_GPIO_IO29__GPIO2_IO29             0x31e
		>;
	};

	pinctrl_lpi2c2: lpi2c2grp {
		fsl,pins = <
			MX93_PAD_I2C2_SCL__LPI2C2_SCL			0x40000b9e
			MX93_PAD_I2C2_SDA__LPI2C2_SDA			0x40000b9e
		>;
	};

	pinctrl_pcal6524: pcal6524grp {
		fsl,pins = <
			MX93_PAD_CCM_CLKO2__GPIO3_IO27			0x31e
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX93_PAD_UART1_RXD__LPUART1_RX			0x31e
			MX93_PAD_UART1_TXD__LPUART1_TX			0x31e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK		0x1582
			MX93_PAD_SD1_CMD__USDHC1_CMD		0x40001382
			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x40001382
			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x40001382
			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x40001382
			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x40001382
			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x40001382
			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x40001382
			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x40001382
			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x40001382
			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x1582
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK		0x158e
			MX93_PAD_SD1_CMD__USDHC1_CMD		0x4000138e
			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x4000138e
			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x4000138e
			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x4000138e
			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x4000138e
			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x4000138e
			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x4000138e
			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x4000138e
			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x4000138e
			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x158e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK		0x15fe
			MX93_PAD_SD1_CMD__USDHC1_CMD		0x400013fe
			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x400013fe
			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x400013fe
			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x400013fe
			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x400013fe
			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x400013fe
			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x400013fe
			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x400013fe
			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x400013fe
			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x15fe
		>;
	};
    
	pinctrl_eqos: eqosgrp {
	        fsl,pins = <
	                MX93_PAD_ENET1_MDC__ENET_QOS_MDC                        0x57e
	                MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO                      0x57e
	                MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0                  0x57e
	                MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1                  0x57e
	                MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2                  0x57e
	                MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3                  0x57e
	                MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK  0x5fe
	                MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL            0x57e
	                MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0                  0x57e
	                MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1                  0x57e
	                MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2                  0x57e
	                MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3                  0x57e
	                MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK  0x5fe
	                MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL            0x57e
	        >;
	};

	pinctrl_fec: fecgrp {
	        fsl,pins = <
	                MX93_PAD_ENET2_MDC__ENET1_MDC                   0x57e
	                MX93_PAD_ENET2_MDIO__ENET1_MDIO                 0x57e
	                MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0             0x57e
	                MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1             0x57e
	                MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2             0x57e
	                MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3             0x57e
	                MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC             0x5fe
	                MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL       0x57e
	                MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0             0x57e
	                MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1             0x57e
	                MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2             0x57e
	                MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3             0x57e
	                MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC             0x5fe
	                MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL       0x57e
	        >;
	};

	pinctrl_reg_usbotg1: regusbotg1grp {
		fsl,pins = <
			MX93_PAD_CCM_CLKO3__GPIO4_IO28			0x51e
		>;
	};

	pinctrl_reg_usbotg2: regusbotg2grp {
		fsl,pins = <
			MX93_PAD_CCM_CLKO4__GPIO4_IO29			0x51e
		>;
	};

	pinctrl_lpi2c5: lpi2c5grp {
	        fsl,pins = <
	                MX93_PAD_GPIO_IO23__LPI2C5_SCL                  0x4000091e
	                MX93_PAD_GPIO_IO22__LPI2C5_SDA                  0x4000091e
	        >;
	};
	pinctrl_ioexpander1: ioexpander1grp {
	        fsl,pins = <
	                MX93_PAD_GPIO_IO28__GPIO2_IO28                  0x31e
	        >;
	};

	pinctrl_gpio_leds: gpioleds {
		fsl,pins = <
			MX93_PAD_GPIO_IO12__GPIO2_IO12		0x51e
		>;
	};

	pinctrl_mipi_dsi_en: mipi_dsi_en {
		fsl,pins = <
			MX93_PAD_GPIO_IO24__GPIO2_IO24      0x11e  /* DSI_EN */
		>;
	};

	pinctrl_pwm5: pwm5_grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO06__TPM5_CH0        0x11e
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX93_PAD_SD3_CLK__USDHC3_CLK		0x15fe
			MX93_PAD_SD3_CMD__USDHC3_CMD		0x13fe
			MX93_PAD_SD3_DATA0__USDHC3_DATA0	0x13fe
			MX93_PAD_SD3_DATA1__USDHC3_DATA1	0x13fe
			MX93_PAD_SD3_DATA2__USDHC3_DATA2	0x13fe
			MX93_PAD_SD3_DATA3__USDHC3_DATA3	0x13fe
		>;
	};

	pinctrl_lpuart3: uart3grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO14__LPUART3_TX		0x31e
			MX93_PAD_GPIO_IO15__LPUART3_RX		0x31e
			MX93_PAD_GPIO_IO16__LPUART3_CTS_B	0x31e
			MX93_PAD_GPIO_IO17__LPUART3_RTS_B	0x31e
		>;
	};

	pinctrl_ioexpander2: ioexpander2grp {
	        fsl,pins = <
					MX93_PAD_GPIO_IO13__GPIO2_IO13                  0x31e
	        >;
	};

	pinctrl_reg_can: regcangrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO26__GPIO2_IO26		0x31e
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX93_PAD_PDM_CLK__CAN1_TX			0x139e
			MX93_PAD_PDM_BIT_STREAM0__CAN1_RX	0x139e
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO25__CAN2_TX			0x139e
			MX93_PAD_GPIO_IO27__CAN2_RX			0x139e
		>;
	};

	pinctrl_rtc: regrtcgrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO02__GPIO2_IO02		0x111e
		>;
	};

};
