srcscan starts
INFO: analyzing module FeatureMap_Bank_0 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_1 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_2 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_3 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_4 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_5 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_6 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_7 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_8 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_9 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_10 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_11 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_12 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_13 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_14 (VERI-9002)
INFO: analyzing module FeatureMap_Bank_15 (VERI-9002)
INFO: analyzing module FeatureMap_Buffer (VERI-9002)
INFO: analyzing module SPU_tb (VERI-9002)
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/verification/SPU_tb.v(165): INFO: undeclared symbol spu_end, assumed default net type wire (VERI-9004)
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/verification/SPU_tb.v(141): WARNING: identifier 'tb_rd_cnt' is used before its declaration (VERI-1875)
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/verification/SPU_tb.v(142): WARNING: identifier 'tb_rd_en' is used before its declaration (VERI-1875)
INFO: analyzing module Special_PU (VERI-9002)
INFO: analyzing module spu_divider_sign (VERI-9002)
INFO: analyzing module spu_divider_unsign (VERI-9002)
INFO: analyzing module spu_ln_block (VERI-9002)
INFO: analyzing module spu_ln_sqrt (VERI-9002)
INFO: analyzing module spu_ln_top (VERI-9002)
INFO: analyzing module spu_sm_addertree (VERI-9002)
INFO: analyzing module spu_sm_block (VERI-9002)
INFO: analyzing module spu_sm_expu (VERI-9002)
INFO: analyzing module spu_sm_expu_approx (VERI-9002)
INFO: analyzing module spu_sm_expu_mul (VERI-9002)
INFO: analyzing module spu_sm_lnu (VERI-9002)
INFO: analyzing module spu_sm_lnu_lod (VERI-9002)
INFO: analyzing module spu_sm_top (VERI-9002)
INFO: analyzing module spu_sm_xmax (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:SPU_tb
VeriTop library:xil_defaultlib mod:spu_sm_expu
VeriTop library:xil_defaultlib mod:spu_sm_lnu
VeriTop library:xil_defaultlib mod:spu_sm_xmax
END of tops
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/verification/SPU_tb.v(24): INFO: compiling module 'SPU_tb_default' (VERI-1018)
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_expu.v(23): INFO: compiling module 'spu_sm_expu_default' (VERI-1018)
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_lnu.v(23): INFO: compiling module 'spu_sm_lnu_default' (VERI-1018)
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_sm_xmax.v(23): INFO: compiling module 'spu_sm_xmax_default' (VERI-1018)
ModName: Special_PU(RLatency=3)
ModName: spu_divider_sign(DIVIDEND_DW=17,PRECISION_DW=2)
ModName: spu_divider_unsign(DIVIDEND_DW=25,PRECISION_DW=4)
ModName: spu_divider_unsign(DIVISOR_DW=12,PRECISION_DW=18)
ModName: spu_divider_unsign(DIVISOR_DW=20,PRECISION_DW=20)
ModName: spu_ln_sqrt(DW=24)
ModName: spu_ln_top(RLatency=4)
ModName: spu_sm_top(RLatency=4)
BaseName Special_PU has 1 entries
BaseName spu_divider_sign has 1 entries
BaseName spu_divider_unsign has 3 entries
BaseName spu_ln_sqrt has 1 entries
BaseName spu_ln_top has 1 entries
BaseName spu_sm_top has 1 entries
srcscan exits with return value 0
