INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/eberhardt_alu/eberhardt_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
