#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  2 19:32:51 2019
# Process ID: 11704
# Current directory: C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11568 C:\Users\maade\Desktop\ECE 410 LAB\LAB3\COMPLET\MadeehaReq5_6\traffic_intersection.xpr
# Log file: C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/vivado.log
# Journal file: C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.xpr}
INFO: [Project 1-313] Project file moved from 'E:/MadeehaReq5_6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 778.207 ; gain = 134.844
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'keypad_row' has no actual or default value [C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit traffic_intersection_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'keypad_row' has no actual or default value [C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit traffic_intersection_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/maade/Desktop/ECE -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/maade/Desktop/ECE" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  2 21:43:07 2019...
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 897.215 ; gain = 6.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 900.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 900.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 941.488 ; gain = 1.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 944.457 ; gain = 0.000
current_wave_config {traffic_intersection_tb_behav.wcfg}
traffic_intersection_tb_behav.wcfg
add_wave {{/traffic_intersection_tb/out_7seg}} 
current_wave_config {traffic_intersection_tb_behav.wcfg}
traffic_intersection_tb_behav.wcfg
add_wave {{/traffic_intersection_tb/KeyPad_Col}} 
current_wave_config {traffic_intersection_tb_behav.wcfg}
traffic_intersection_tb_behav.wcfg
add_wave {{/traffic_intersection_tb/KeyPad_Row}} 
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 950.934 ; gain = 0.000
save_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 953.711 ; gain = 1.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd:238]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd:41]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 956.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 958.461 ; gain = 0.941
run 20000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 962.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 962.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.027 ; gain = 0.520
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_intersection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj traffic_intersection_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.srcs/sim_1/new/traffic_intersection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_intersection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_tb_behav xil_defaultlib.traffic_intersection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection [traffic_intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection_tb
Built simulation snapshot traffic_intersection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_intersection_tb_behav -key {Behavioral:sim_1:Functional:traffic_intersection_tb} -tclbatch {traffic_intersection_tb.tcl} -view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB3/COMPLET/MadeehaReq5_6/traffic_intersection_tb_behav.wcfg}
source traffic_intersection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_intersection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.027 ; gain = 0.000
run 20000 ns
remove_forces { {/traffic_intersection_tb/out_7seg} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 23:20:21 2019...
