{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711995436114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711995436115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 14:17:15 2024 " "Processing started: Mon Apr 01 14:17:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711995436115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711995436115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711995436115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711995437289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711995437290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file and_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_vals " "Found entity 1: and_vals" {  } { { "and_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file or_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_vals " "Found entity 1: or_vals" {  } { { "or_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_val.v 1 1 " "Found 1 design units, including 1 entities, in source file not_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_val " "Found entity 1: not_val" {  } { { "not_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_val.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_val " "Found entity 1: negate_val" {  } { { "negate_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446543 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1711995446554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_FF CON_FF data_path.v(17) " "Verilog HDL Declaration information at data_path.v(17): object \"Con_FF\" differs only in case from object \"CON_FF\" in the same scope" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711995446571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_substract_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_substract_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_substract_tb " "Found entity 1: add_substract_tb" {  } { { "add_substract_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_tb " "Found entity 1: sll_tb" {  } { { "sll_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slr_tb " "Found entity 1: slr_tb" {  } { { "slr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slra_tb " "Found entity 1: slra_tb" {  } { { "slra_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.v 1 1 " "Found 1 design units, including 1 entities, in source file r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "r0.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "phase_2_tb.v(56) " "Verilog HDL information at phase_2_tb.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711995446792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRin irIn phase_2_tb.v(6) " "Verilog HDL Declaration information at phase_2_tb.v(6): object \"IRin\" differs only in case from object \"irIn\" in the same scope" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711995446792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2_tb " "Found entity 1: phase_2_tb" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_encode_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_encode_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_encode " "Found entity 1: sel_encode" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.v 1 1 " "Found 1 design units, including 1 entities, in source file dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "dff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446829 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU_immediate_instr_tb.v(62) " "Verilog HDL information at ALU_immediate_instr_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711995446837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRin irIn ALU_immediate_instr_tb.v(7) " "Verilog HDL Declaration information at ALU_immediate_instr_tb.v(7): object \"IRin\" differs only in case from object \"irIn\" in the same scope" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711995446837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_immediate_instr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_immediate_instr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_immediate_instr_tb " "Found entity 1: ALU_immediate_instr_tb" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446842 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ld_and_st_tb.v(62) " "Verilog HDL information at ld_and_st_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711995446850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_and_st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_and_st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_and_st_tb " "Found entity 1: ld_and_st_tb" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldi_tb.v(62) " "Verilog HDL information at ldi_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711995446864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446869 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_instr_tb.v(62) " "Verilog HDL information at alu_instr_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711995446875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_instr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_instr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_instr_tb " "Found entity 1: alu_instr_tb" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_out_tb " "Found entity 1: in_out_tb" {  } { { "in_out_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_out_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_jal_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file jr_jal_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jr_jal_tb " "Found entity 1: jr_jal_tb" {  } { { "jr_jal_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/jr_jal_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446904 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mfhi_mflo_tb.v(67) " "Verilog HDL information at mfhi_mflo_tb.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "mfhi_mflo_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mfhi_mflo_tb.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711995446911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_mflo_tb " "Found entity 1: mfhi_mflo_tb" {  } { { "mfhi_mflo_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mfhi_mflo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file br_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_tb " "Found entity 1: br_tb" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file store_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store_tb " "Found entity 1: store_tb" {  } { { "store_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/store_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446939 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(27) " "Verilog HDL information at control_unit.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711995446945 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(152) " "Verilog HDL information at control_unit.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711995446946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit_tb " "Found entity 1: ctrl_unit_tb" {  } { { "ctrl_unit_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711995446963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711995446963 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_flag ALU.v(24) " "Verilog HDL Implicit Net warning at ALU.v(24): created implicit net for \"carry_flag\"" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"LOin\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPC datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"InPC\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin add_substract_tb.v(21) " "Verilog HDL Implicit Net warning at add_substract_tb.v(21): created implicit net for \"LOin\"" {  } { { "add_substract_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_tb.v(22) " "Verilog HDL Implicit Net warning at and_tb.v(22): created implicit net for \"LOin\"" {  } { { "and_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin or_tb.v(22) " "Verilog HDL Implicit Net warning at or_tb.v(22): created implicit net for \"LOin\"" {  } { { "or_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin sll_tb.v(22) " "Verilog HDL Implicit Net warning at sll_tb.v(22): created implicit net for \"LOin\"" {  } { { "sll_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slr_tb.v(22) " "Verilog HDL Implicit Net warning at slr_tb.v(22): created implicit net for \"LOin\"" {  } { { "slr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slra_tb.v(22) " "Verilog HDL Implicit Net warning at slra_tb.v(22): created implicit net for \"LOin\"" {  } { { "slra_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin rol_tb.v(22) " "Verilog HDL Implicit Net warning at rol_tb.v(22): created implicit net for \"LOin\"" {  } { { "rol_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ror_tb.v(22) " "Verilog HDL Implicit Net warning at ror_tb.v(22): created implicit net for \"LOin\"" {  } { { "ror_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin negate_tb.v(22) " "Verilog HDL Implicit Net warning at negate_tb.v(22): created implicit net for \"LOin\"" {  } { { "negate_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin not_tb.v(22) " "Verilog HDL Implicit Net warning at not_tb.v(22): created implicit net for \"LOin\"" {  } { { "not_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin phase_2_tb.v(25) " "Verilog HDL Implicit Net warning at phase_2_tb.v(25): created implicit net for \"LOin\"" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ALU_immediate_instr_tb.v(27) " "Verilog HDL Implicit Net warning at ALU_immediate_instr_tb.v(27): created implicit net for \"LOin\"" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ld_and_st_tb.v(27) " "Verilog HDL Implicit Net warning at ld_and_st_tb.v(27): created implicit net for \"LOin\"" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ldi_tb.v(27) " "Verilog HDL Implicit Net warning at ldi_tb.v(27): created implicit net for \"LOin\"" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin alu_instr_tb.v(27) " "Verilog HDL Implicit Net warning at alu_instr_tb.v(27): created implicit net for \"LOin\"" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin in_out_tb.v(27) " "Verilog HDL Implicit Net warning at in_out_tb.v(27): created implicit net for \"LOin\"" {  } { { "in_out_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_out_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin jr_jal_tb.sv(27) " "Verilog HDL Implicit Net warning at jr_jal_tb.sv(27): created implicit net for \"LOin\"" {  } { { "jr_jal_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/jr_jal_tb.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin store_tb.sv(27) " "Verilog HDL Implicit Net warning at store_tb.sv(27): created implicit net for \"LOin\"" {  } { { "store_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/store_tb.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711995446965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrl_unit_tb " "Elaborating entity \"ctrl_unit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711995447045 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock ctrl_unit_tb.v(59) " "Verilog HDL warning at ctrl_unit_tb.v(59): assignments to clock create a combinational loop" {  } { { "ctrl_unit_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v" 59 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1711995447047 "|ctrl_unit_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"data_path:dp\"" {  } { { "ctrl_unit_tb.v" "dp" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447051 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin_br data_path.v(36) " "Verilog HDL Always Construct warning at data_path.v(36): inferring latch(es) for variable \"PCin_br\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447057 "|ctrl_unit_tb|data_path:dp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BusMuxInRamout data_path.v(10) " "Output port \"BusMuxInRamout\" at data_path.v(10) has no driver" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711995447057 "|ctrl_unit_tb|data_path:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin_br data_path.v(36) " "Inferred latch for \"PCin_br\" at data_path.v(36)" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447057 "|ctrl_unit_tb|data_path:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit data_path:dp\|control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"data_path:dp\|control_unit:ctrl\"" {  } { { "data_path.v" "ctrl" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447061 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(42) " "Verilog HDL Case Statement warning at control_unit.v(42): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711995447063 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(32) " "Verilog HDL Case Statement warning at control_unit.v(32): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711995447063 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "present_state control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"present_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447064 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Run control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"Run\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447064 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Stop control_unit.v(155) " "Verilog HDL Always Construct warning at control_unit.v(155): variable \"Stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711995447064 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(155) " "Verilog HDL Case Statement warning at control_unit.v(155): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711995447065 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "strobe control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"strobe\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447066 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Zhighout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"InPortout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Zlowin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447067 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Zhighin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447068 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447068 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447068 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutPortIn control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"OutPortIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447068 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447068 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout control_unit.v(152) " "Verilog HDL Always Construct warning at control_unit.v(152): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447068 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.v(152) " "Inferred latch for \"clear\" at control_unit.v(152)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447069 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.v(155) " "Inferred latch for \"BAout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447069 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.v(155) " "Inferred latch for \"Cout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447069 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortIn control_unit.v(155) " "Inferred latch for \"OutPortIn\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447069 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.v(155) " "Inferred latch for \"MDRin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447069 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.v(155) " "Inferred latch for \"MARin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447069 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighin control_unit.v(155) " "Inferred latch for \"Zhighin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowin control_unit.v(155) " "Inferred latch for \"Zlowin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.v(155) " "Inferred latch for \"Yin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.v(155) " "Inferred latch for \"IRin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.v(155) " "Inferred latch for \"PCin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.v(155) " "Inferred latch for \"CONin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.v(155) " "Inferred latch for \"LOin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.v(155) " "Inferred latch for \"HIin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write control_unit.v(155) " "Inferred latch for \"Write\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read control_unit.v(155) " "Inferred latch for \"Read\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortout control_unit.v(155) " "Inferred latch for \"InPortout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.v(155) " "Inferred latch for \"LOout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447070 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.v(155) " "Inferred latch for \"HIout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout control_unit.v(155) " "Inferred latch for \"Zlowout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout control_unit.v(155) " "Inferred latch for \"Zhighout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.v(155) " "Inferred latch for \"MDRout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.v(155) " "Inferred latch for \"PCout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.v(155) " "Inferred latch for \"Rout\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.v(155) " "Inferred latch for \"Rin\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.v(155) " "Inferred latch for \"Grc\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.v(155) " "Inferred latch for \"Grb\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.v(155) " "Inferred latch for \"Gra\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strobe control_unit.v(155) " "Inferred latch for \"strobe\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.v(155) " "Inferred latch for \"IncPC\" at control_unit.v(155)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Run control_unit.v(27) " "Inferred latch for \"Run\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447071 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[0\] control_unit.v(32) " "Inferred latch for \"present_state\[0\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[1\] control_unit.v(32) " "Inferred latch for \"present_state\[1\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[2\] control_unit.v(32) " "Inferred latch for \"present_state\[2\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[3\] control_unit.v(32) " "Inferred latch for \"present_state\[3\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[4\] control_unit.v(32) " "Inferred latch for \"present_state\[4\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[5\] control_unit.v(32) " "Inferred latch for \"present_state\[5\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[6\] control_unit.v(32) " "Inferred latch for \"present_state\[6\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[7\] control_unit.v(32) " "Inferred latch for \"present_state\[7\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[8\] control_unit.v(32) " "Inferred latch for \"present_state\[8\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[9\] control_unit.v(32) " "Inferred latch for \"present_state\[9\]\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447072 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r0 data_path:dp\|r0:R0 " "Elaborating entity \"r0\" for hierarchy \"data_path:dp\|r0:R0\"" {  } { { "data_path.v" "R0" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 data_path:dp\|r0:R0\|reg_32:this_reg " "Elaborating entity \"reg_32\" for hierarchy \"data_path:dp\|r0:R0\|reg_32:this_reg\"" {  } { { "r0.v" "this_reg" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/r0.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_reg data_path:dp\|MDR_reg:MDR " "Elaborating entity \"MDR_reg\" for hierarchy \"data_path:dp\|MDR_reg:MDR\"" {  } { { "data_path.v" "MDR" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447147 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear MDR_reg.v(8) " "Verilog HDL Always Construct warning at MDR_reg.v(8): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711995447148 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable MDR_reg.v(11) " "Verilog HDL Always Construct warning at MDR_reg.v(11): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711995447148 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read MDR_reg.v(14) " "Verilog HDL Always Construct warning at MDR_reg.v(14): variable \"read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mdatain MDR_reg.v(15) " "Verilog HDL Always Construct warning at MDR_reg.v(15): variable \"Mdatain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxOut MDR_reg.v(17) " "Verilog HDL Always Construct warning at MDR_reg.v(17): variable \"BusMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q MDR_reg.v(6) " "Verilog HDL Always Construct warning at MDR_reg.v(6): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] MDR_reg.v(6) " "Inferred latch for \"q\[0\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] MDR_reg.v(6) " "Inferred latch for \"q\[1\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] MDR_reg.v(6) " "Inferred latch for \"q\[2\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] MDR_reg.v(6) " "Inferred latch for \"q\[3\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] MDR_reg.v(6) " "Inferred latch for \"q\[4\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] MDR_reg.v(6) " "Inferred latch for \"q\[5\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] MDR_reg.v(6) " "Inferred latch for \"q\[6\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] MDR_reg.v(6) " "Inferred latch for \"q\[7\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] MDR_reg.v(6) " "Inferred latch for \"q\[8\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] MDR_reg.v(6) " "Inferred latch for \"q\[9\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] MDR_reg.v(6) " "Inferred latch for \"q\[10\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] MDR_reg.v(6) " "Inferred latch for \"q\[11\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] MDR_reg.v(6) " "Inferred latch for \"q\[12\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] MDR_reg.v(6) " "Inferred latch for \"q\[13\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] MDR_reg.v(6) " "Inferred latch for \"q\[14\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] MDR_reg.v(6) " "Inferred latch for \"q\[15\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] MDR_reg.v(6) " "Inferred latch for \"q\[16\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] MDR_reg.v(6) " "Inferred latch for \"q\[17\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] MDR_reg.v(6) " "Inferred latch for \"q\[18\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] MDR_reg.v(6) " "Inferred latch for \"q\[19\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447149 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] MDR_reg.v(6) " "Inferred latch for \"q\[20\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] MDR_reg.v(6) " "Inferred latch for \"q\[21\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] MDR_reg.v(6) " "Inferred latch for \"q\[22\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] MDR_reg.v(6) " "Inferred latch for \"q\[23\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] MDR_reg.v(6) " "Inferred latch for \"q\[24\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] MDR_reg.v(6) " "Inferred latch for \"q\[25\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] MDR_reg.v(6) " "Inferred latch for \"q\[26\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] MDR_reg.v(6) " "Inferred latch for \"q\[27\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] MDR_reg.v(6) " "Inferred latch for \"q\[28\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] MDR_reg.v(6) " "Inferred latch for \"q\[29\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] MDR_reg.v(6) " "Inferred latch for \"q\[30\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] MDR_reg.v(6) " "Inferred latch for \"q\[31\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447150 "|store_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port data_path:dp\|in_port:InPort " "Elaborating entity \"in_port\" for hierarchy \"data_path:dp\|in_port:InPort\"" {  } { { "data_path.v" "InPort" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag in_port.v(3) " "Verilog HDL or VHDL warning at in_port.v(3): object \"flag\" assigned a value but never read" {  } { { "in_port.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_port.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711995447155 "|store_tb|data_path:DUT|in_port:InPort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar data_path:dp\|mar:MAR " "Elaborating entity \"mar\" for hierarchy \"data_path:dp\|mar:MAR\"" {  } { { "data_path.v" "MAR" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder data_path:dp\|ripple_carry_adder:pc_adder " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"data_path:dp\|ripple_carry_adder:pc_adder\"" {  } { { "data_path.v" "pc_adder" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"data_path:dp\|ALU:alu\"" {  } { { "data_path.v" "alu" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_vals data_path:dp\|ALU:alu\|and_vals:and_instance " "Elaborating entity \"and_vals\" for hierarchy \"data_path:dp\|ALU:alu\|and_vals:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_vals data_path:dp\|ALU:alu\|or_vals:or_instance " "Elaborating entity \"or_vals\" for hierarchy \"data_path:dp\|ALU:alu\|or_vals:or_instance\"" {  } { { "ALU.v" "or_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left data_path:dp\|ALU:alu\|shift_left:sll_instance " "Elaborating entity \"shift_left\" for hierarchy \"data_path:dp\|ALU:alu\|shift_left:sll_instance\"" {  } { { "ALU.v" "sll_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right data_path:dp\|ALU:alu\|shift_right:slr_instance " "Elaborating entity \"shift_right\" for hierarchy \"data_path:dp\|ALU:alu\|shift_right:slr_instance\"" {  } { { "ALU.v" "slr_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_sign shift_right.v(5) " "Verilog HDL or VHDL warning at shift_right.v(5): object \"new_sign\" assigned a value but never read" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intermediate shift_right.v(8) " "Verilog HDL Always Construct warning at shift_right.v(8): inferring latch(es) for variable \"intermediate\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[0\] shift_right.v(14) " "Inferred latch for \"intermediate\[0\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[1\] shift_right.v(14) " "Inferred latch for \"intermediate\[1\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[2\] shift_right.v(14) " "Inferred latch for \"intermediate\[2\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[3\] shift_right.v(14) " "Inferred latch for \"intermediate\[3\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[4\] shift_right.v(14) " "Inferred latch for \"intermediate\[4\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[5\] shift_right.v(14) " "Inferred latch for \"intermediate\[5\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[6\] shift_right.v(14) " "Inferred latch for \"intermediate\[6\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[7\] shift_right.v(14) " "Inferred latch for \"intermediate\[7\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[8\] shift_right.v(14) " "Inferred latch for \"intermediate\[8\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[9\] shift_right.v(14) " "Inferred latch for \"intermediate\[9\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[10\] shift_right.v(14) " "Inferred latch for \"intermediate\[10\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[11\] shift_right.v(14) " "Inferred latch for \"intermediate\[11\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[12\] shift_right.v(14) " "Inferred latch for \"intermediate\[12\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[13\] shift_right.v(14) " "Inferred latch for \"intermediate\[13\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[14\] shift_right.v(14) " "Inferred latch for \"intermediate\[14\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[15\] shift_right.v(14) " "Inferred latch for \"intermediate\[15\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[16\] shift_right.v(14) " "Inferred latch for \"intermediate\[16\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[17\] shift_right.v(14) " "Inferred latch for \"intermediate\[17\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[18\] shift_right.v(14) " "Inferred latch for \"intermediate\[18\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447189 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[19\] shift_right.v(14) " "Inferred latch for \"intermediate\[19\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[20\] shift_right.v(14) " "Inferred latch for \"intermediate\[20\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[21\] shift_right.v(14) " "Inferred latch for \"intermediate\[21\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[22\] shift_right.v(14) " "Inferred latch for \"intermediate\[22\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[23\] shift_right.v(14) " "Inferred latch for \"intermediate\[23\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[24\] shift_right.v(14) " "Inferred latch for \"intermediate\[24\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[25\] shift_right.v(14) " "Inferred latch for \"intermediate\[25\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[26\] shift_right.v(14) " "Inferred latch for \"intermediate\[26\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[27\] shift_right.v(14) " "Inferred latch for \"intermediate\[27\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[28\] shift_right.v(14) " "Inferred latch for \"intermediate\[28\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[29\] shift_right.v(14) " "Inferred latch for \"intermediate\[29\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[30\] shift_right.v(14) " "Inferred latch for \"intermediate\[30\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[31\] shift_right.v(14) " "Inferred latch for \"intermediate\[31\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447190 "|store_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left data_path:dp\|ALU:alu\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"data_path:dp\|ALU:alu\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right data_path:dp\|ALU:alu\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"data_path:dp\|ALU:alu\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_val data_path:dp\|ALU:alu\|not_val:not_instance " "Elaborating entity \"not_val\" for hierarchy \"data_path:dp\|ALU:alu\|not_val:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_val data_path:dp\|ALU:alu\|negate_val:negate_instance " "Elaborating entity \"negate_val\" for hierarchy \"data_path:dp\|ALU:alu\|negate_val:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_pair_mul data_path:dp\|ALU:alu\|booth_pair_mul:booth_instance " "Elaborating entity \"booth_pair_mul\" for hierarchy \"data_path:dp\|ALU:alu\|booth_pair_mul:booth_instance\"" {  } { { "ALU.v" "booth_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447209 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(19) " "Verilog HDL Case Statement warning at booth_pair_mul.v(19): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711995447217 "|store_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(20) " "Verilog HDL Case Statement warning at booth_pair_mul.v(20): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711995447217 "|store_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(22) " "Verilog HDL Case Statement warning at booth_pair_mul.v(22): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711995447218 "|store_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "booth_pair_mul.v(27) " "Verilog HDL Case Statement warning at booth_pair_mul.v(27): can't check case statement for completeness because the case expression has too many possible states" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 27 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1711995447218 "|store_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "booth_pair_mul.v(27) " "Verilog HDL Case Statement warning at booth_pair_mul.v(27): incomplete case statement has no default case item" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711995447218 "|store_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_flag booth_pair_mul.v(1) " "Output port \"carry_flag\" at booth_pair_mul.v(1) has no driver" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711995447218 "|store_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide data_path:dp\|ALU:alu\|divide:divide_instance " "Elaborating entity \"divide\" for hierarchy \"data_path:dp\|ALU:alu\|divide:divide_instance\"" {  } { { "ALU.v" "divide_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram data_path:dp\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"data_path:dp\|ram:RAM\"" {  } { { "data_path.v" "RAM" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus data_path:dp\|Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"data_path:dp\|Bus:bus\"" {  } { { "data_path.v" "bus" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447273 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q bus.v(13) " "Verilog HDL Always Construct warning at bus.v(13): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] bus.v(37) " "Inferred latch for \"q\[0\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] bus.v(37) " "Inferred latch for \"q\[1\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] bus.v(37) " "Inferred latch for \"q\[2\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] bus.v(37) " "Inferred latch for \"q\[3\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] bus.v(37) " "Inferred latch for \"q\[4\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] bus.v(37) " "Inferred latch for \"q\[5\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] bus.v(37) " "Inferred latch for \"q\[6\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] bus.v(37) " "Inferred latch for \"q\[7\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] bus.v(37) " "Inferred latch for \"q\[8\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] bus.v(37) " "Inferred latch for \"q\[9\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] bus.v(37) " "Inferred latch for \"q\[10\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] bus.v(37) " "Inferred latch for \"q\[11\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] bus.v(37) " "Inferred latch for \"q\[12\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] bus.v(37) " "Inferred latch for \"q\[13\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] bus.v(37) " "Inferred latch for \"q\[14\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447276 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] bus.v(37) " "Inferred latch for \"q\[15\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] bus.v(37) " "Inferred latch for \"q\[16\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] bus.v(37) " "Inferred latch for \"q\[17\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] bus.v(37) " "Inferred latch for \"q\[18\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] bus.v(37) " "Inferred latch for \"q\[19\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] bus.v(37) " "Inferred latch for \"q\[20\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] bus.v(37) " "Inferred latch for \"q\[21\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] bus.v(37) " "Inferred latch for \"q\[22\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] bus.v(37) " "Inferred latch for \"q\[23\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] bus.v(37) " "Inferred latch for \"q\[24\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] bus.v(37) " "Inferred latch for \"q\[25\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] bus.v(37) " "Inferred latch for \"q\[26\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] bus.v(37) " "Inferred latch for \"q\[27\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] bus.v(37) " "Inferred latch for \"q\[28\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] bus.v(37) " "Inferred latch for \"q\[29\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] bus.v(37) " "Inferred latch for \"q\[30\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] bus.v(37) " "Inferred latch for \"q\[31\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711995447277 "|store_tb|data_path:DUT|Bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff data_path:dp\|con_ff:CON_FF " "Elaborating entity \"con_ff\" for hierarchy \"data_path:dp\|con_ff:CON_FF\"" {  } { { "data_path.v" "CON_FF" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop data_path:dp\|con_ff:CON_FF\|d_flip_flop:CONFF " "Elaborating entity \"d_flip_flop\" for hierarchy \"data_path:dp\|con_ff:CON_FF\|d_flip_flop:CONFF\"" {  } { { "con_ff.v" "CONFF" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447288 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D dff.v(6) " "Verilog HDL Always Construct warning at dff.v(6): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/dff.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711995447289 "|store_tb|data_path:DUT|con_ff:CON_FF|d_flip_flop:CONFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_encode data_path:dp\|sel_encode:SEL_ENCODE " "Elaborating entity \"sel_encode\" for hierarchy \"data_path:dp\|sel_encode:SEL_ENCODE\"" {  } { { "data_path.v" "SEL_ENCODE" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711995447295 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "ctrl_unit_tb.v" "clock" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711995447460 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711995447460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg " "Generated suppressed messages file C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711995447694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711995447708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 14:17:27 2024 " "Processing ended: Mon Apr 01 14:17:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711995447708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711995447708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711995447708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711995447708 ""}
