# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cdd_lab_3.srcs/sources_1/new/carry_lookahead_adder.v" \
"../../../../cdd_lab_3.srcs/sources_1/new/carry_select_adder_cla.v" \
"../../../../cdd_lab_3.srcs/sources_1/new/mp_adder.v" \
"../../../../cdd_lab_3.srcs/sources_1/new/partial_full_adder.v" \
"../../../../cdd_lab_3.srcs/sim_1/new/mp_adder_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
