@online {uart,
    title = "Introduction to UART",
    url   = "https://www.weekitech.com/2019/05/13/introduction-to-uart/",
}

@online {uart_frame,
    title = "UART Explained",
    url   = "https://developer.electricimp.com/resources/uart"
}

@online {uart_core,
    title = "UART (VHDL)",
    url   = "https://www.digikey.com/eewiki/pages/viewpage.action?pageId=59507062"
}

@article{fpga_pedal,
  author = "Carson Robles",
  title  = "An FPGA Implementation of Digital Guitar Effects",
  year   = "2019"
}

@article{vivado_design_flow,
  author = "Xilinx",
  title  = "Vivado Design Suite User Guide: Design Flows Overwiev",
  year   = "2019"
}

@article{vivado_design_methodology,
  author = "Xilinx",
  title  = "UltraFast Design Methodology Guide for the Vivado Design Suite",
  year   = "2019"
}

@article{xilinx_adc_series_seven,
  author = "Xilinx",
  title  = "7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1MSPS Analog-to-Digital Converted",
  year   = "2018"
}

@article{xilinx_xadc_wizard,
  author = "Xilinx",
  title  = "XADC Wizard v3.3: LogiCORE IP Product Guide",
  year   = "2016"
}

@article{xilinx_memory_seven,
  author = "Xilinx",
  title  = "7 Series FPGAs Memory Resources: User Guide",
  year   = "2019"
}

@article{xilinx_bram_wizard,
  author = "Xilinx",
  title  = "Block Memory Generator v8.3: LogicCORE IP Product Guide",
  year   = "2017"
}

@online{coe_generator,
  url = "https://github.com/kooltzh/xilinx-coe-generator"
}