{"run_config": [{"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 1.0}, "name": "iterative_multiplier_8bits_100MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 2.0}, "name": "iterative_multiplier_8bits_111MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 3.0}, "name": "iterative_multiplier_8bits_125MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 4.0}, "name": "iterative_multiplier_8bits_143MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 5.0}, "name": "iterative_multiplier_8bits_167MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 6.0}, "name": "iterative_multiplier_8bits_200MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 7.0}, "name": "iterative_multiplier_8bits_250MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 8.0}, "name": "iterative_multiplier_8bits_333MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 9.0}, "name": "iterative_multiplier_8bits_500MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": 10.0}, "name": "iterative_multiplier_8bits_1000MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8-bit iterative multiplier with stride of 2"}], "design_name": "bsg_mul_iterative"}