Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: Example1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Example1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Example1"
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : Example1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ekorletey/first_presentation/sum.vhd" in Library work.
Architecture behavioral of Entity sum is up to date.
Compiling vhdl file "/home/ekorletey/first_presentation/N.vhd" in Library work.
Architecture behavioral of Entity nreg is up to date.
Compiling vhdl file "/home/ekorletey/first_presentation/addition.vhd" in Library work.
Entity <addition> compiled.
Entity <addition> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ekorletey/first_presentation/Example1.vhd" in Library work.
Architecture behavioral of Entity example1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Example1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sum> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NREG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addition> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Example1> in library <work> (Architecture <behavioral>).
Entity <Example1> analyzed. Unit <Example1> generated.

Analyzing Entity <sum> in library <work> (Architecture <behavioral>).
Entity <sum> analyzed. Unit <sum> generated.

Analyzing Entity <NREG> in library <work> (Architecture <behavioral>).
Entity <NREG> analyzed. Unit <NREG> generated.

Analyzing Entity <addition> in library <work> (Architecture <behavioral>).
Entity <addition> analyzed. Unit <addition> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sum>.
    Related source file is "/home/ekorletey/first_presentation/sum.vhd".
WARNING:Xst:647 - Input <sumload> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <sum> synthesized.


Synthesizing Unit <NREG>.
    Related source file is "/home/ekorletey/first_presentation/N.vhd".
    Found 8-bit register for signal <Q_temp>.
    Found 8-bit subtractor for signal <Q_temp$addsub0000> created at line 53.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <NREG> synthesized.


Synthesizing Unit <addition>.
    Related source file is "/home/ekorletey/first_presentation/addition.vhd".
    Found 8-bit adder for signal <ADDOUT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addition> synthesized.


Synthesizing Unit <Example1>.
    Related source file is "/home/ekorletey/first_presentation/Example1.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <OUTPUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Example1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 2
 8-bit register                                        : 2
# Latches                                              : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Latches                                              : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Example1> ...

Optimizing unit <sum> ...

Optimizing unit <NREG> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Example1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Example1.ngr
Top Level Output File Name         : Example1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 39
#      GND                         : 1
#      LUT2                        : 12
#      LUT3                        : 3
#      LUT4                        : 7
#      MUXCY                       : 7
#      MUXF5                       : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 24
#      FDC                         : 8
#      FDE                         : 8
#      LD                          : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 12
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                       12  out of   1920     0%  
 Number of Slice Flip Flops:             16  out of   3840     0%  
 Number of 4 input LUTs:                 22  out of   3840     0%  
 Number of IOs:                          24
 Number of bonded IOBs:                  23  out of    141    16%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OutDone                            | IBUF+BUFG              | 8     |
CLOCK                              | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clear                              | IBUF                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.811ns (Maximum Frequency: 262.409MHz)
   Minimum input arrival time before clock: 5.059ns
   Maximum output required time after clock: 9.216ns
   Maximum combinational path delay: 6.369ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 3.811ns (frequency: 262.409MHz)
  Total number of paths / destination ports: 100 / 8
-------------------------------------------------------------------------
Delay:               3.811ns (Levels of Logic = 9)
  Source:            nreg1/Q_temp_0 (FF)
  Destination:       sum1/Q_7 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: nreg1/Q_temp_0 to sum1/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.976  nreg1/Q_temp_0 (nreg1/Q_temp_0)
     LUT2:I0->O            1   0.479   0.000  add1/Madd_ADDOUT_lut<0> (add1/Madd_ADDOUT_lut<0>)
     MUXCY:S->O            1   0.435   0.000  add1/Madd_ADDOUT_cy<0> (add1/Madd_ADDOUT_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  add1/Madd_ADDOUT_cy<1> (add1/Madd_ADDOUT_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  add1/Madd_ADDOUT_cy<2> (add1/Madd_ADDOUT_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  add1/Madd_ADDOUT_cy<3> (add1/Madd_ADDOUT_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  add1/Madd_ADDOUT_cy<4> (add1/Madd_ADDOUT_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  add1/Madd_ADDOUT_cy<5> (add1/Madd_ADDOUT_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  add1/Madd_ADDOUT_cy<6> (add1/Madd_ADDOUT_cy<6>)
     XORCY:CI->O           1   0.786   0.000  add1/Madd_ADDOUT_xor<7> (addOutput<7>)
     FDC:D                     0.176          sum1/Q_7
    ----------------------------------------
    Total                      3.811ns (2.835ns logic, 0.976ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 61 / 16
-------------------------------------------------------------------------
Offset:              5.059ns (Levels of Logic = 4)
  Source:            Input<0> (PAD)
  Destination:       nreg1/Q_temp_7 (FF)
  Destination Clock: CLOCK rising

  Data Path: Input<0> to nreg1/Q_temp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.715   1.074  Input_0_IBUF (Input_0_IBUF)
     LUT4:I0->O            5   0.479   0.953  nreg1/Q_temp_mux0000<3>21 (nreg1/Q_temp_mux0000<3>_bdd0)
     LUT3:I1->O            1   0.479   0.704  nreg1/Q_temp_mux0000<7>1_SW0 (N2)
     LUT4:I3->O            1   0.479   0.000  nreg1/Q_temp_mux0000<7>1 (nreg1/Q_temp_mux0000<7>)
     FDE:D                     0.176          nreg1/Q_temp_7
    ----------------------------------------
    Total                      5.059ns (2.328ns logic, 2.731ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              9.216ns (Levels of Logic = 3)
  Source:            sum1/Q_0 (FF)
  Destination:       N0eq0 (PAD)
  Source Clock:      CLOCK rising

  Data Path: sum1/Q_0 to N0eq0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   1.066  sum1/Q_0 (sum1/Q_0)
     LUT4:I0->O            1   0.479   0.976  N0eq0_cmp_eq000012 (N0eq0_cmp_eq000012)
     LUT2:I0->O            1   0.479   0.681  N0eq0_cmp_eq000026 (N0eq0_OBUF)
     OBUF:I->O                 4.909          N0eq0_OBUF (N0eq0)
    ----------------------------------------
    Total                      9.216ns (6.493ns logic, 2.723ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OutDone'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            OUTPUT_7 (LATCH)
  Destination:       OUTPUT<7> (PAD)
  Source Clock:      OutDone falling

  Data Path: OUTPUT_7 to OUTPUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  OUTPUT_7 (OUTPUT_7)
     OBUF:I->O                 4.909          OUTPUT_7_OBUF (OUTPUT<7>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.369ns (Levels of Logic = 2)
  Source:            OutDone (PAD)
  Destination:       Done (PAD)

  Data Path: OutDone to Done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  OutDone_IBUF (Done_OBUF1)
     OBUF:I->O                 4.909          Done_OBUF (Done)
    ----------------------------------------
    Total                      6.369ns (5.624ns logic, 0.745ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.69 secs
 
--> 


Total memory usage is 503776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

