==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file '../hlsSources/srcs/fireWall64_2.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:03:14 ; elapsed = 00:02:19 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12419 ; free virtual = 58431
@I [HLS-111] Finished Linking Time (s): cpu = 00:03:14 ; elapsed = 00:02:20 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12418 ; free virtual = 58431
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:03:14 ; elapsed = 00:02:20 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12418 ; free virtual = 58431
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:03:14 ; elapsed = 00:02:20 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12418 ; free virtual = 58430
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:03:15 ; elapsed = 00:02:21 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12400 ; free virtual = 58413
@W [XFORM-561] 'Loop-1' (../hlsSources/srcs/fireWall64_2.cpp:37:6) in function 'fireWall64_2' is an infinite loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:03:15 ; elapsed = 00:02:21 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12399 ; free virtual = 58412
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fireWall64_2' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'fireWall64_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 32.71 seconds; current allocated memory: 174.489 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 174.620 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fireWall64_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_in_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_in_V_dest_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_in_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_out_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_out_V_dest_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_out_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_dest_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/stream_garbage_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64_2/match_in_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'fireWall64_2' to 'ap_ctrl_none'.
@I [RTGEN-100] Finished creating RTL model for 'fireWall64_2'.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 175.359 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:03:15 ; elapsed = 00:02:21 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12399 ; free virtual = 58411
@I [SYSC-301] Generating SystemC RTL for fireWall64_2.
@I [VHDL-304] Generating VHDL RTL for fireWall64_2.
@I [VLOG-307] Generating Verilog RTL for fireWall64_2.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-10] Opening project '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/packetFormatter_hardcode_64'.
@I [HLS-10] Adding design file '../hlsSources/srcs/packetFormatter_hardcode_64.cpp' to the project
@I [HLS-10] Opening solution '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/packetFormatter_hardcode_64/solution1'.
