module SROM(clk,address,data_out,cs);
	input clk,cs;
	input [9:0]address;
	output [7:0]data_out;
	wire [7:0]data[(1<<10)-1:0];
endmodule
