\hypertarget{struct_s_m_c___mem_map}{}\section{S\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_m_c___mem_map}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}{P\+M\+P\+R\+OT}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}{P\+M\+C\+T\+RL}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_s_m_c___mem_map_ad5b37041739800b7bb7afc59d53c7ded}{V\+L\+L\+S\+C\+T\+RL}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}{P\+M\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+MC -\/ Peripheral register structure 

Definition at line 10532 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}}
\index{P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+M\+C\+T\+RL}{PMCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+C\+T\+RL}\hypertarget{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}{}\label{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}
Power Mode Control Register, offset\+: 0x1 

Definition at line 10534 of file M\+K20\+D7.\+h.

\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}}
\index{P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+M\+P\+R\+OT}{PMPROT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+P\+R\+OT}\hypertarget{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}{}\label{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}
Power Mode Protection Register, offset\+: 0x0 

Definition at line 10533 of file M\+K20\+D7.\+h.

\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}}
\index{P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+M\+S\+T\+AT}{PMSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+S\+T\+AT}\hypertarget{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}{}\label{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}
Power Mode Status Register, offset\+: 0x3 

Definition at line 10536 of file M\+K20\+D7.\+h.

\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!V\+L\+L\+S\+C\+T\+RL@{V\+L\+L\+S\+C\+T\+RL}}
\index{V\+L\+L\+S\+C\+T\+RL@{V\+L\+L\+S\+C\+T\+RL}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{V\+L\+L\+S\+C\+T\+RL}{VLLSCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} S\+M\+C\+\_\+\+Mem\+Map\+::\+V\+L\+L\+S\+C\+T\+RL}\hypertarget{struct_s_m_c___mem_map_ad5b37041739800b7bb7afc59d53c7ded}{}\label{struct_s_m_c___mem_map_ad5b37041739800b7bb7afc59d53c7ded}
V\+L\+LS Control Register, offset\+: 0x2 

Definition at line 10535 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\end{DoxyCompactItemize}
