$date
	Tue Sep  5 03:53:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5
1"
#10
1#
#15
0#
#20
1#
#25
0#
#30
0"
#35
1#
#40
0#
