/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   nucleo_f446re.dts.pre.tmp
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 */

/* Nodes in dependency order (ordinal : path): */
/* 0 : / */
/* 1 : /aliases */
/* 2 : /chosen */
/* 3 : /connector */
/* 4 : /cpus */
/* 5 : /cpus/cpu@0 */
/* 6 : /gpio_keys */
/* 7 : /soc */
/* 8 : /soc/pin-controller@40020000 */
/* 9 : /soc/rcc@40023800 */
/* 10 : /soc/pin-controller@40020000/gpio@40020800 */
/* 11 : /gpio_keys/button */
/* 12 : /leds */
/* 13 : /soc/pin-controller@40020000/gpio@40020000 */
/* 14 : /leds/led_2 */
/* 15 : /memory@20000000 */
/* 16 : /soc/interrupt-controller@e000e100 */
/* 17 : /soc/adc@40012000 */
/* 18 : /soc/flash-controller@40023c00 */
/* 19 : /soc/flash-controller@40023c00/flash@8000000 */
/* 20 : /soc/flash-controller@40023c00/flash@8000000/partitions */
/* 21 : /soc/flash-controller@40023c00/flash@8000000/partitions/partition@0 */
/* 22 : /soc/flash-controller@40023c00/flash@8000000/partitions/partition@10000 */
/* 23 : /soc/flash-controller@40023c00/flash@8000000/partitions/partition@20000 */
/* 24 : /soc/flash-controller@40023c00/flash@8000000/partitions/partition@40000 */
/* 25 : /soc/flash-controller@40023c00/flash@8000000/partitions/partition@60000 */
/* 26 : /soc/i2c@40005400 */
/* 27 : /soc/i2c@40005800 */
/* 28 : /soc/i2c@40005c00 */
/* 29 : /soc/dma@40026000 */
/* 30 : /soc/i2s@40003800 */
/* 31 : /soc/i2s@40003c00 */
/* 32 : /soc/dma@40026400 */
/* 33 : /soc/i2s@40013000 */
/* 34 : /soc/pin-controller@40020000/gpio@40020400 */
/* 35 : /soc/pin-controller@40020000/gpio@40020c00 */
/* 36 : /soc/pin-controller@40020000/gpio@40021000 */
/* 37 : /soc/pin-controller@40020000/gpio@40021c00 */
/* 38 : /soc/rtc@40002800 */
/* 39 : /soc/serial@40004400 */
/* 40 : /soc/serial@40004c00 */
/* 41 : /soc/serial@40011000 */
/* 42 : /soc/serial@40011400 */
/* 43 : /soc/spi@40003800 */
/* 44 : /soc/spi@40003c00 */
/* 45 : /soc/spi@40013000 */
/* 46 : /soc/timer@e000e010 */
/* 47 : /soc/timers@40000000 */
/* 48 : /soc/timers@40000000/pwm */
/* 49 : /soc/timers@40000400 */
/* 50 : /soc/timers@40000400/pwm */
/* 51 : /soc/timers@40000800 */
/* 52 : /soc/timers@40000800/pwm */
/* 53 : /soc/timers@40000c00 */
/* 54 : /soc/timers@40000c00/pwm */
/* 55 : /soc/timers@40010000 */
/* 56 : /soc/timers@40010000/pwm */
/* 57 : /soc/timers@40014000 */
/* 58 : /soc/timers@40014000/pwm */
/* 59 : /soc/timers@40014400 */
/* 60 : /soc/timers@40014400/pwm */
/* 61 : /soc/timers@40014800 */
/* 62 : /soc/timers@40014800/pwm */
/* 63 : /otghs_fs_phy */
/* 64 : /soc/usb@40040000 */
/* 65 : /otgfs_phy */
/* 66 : /soc/usb@50000000 */
/* 67 : /soc/watchdog@40002c00 */
/* 68 : /soc/watchdog@40003000 */

/*
 * Devicetree node:
 *   /soc/interrupt-controller@e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * Dependency Ordinal: 16
 *
 * Requires:
 *   7 /soc
 *
 * Supports:
 *   17 /soc/adc@40012000
 *   29 /soc/dma@40026000
 *   32 /soc/dma@40026400
 *   18 /soc/flash-controller@40023c00
 *   26 /soc/i2c@40005400
 *   27 /soc/i2c@40005800
 *   28 /soc/i2c@40005c00
 *   30 /soc/i2s@40003800
 *   31 /soc/i2s@40003c00
 *   33 /soc/i2s@40013000
 *   38 /soc/rtc@40002800
 *   39 /soc/serial@40004400
 *   40 /soc/serial@40004c00
 *   41 /soc/serial@40011000
 *   42 /soc/serial@40011400
 *   43 /soc/spi@40003800
 *   44 /soc/spi@40003c00
 *   45 /soc/spi@40013000
 *   64 /soc/usb@40040000
 *   66 /soc/usb@50000000
 *   67 /soc/watchdog@40002c00
 *
 * Description:
 *   This binding describes the ARMv7-M Nested Vectored Interrupt Controller.
 */
#define DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS       0xe000e100
#define DT_INST_0_ARM_V7M_NVIC_BASE_ADDRESS         DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS
#define DT_ARM_V7M_NVIC_E000E100_SIZE               3072
#define DT_INST_0_ARM_V7M_NVIC_SIZE                 DT_ARM_V7M_NVIC_E000E100_SIZE
/* number of bits of IRQ priorities */
#define DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS 4
#define DT_INST_0_ARM_V7M_NVIC_ARM_NUM_IRQ_PRIORITY_BITS DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define DT_INST_0_ARM_V7M_NVIC                      1

/*
 * Devicetree node:
 *   /soc/flash-controller@40023c00
 *
 * Binding (compatible = st,stm32f4-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/st,stm32f4-flash-controller.yaml
 *
 * Dependency Ordinal: 18
 *
 * Requires:
 *   7 /soc
 *   16 /soc/interrupt-controller@e000e100
 *
 * Supports:
 *   19 /soc/flash-controller@40023c00/flash@8000000
 *
 * Description:
 *   This binding gives a base representation of the STM32 F4 Flash Controller
 */
#define DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_BASE_ADDRESS 0x40023c00
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_BASE_ADDRESS DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_BASE_ADDRESS
#define DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_SIZE 1024
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_SIZE  DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_SIZE
#define DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_IRQ_0 4
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_IRQ_0 DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_IRQ_0
#define DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_IRQ_0_PRIORITY 0
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_IRQ_0_PRIORITY DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_LABEL "FLASH_CTRL"
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER_LABEL DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_LABEL
#define DT_INST_0_ST_STM32F4_FLASH_CONTROLLER       1

/*
 * Devicetree node:
 *   /soc/flash-controller@40023c00/flash@8000000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * Dependency Ordinal: 19
 *
 * Requires:
 *   18 /soc/flash-controller@40023c00
 *
 * Supports:
 *   20 /soc/flash-controller@40023c00/flash@8000000/partitions
 *
 * Description:
 *   This binding gives a base FLASH description
 */
#define DT_SOC_NV_FLASH_8000000_BASE_ADDRESS        0x8000000
#define DT_INST_0_SOC_NV_FLASH_BASE_ADDRESS         DT_SOC_NV_FLASH_8000000_BASE_ADDRESS
#define DT_SOC_NV_FLASH_8000000_SIZE                524288
#define DT_INST_0_SOC_NV_FLASH_SIZE                 DT_SOC_NV_FLASH_8000000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_SOC_NV_FLASH_8000000_LABEL               "FLASH_STM32"
#define DT_INST_0_SOC_NV_FLASH_LABEL                DT_SOC_NV_FLASH_8000000_LABEL
/* address alignment required by flash write operations */
#define DT_SOC_NV_FLASH_8000000_WRITE_BLOCK_SIZE    1
#define DT_INST_0_SOC_NV_FLASH_WRITE_BLOCK_SIZE     DT_SOC_NV_FLASH_8000000_WRITE_BLOCK_SIZE
#define DT_INST_0_SOC_NV_FLASH                      1

/*
 * Devicetree node:
 *   /soc/rcc@40023800
 *
 * Binding (compatible = st,stm32-rcc):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-rcc.yaml
 *
 * Dependency Ordinal: 9
 *
 * Requires:
 *   7 /soc
 *
 * Supports:
 *   17 /soc/adc@40012000
 *   29 /soc/dma@40026000
 *   32 /soc/dma@40026400
 *   26 /soc/i2c@40005400
 *   27 /soc/i2c@40005800
 *   28 /soc/i2c@40005c00
 *   30 /soc/i2s@40003800
 *   31 /soc/i2s@40003c00
 *   33 /soc/i2s@40013000
 *   13 /soc/pin-controller@40020000/gpio@40020000
 *   34 /soc/pin-controller@40020000/gpio@40020400
 *   10 /soc/pin-controller@40020000/gpio@40020800
 *   35 /soc/pin-controller@40020000/gpio@40020c00
 *   36 /soc/pin-controller@40020000/gpio@40021000
 *   37 /soc/pin-controller@40020000/gpio@40021c00
 *   38 /soc/rtc@40002800
 *   39 /soc/serial@40004400
 *   40 /soc/serial@40004c00
 *   41 /soc/serial@40011000
 *   42 /soc/serial@40011400
 *   43 /soc/spi@40003800
 *   44 /soc/spi@40003c00
 *   45 /soc/spi@40013000
 *   47 /soc/timers@40000000
 *   49 /soc/timers@40000400
 *   51 /soc/timers@40000800
 *   53 /soc/timers@40000c00
 *   55 /soc/timers@40010000
 *   57 /soc/timers@40014000
 *   59 /soc/timers@40014400
 *   61 /soc/timers@40014800
 *   64 /soc/usb@40040000
 *   66 /soc/usb@50000000
 *   67 /soc/watchdog@40002c00
 *
 * Description:
 *   This binding gives a base representation of the STM32 Clock control
 */
#define DT_ST_STM32_RCC_40023800_BASE_ADDRESS       0x40023800
#define DT_INST_0_ST_STM32_RCC_BASE_ADDRESS         DT_ST_STM32_RCC_40023800_BASE_ADDRESS
#define DT_ST_STM32_RCC_40023800_SIZE               1024
#define DT_INST_0_ST_STM32_RCC_SIZE                 DT_ST_STM32_RCC_40023800_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_RCC_40023800_LABEL              "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_RCC_LABEL                DT_ST_STM32_RCC_40023800_LABEL
#define DT_INST_0_ST_STM32_RCC                      1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000
 *
 * Binding (compatible = st,stm32-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinmux.yaml
 *
 * Dependency Ordinal: 8
 *
 * Requires:
 *   7 /soc
 *
 * Supports:
 *   13 /soc/pin-controller@40020000/gpio@40020000
 *   34 /soc/pin-controller@40020000/gpio@40020400
 *   10 /soc/pin-controller@40020000/gpio@40020800
 *   35 /soc/pin-controller@40020000/gpio@40020c00
 *   36 /soc/pin-controller@40020000/gpio@40021000
 *   37 /soc/pin-controller@40020000/gpio@40021c00
 *
 * Description:
 *   This binding gives a base representation of the STM32 PINMUX
 */
#define DT_ST_STM32_PINMUX_40020000_BASE_ADDRESS    0x40020000
#define DT_INST_0_ST_STM32_PINMUX_BASE_ADDRESS      DT_ST_STM32_PINMUX_40020000_BASE_ADDRESS
#define DT_ST_STM32_PINMUX_40020000_SIZE            8192
#define DT_INST_0_ST_STM32_PINMUX_SIZE              DT_ST_STM32_PINMUX_40020000_SIZE
#define DT_INST_0_ST_STM32_PINMUX                   1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40020000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 13
 *
 * Requires:
 *   8 /soc/pin-controller@40020000
 *   9 /soc/rcc@40023800
 *
 * Supports:
 *   14 /leds/led_2
 *
 * Description:
 *   This is a representation of the STM32 GPIO nodes
 */
#define DT_ST_STM32_GPIO_40020000_BASE_ADDRESS      0x40020000
#define DT_INST_0_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40020000_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40020000_SIZE              1024
#define DT_INST_0_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40020000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40020000_LABEL             "GPIOA"
#define DT_INST_0_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40020000_LABEL
#define DT_ST_STM32_GPIO_40020000_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40020000_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40020000_CLOCK_BUS_0       0
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40020000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020000_CLOCK_BUS         DT_ST_STM32_GPIO_40020000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40020000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020000_CLOCK_BITS_0      1
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40020000_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40020000_CLOCK_BITS        DT_ST_STM32_GPIO_40020000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40020000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40020400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 34
 *
 * Requires:
 *   8 /soc/pin-controller@40020000
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This is a representation of the STM32 GPIO nodes
 */
#define DT_ST_STM32_GPIO_40020400_BASE_ADDRESS      0x40020400
#define DT_INST_1_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40020400_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40020400_SIZE              1024
#define DT_INST_1_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40020400_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40020400_LABEL             "GPIOB"
#define DT_INST_1_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40020400_LABEL
#define DT_ST_STM32_GPIO_40020400_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40020400_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40020400_CLOCK_BUS_0       0
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40020400_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020400_CLOCK_BUS         DT_ST_STM32_GPIO_40020400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40020400_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020400_CLOCK_BITS_0      2
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40020400_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40020400_CLOCK_BITS        DT_ST_STM32_GPIO_40020400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40020400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40020800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 10
 *
 * Requires:
 *   8 /soc/pin-controller@40020000
 *   9 /soc/rcc@40023800
 *
 * Supports:
 *   11 /gpio_keys/button
 *
 * Description:
 *   This is a representation of the STM32 GPIO nodes
 */
#define DT_ST_STM32_GPIO_40020800_BASE_ADDRESS      0x40020800
#define DT_INST_2_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40020800_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40020800_SIZE              1024
#define DT_INST_2_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40020800_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40020800_LABEL             "GPIOC"
#define DT_INST_2_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40020800_LABEL
#define DT_ST_STM32_GPIO_40020800_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_2_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40020800_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40020800_CLOCK_BUS_0       0
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40020800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020800_CLOCK_BUS         DT_ST_STM32_GPIO_40020800_CLOCK_BUS_0
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40020800_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020800_CLOCK_BITS_0      4
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40020800_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40020800_CLOCK_BITS        DT_ST_STM32_GPIO_40020800_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40020800_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40020c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 35
 *
 * Requires:
 *   8 /soc/pin-controller@40020000
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This is a representation of the STM32 GPIO nodes
 */
#define DT_ST_STM32_GPIO_40020C00_BASE_ADDRESS      0x40020c00
#define DT_INST_3_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40020C00_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40020C00_SIZE              1024
#define DT_INST_3_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40020C00_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40020C00_LABEL             "GPIOD"
#define DT_INST_3_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40020C00_LABEL
#define DT_ST_STM32_GPIO_40020C00_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_3_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40020C00_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40020C00_CLOCK_BUS_0       0
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40020C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020C00_CLOCK_BUS         DT_ST_STM32_GPIO_40020C00_CLOCK_BUS_0
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40020C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40020C00_CLOCK_BITS_0      8
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40020C00_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40020C00_CLOCK_BITS        DT_ST_STM32_GPIO_40020C00_CLOCK_BITS_0
#define DT_INST_3_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40020C00_CLOCK_BITS_0
#define DT_INST_3_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40021000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 36
 *
 * Requires:
 *   8 /soc/pin-controller@40020000
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This is a representation of the STM32 GPIO nodes
 */
#define DT_ST_STM32_GPIO_40021000_BASE_ADDRESS      0x40021000
#define DT_INST_4_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40021000_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40021000_SIZE              1024
#define DT_INST_4_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40021000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40021000_LABEL             "GPIOE"
#define DT_INST_4_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40021000_LABEL
#define DT_ST_STM32_GPIO_40021000_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_4_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40021000_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40021000_CLOCK_BUS_0       0
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40021000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021000_CLOCK_BUS         DT_ST_STM32_GPIO_40021000_CLOCK_BUS_0
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40021000_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021000_CLOCK_BITS_0      16
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40021000_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40021000_CLOCK_BITS        DT_ST_STM32_GPIO_40021000_CLOCK_BITS_0
#define DT_INST_4_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40021000_CLOCK_BITS_0
#define DT_INST_4_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/pin-controller@40020000/gpio@40021c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 37
 *
 * Requires:
 *   8 /soc/pin-controller@40020000
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This is a representation of the STM32 GPIO nodes
 */
#define DT_ST_STM32_GPIO_40021C00_BASE_ADDRESS      0x40021c00
#define DT_INST_5_ST_STM32_GPIO_BASE_ADDRESS        DT_ST_STM32_GPIO_40021C00_BASE_ADDRESS
#define DT_ST_STM32_GPIO_40021C00_SIZE              1024
#define DT_INST_5_ST_STM32_GPIO_SIZE                DT_ST_STM32_GPIO_40021C00_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_GPIO_40021C00_LABEL             "GPIOH"
#define DT_INST_5_ST_STM32_GPIO_LABEL               DT_ST_STM32_GPIO_40021C00_LABEL
#define DT_ST_STM32_GPIO_40021C00_CLOCK_CONTROLLER  "STM32_CLK_RCC"
#define DT_INST_5_ST_STM32_GPIO_CLOCK_CONTROLLER    DT_ST_STM32_GPIO_40021C00_CLOCK_CONTROLLER
#define DT_ST_STM32_GPIO_40021C00_CLOCK_BUS_0       0
#define DT_INST_5_ST_STM32_GPIO_CLOCK_BUS_0         DT_ST_STM32_GPIO_40021C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021C00_CLOCK_BUS         DT_ST_STM32_GPIO_40021C00_CLOCK_BUS_0
#define DT_INST_5_ST_STM32_GPIO_CLOCK_BUS           DT_ST_STM32_GPIO_40021C00_CLOCK_BUS_0
#define DT_ST_STM32_GPIO_40021C00_CLOCK_BITS_0      128
#define DT_INST_5_ST_STM32_GPIO_CLOCK_BITS_0        DT_ST_STM32_GPIO_40021C00_CLOCK_BITS_0
#define DT_ST_STM32_GPIO_40021C00_CLOCK_BITS        DT_ST_STM32_GPIO_40021C00_CLOCK_BITS_0
#define DT_INST_5_ST_STM32_GPIO_CLOCK_BITS          DT_ST_STM32_GPIO_40021C00_CLOCK_BITS_0
#define DT_INST_5_ST_STM32_GPIO                     1

/*
 * Devicetree node:
 *   /soc/serial@40011000
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 41
 *
 * Requires:
 *   7 /soc
 *   16 /soc/interrupt-controller@e000e100
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This binding gives a base representation of the STM32 USART
 */
#define DT_ST_STM32_USART_40011000_BASE_ADDRESS     0x40011000
#define DT_INST_0_ST_STM32_USART_BASE_ADDRESS       DT_ST_STM32_USART_40011000_BASE_ADDRESS
#define DT_INST_0_ST_STM32_UART_BASE_ADDRESS        DT_ST_STM32_USART_40011000_BASE_ADDRESS
#define DT_ST_STM32_USART_40011000_SIZE             1024
#define DT_INST_0_ST_STM32_USART_SIZE               DT_ST_STM32_USART_40011000_SIZE
#define DT_INST_0_ST_STM32_UART_SIZE                DT_ST_STM32_USART_40011000_SIZE
#define DT_ST_STM32_USART_40011000_IRQ_0            37
#define DT_INST_0_ST_STM32_USART_IRQ_0              DT_ST_STM32_USART_40011000_IRQ_0
#define DT_INST_0_ST_STM32_UART_IRQ_0               DT_ST_STM32_USART_40011000_IRQ_0
#define DT_ST_STM32_USART_40011000_IRQ_0_PRIORITY   0
#define DT_INST_0_ST_STM32_USART_IRQ_0_PRIORITY     DT_ST_STM32_USART_40011000_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_UART_IRQ_0_PRIORITY      DT_ST_STM32_USART_40011000_IRQ_0_PRIORITY
/* Initial baud rate setting for UART */
#define DT_ST_STM32_USART_40011000_CURRENT_SPEED    115200
#define DT_INST_0_ST_STM32_USART_CURRENT_SPEED      DT_ST_STM32_USART_40011000_CURRENT_SPEED
#define DT_INST_0_ST_STM32_UART_CURRENT_SPEED       DT_ST_STM32_USART_40011000_CURRENT_SPEED
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_USART_40011000_LABEL            "UART_1"
#define DT_INST_0_ST_STM32_USART_LABEL              DT_ST_STM32_USART_40011000_LABEL
#define DT_INST_0_ST_STM32_UART_LABEL               DT_ST_STM32_USART_40011000_LABEL
/* Set to enable RTS/CTS flow control at boot time */
#define DT_ST_STM32_USART_40011000_HW_FLOW_CONTROL  0
#define DT_INST_0_ST_STM32_USART_HW_FLOW_CONTROL    DT_ST_STM32_USART_40011000_HW_FLOW_CONTROL
#define DT_INST_0_ST_STM32_UART_HW_FLOW_CONTROL     DT_ST_STM32_USART_40011000_HW_FLOW_CONTROL
#define DT_ST_STM32_USART_40011000_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_USART_CLOCK_CONTROLLER   DT_ST_STM32_USART_40011000_CLOCK_CONTROLLER
#define DT_INST_0_ST_STM32_UART_CLOCK_CONTROLLER    DT_ST_STM32_USART_40011000_CLOCK_CONTROLLER
#define DT_ST_STM32_USART_40011000_CLOCK_BUS_0      3
#define DT_INST_0_ST_STM32_USART_CLOCK_BUS_0        DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BUS_0         DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_ST_STM32_USART_40011000_CLOCK_BUS        DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_USART_CLOCK_BUS          DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BUS           DT_ST_STM32_USART_40011000_CLOCK_BUS_0
#define DT_ST_STM32_USART_40011000_CLOCK_BITS_0     16
#define DT_INST_0_ST_STM32_USART_CLOCK_BITS_0       DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BITS_0        DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_ST_STM32_USART_40011000_CLOCK_BITS       DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_USART_CLOCK_BITS         DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_UART_CLOCK_BITS          DT_ST_STM32_USART_40011000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_USART                    1
#define DT_INST_0_ST_STM32_UART                     1

/*
 * Devicetree node:
 *   /soc/serial@40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 39
 *
 * Requires:
 *   7 /soc
 *   16 /soc/interrupt-controller@e000e100
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This binding gives a base representation of the STM32 USART
 */
#define DT_ST_STM32_USART_40004400_BASE_ADDRESS     0x40004400
#define DT_INST_1_ST_STM32_USART_BASE_ADDRESS       DT_ST_STM32_USART_40004400_BASE_ADDRESS
#define DT_INST_1_ST_STM32_UART_BASE_ADDRESS        DT_ST_STM32_USART_40004400_BASE_ADDRESS
#define DT_ST_STM32_USART_40004400_SIZE             1024
#define DT_INST_1_ST_STM32_USART_SIZE               DT_ST_STM32_USART_40004400_SIZE
#define DT_INST_1_ST_STM32_UART_SIZE                DT_ST_STM32_USART_40004400_SIZE
#define DT_ST_STM32_USART_40004400_IRQ_0            38
#define DT_INST_1_ST_STM32_USART_IRQ_0              DT_ST_STM32_USART_40004400_IRQ_0
#define DT_INST_1_ST_STM32_UART_IRQ_0               DT_ST_STM32_USART_40004400_IRQ_0
#define DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY   0
#define DT_INST_1_ST_STM32_USART_IRQ_0_PRIORITY     DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY
#define DT_INST_1_ST_STM32_UART_IRQ_0_PRIORITY      DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY
/* Initial baud rate setting for UART */
#define DT_ST_STM32_USART_40004400_CURRENT_SPEED    115200
#define DT_INST_1_ST_STM32_USART_CURRENT_SPEED      DT_ST_STM32_USART_40004400_CURRENT_SPEED
#define DT_INST_1_ST_STM32_UART_CURRENT_SPEED       DT_ST_STM32_USART_40004400_CURRENT_SPEED
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_USART_40004400_LABEL            "UART_2"
#define DT_INST_1_ST_STM32_USART_LABEL              DT_ST_STM32_USART_40004400_LABEL
#define DT_INST_1_ST_STM32_UART_LABEL               DT_ST_STM32_USART_40004400_LABEL
/* Set to enable RTS/CTS flow control at boot time */
#define DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL  0
#define DT_INST_1_ST_STM32_USART_HW_FLOW_CONTROL    DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL
#define DT_INST_1_ST_STM32_UART_HW_FLOW_CONTROL     DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL
#define DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_USART_CLOCK_CONTROLLER   DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER
#define DT_INST_1_ST_STM32_UART_CLOCK_CONTROLLER    DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER
#define DT_ST_STM32_USART_40004400_CLOCK_BUS_0      2
#define DT_INST_1_ST_STM32_USART_CLOCK_BUS_0        DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BUS_0         DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BUS        DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_USART_CLOCK_BUS          DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BUS           DT_ST_STM32_USART_40004400_CLOCK_BUS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BITS_0     131072
#define DT_INST_1_ST_STM32_USART_CLOCK_BITS_0       DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BITS_0        DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_ST_STM32_USART_40004400_CLOCK_BITS       DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_USART_CLOCK_BITS         DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_UART_CLOCK_BITS          DT_ST_STM32_USART_40004400_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_USART                    1
#define DT_INST_1_ST_STM32_UART                     1

/*
 * Devicetree node:
 *   /soc/i2c@40005400
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 26
 *
 * Requires:
 *   7 /soc
 *   16 /soc/interrupt-controller@e000e100
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This binding gives a base representation of the STM32 I2C V1 controller
 */
#define DT_ST_STM32_I2C_V1_40005400_BASE_ADDRESS    0x40005400
#define DT_INST_0_ST_STM32_I2C_V1_BASE_ADDRESS      DT_ST_STM32_I2C_V1_40005400_BASE_ADDRESS
#define DT_ST_STM32_I2C_V1_40005400_SIZE            1024
#define DT_INST_0_ST_STM32_I2C_V1_SIZE              DT_ST_STM32_I2C_V1_40005400_SIZE
#define DT_ST_STM32_I2C_V1_40005400_IRQ_0           31
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_0             DT_ST_STM32_I2C_V1_40005400_IRQ_0
#define DT_ST_STM32_I2C_V1_40005400_IRQ_EVENT       DT_ST_STM32_I2C_V1_40005400_IRQ_0
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_EVENT         DT_ST_STM32_I2C_V1_40005400_IRQ_0
#define DT_ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY  0
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_0_PRIORITY    DT_ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005400_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005400_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005400_IRQ_1           32
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_1             DT_ST_STM32_I2C_V1_40005400_IRQ_1
#define DT_ST_STM32_I2C_V1_40005400_IRQ_ERROR       DT_ST_STM32_I2C_V1_40005400_IRQ_1
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_ERROR         DT_ST_STM32_I2C_V1_40005400_IRQ_1
#define DT_ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY  0
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_1_PRIORITY    DT_ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY
#define DT_ST_STM32_I2C_V1_40005400_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY
#define DT_INST_0_ST_STM32_I2C_V1_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005400_IRQ_1_PRIORITY
/* Initial clock frequency in Hz */
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_FREQUENCY 400000
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_FREQUENCY   DT_ST_STM32_I2C_V1_40005400_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_I2C_V1_40005400_LABEL           "I2C_1"
#define DT_INST_0_ST_STM32_I2C_V1_LABEL             DT_ST_STM32_I2C_V1_40005400_LABEL
/* name of each interrupt */
#define DT_ST_STM32_I2C_V1_40005400_INTERRUPT_NAMES_0 "event"
#define DT_INST_0_ST_STM32_I2C_V1_INTERRUPT_NAMES_0 DT_ST_STM32_I2C_V1_40005400_INTERRUPT_NAMES_0
#define DT_ST_STM32_I2C_V1_40005400_INTERRUPT_NAMES_1 "error"
#define DT_INST_0_ST_STM32_I2C_V1_INTERRUPT_NAMES_1 DT_ST_STM32_I2C_V1_40005400_INTERRUPT_NAMES_1
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_CONTROLLER  DT_ST_STM32_I2C_V1_40005400_CLOCK_CONTROLLER
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS_0     2
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_BUS_0       DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS       DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_BUS         DT_ST_STM32_I2C_V1_40005400_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS_0    2097152
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_BITS_0      DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS_0
#define DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS      DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_I2C_V1_CLOCK_BITS        DT_ST_STM32_I2C_V1_40005400_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_I2C_V1                   1

/*
 * Devicetree node:
 *   /soc/i2c@40005800
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 27
 *
 * Requires:
 *   7 /soc
 *   16 /soc/interrupt-controller@e000e100
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This binding gives a base representation of the STM32 I2C V1 controller
 */
#define DT_ST_STM32_I2C_V1_40005800_BASE_ADDRESS    0x40005800
#define DT_INST_1_ST_STM32_I2C_V1_BASE_ADDRESS      DT_ST_STM32_I2C_V1_40005800_BASE_ADDRESS
#define DT_ST_STM32_I2C_V1_40005800_SIZE            1024
#define DT_INST_1_ST_STM32_I2C_V1_SIZE              DT_ST_STM32_I2C_V1_40005800_SIZE
#define DT_ST_STM32_I2C_V1_40005800_IRQ_0           33
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_0             DT_ST_STM32_I2C_V1_40005800_IRQ_0
#define DT_ST_STM32_I2C_V1_40005800_IRQ_EVENT       DT_ST_STM32_I2C_V1_40005800_IRQ_0
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_EVENT         DT_ST_STM32_I2C_V1_40005800_IRQ_0
#define DT_ST_STM32_I2C_V1_40005800_IRQ_0_PRIORITY  0
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_0_PRIORITY    DT_ST_STM32_I2C_V1_40005800_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005800_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005800_IRQ_0_PRIORITY
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005800_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005800_IRQ_1           34
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_1             DT_ST_STM32_I2C_V1_40005800_IRQ_1
#define DT_ST_STM32_I2C_V1_40005800_IRQ_ERROR       DT_ST_STM32_I2C_V1_40005800_IRQ_1
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_ERROR         DT_ST_STM32_I2C_V1_40005800_IRQ_1
#define DT_ST_STM32_I2C_V1_40005800_IRQ_1_PRIORITY  0
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_1_PRIORITY    DT_ST_STM32_I2C_V1_40005800_IRQ_1_PRIORITY
#define DT_ST_STM32_I2C_V1_40005800_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005800_IRQ_1_PRIORITY
#define DT_INST_1_ST_STM32_I2C_V1_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005800_IRQ_1_PRIORITY
/* Initial clock frequency in Hz */
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_FREQUENCY 400000
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_FREQUENCY   DT_ST_STM32_I2C_V1_40005800_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_I2C_V1_40005800_LABEL           "I2C_2"
#define DT_INST_1_ST_STM32_I2C_V1_LABEL             DT_ST_STM32_I2C_V1_40005800_LABEL
/* name of each interrupt */
#define DT_ST_STM32_I2C_V1_40005800_INTERRUPT_NAMES_0 "event"
#define DT_INST_1_ST_STM32_I2C_V1_INTERRUPT_NAMES_0 DT_ST_STM32_I2C_V1_40005800_INTERRUPT_NAMES_0
#define DT_ST_STM32_I2C_V1_40005800_INTERRUPT_NAMES_1 "error"
#define DT_INST_1_ST_STM32_I2C_V1_INTERRUPT_NAMES_1 DT_ST_STM32_I2C_V1_40005800_INTERRUPT_NAMES_1
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_CONTROLLER  DT_ST_STM32_I2C_V1_40005800_CLOCK_CONTROLLER
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS_0     2
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_BUS_0       DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS       DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS_0
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_BUS         DT_ST_STM32_I2C_V1_40005800_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS_0    4194304
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_BITS_0      DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS_0
#define DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS      DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_I2C_V1_CLOCK_BITS        DT_ST_STM32_I2C_V1_40005800_CLOCK_BITS_0
#define DT_INST_1_ST_STM32_I2C_V1                   1

/*
 * Devicetree node:
 *   /soc/i2c@40005c00
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 28
 *
 * Requires:
 *   7 /soc
 *   16 /soc/interrupt-controller@e000e100
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This binding gives a base representation of the STM32 I2C V1 controller
 */
#define DT_ST_STM32_I2C_V1_40005C00_BASE_ADDRESS    0x40005c00
#define DT_INST_2_ST_STM32_I2C_V1_BASE_ADDRESS      DT_ST_STM32_I2C_V1_40005C00_BASE_ADDRESS
#define DT_ST_STM32_I2C_V1_40005C00_SIZE            1024
#define DT_INST_2_ST_STM32_I2C_V1_SIZE              DT_ST_STM32_I2C_V1_40005C00_SIZE
#define DT_ST_STM32_I2C_V1_40005C00_IRQ_0           72
#define DT_INST_2_ST_STM32_I2C_V1_IRQ_0             DT_ST_STM32_I2C_V1_40005C00_IRQ_0
#define DT_ST_STM32_I2C_V1_40005C00_IRQ_EVENT       DT_ST_STM32_I2C_V1_40005C00_IRQ_0
#define DT_INST_2_ST_STM32_I2C_V1_IRQ_EVENT         DT_ST_STM32_I2C_V1_40005C00_IRQ_0
#define DT_ST_STM32_I2C_V1_40005C00_IRQ_0_PRIORITY  0
#define DT_INST_2_ST_STM32_I2C_V1_IRQ_0_PRIORITY    DT_ST_STM32_I2C_V1_40005C00_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005C00_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005C00_IRQ_0_PRIORITY
#define DT_INST_2_ST_STM32_I2C_V1_IRQ_EVENT_PRIORITY DT_ST_STM32_I2C_V1_40005C00_IRQ_0_PRIORITY
#define DT_ST_STM32_I2C_V1_40005C00_IRQ_1           73
#define DT_INST_2_ST_STM32_I2C_V1_IRQ_1             DT_ST_STM32_I2C_V1_40005C00_IRQ_1
#define DT_ST_STM32_I2C_V1_40005C00_IRQ_ERROR       DT_ST_STM32_I2C_V1_40005C00_IRQ_1
#define DT_INST_2_ST_STM32_I2C_V1_IRQ_ERROR         DT_ST_STM32_I2C_V1_40005C00_IRQ_1
#define DT_ST_STM32_I2C_V1_40005C00_IRQ_1_PRIORITY  0
#define DT_INST_2_ST_STM32_I2C_V1_IRQ_1_PRIORITY    DT_ST_STM32_I2C_V1_40005C00_IRQ_1_PRIORITY
#define DT_ST_STM32_I2C_V1_40005C00_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005C00_IRQ_1_PRIORITY
#define DT_INST_2_ST_STM32_I2C_V1_IRQ_ERROR_PRIORITY DT_ST_STM32_I2C_V1_40005C00_IRQ_1_PRIORITY
/* Initial clock frequency in Hz */
#define DT_ST_STM32_I2C_V1_40005C00_CLOCK_FREQUENCY 400000
#define DT_INST_2_ST_STM32_I2C_V1_CLOCK_FREQUENCY   DT_ST_STM32_I2C_V1_40005C00_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_I2C_V1_40005C00_LABEL           "I2C_3"
#define DT_INST_2_ST_STM32_I2C_V1_LABEL             DT_ST_STM32_I2C_V1_40005C00_LABEL
/* name of each interrupt */
#define DT_ST_STM32_I2C_V1_40005C00_INTERRUPT_NAMES_0 "event"
#define DT_INST_2_ST_STM32_I2C_V1_INTERRUPT_NAMES_0 DT_ST_STM32_I2C_V1_40005C00_INTERRUPT_NAMES_0
#define DT_ST_STM32_I2C_V1_40005C00_INTERRUPT_NAMES_1 "error"
#define DT_INST_2_ST_STM32_I2C_V1_INTERRUPT_NAMES_1 DT_ST_STM32_I2C_V1_40005C00_INTERRUPT_NAMES_1
#define DT_ST_STM32_I2C_V1_40005C00_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_2_ST_STM32_I2C_V1_CLOCK_CONTROLLER  DT_ST_STM32_I2C_V1_40005C00_CLOCK_CONTROLLER
#define DT_ST_STM32_I2C_V1_40005C00_CLOCK_BUS_0     2
#define DT_INST_2_ST_STM32_I2C_V1_CLOCK_BUS_0       DT_ST_STM32_I2C_V1_40005C00_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005C00_CLOCK_BUS       DT_ST_STM32_I2C_V1_40005C00_CLOCK_BUS_0
#define DT_INST_2_ST_STM32_I2C_V1_CLOCK_BUS         DT_ST_STM32_I2C_V1_40005C00_CLOCK_BUS_0
#define DT_ST_STM32_I2C_V1_40005C00_CLOCK_BITS_0    8388608
#define DT_INST_2_ST_STM32_I2C_V1_CLOCK_BITS_0      DT_ST_STM32_I2C_V1_40005C00_CLOCK_BITS_0
#define DT_ST_STM32_I2C_V1_40005C00_CLOCK_BITS      DT_ST_STM32_I2C_V1_40005C00_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_I2C_V1_CLOCK_BITS        DT_ST_STM32_I2C_V1_40005C00_CLOCK_BITS_0
#define DT_INST_2_ST_STM32_I2C_V1                   1

/*
 * Devicetree node:
 *   /soc/spi@40013000
 *
 * Binding (compatible = st,stm32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 45
 *
 * Requires:
 *   7 /soc
 *   16 /soc/interrupt-controller@e000e100
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This binding gives a base representation of the STM32 SPI controller
 */
#define DT_ST_STM32_SPI_40013000_BASE_ADDRESS       0x40013000
#define DT_INST_0_ST_STM32_SPI_BASE_ADDRESS         DT_ST_STM32_SPI_40013000_BASE_ADDRESS
#define DT_ST_STM32_SPI_40013000_SIZE               1024
#define DT_INST_0_ST_STM32_SPI_SIZE                 DT_ST_STM32_SPI_40013000_SIZE
#define DT_ST_STM32_SPI_40013000_IRQ_0              35
#define DT_INST_0_ST_STM32_SPI_IRQ_0                DT_ST_STM32_SPI_40013000_IRQ_0
#define DT_ST_STM32_SPI_40013000_IRQ_0_PRIORITY     5
#define DT_INST_0_ST_STM32_SPI_IRQ_0_PRIORITY       DT_ST_STM32_SPI_40013000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_SPI_40013000_LABEL              "SPI_1"
#define DT_INST_0_ST_STM32_SPI_LABEL                DT_ST_STM32_SPI_40013000_LABEL
#define DT_ST_STM32_SPI_40013000_CLOCK_CONTROLLER   "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_SPI_CLOCK_CONTROLLER     DT_ST_STM32_SPI_40013000_CLOCK_CONTROLLER
#define DT_ST_STM32_SPI_40013000_CLOCK_BUS_0        3
#define DT_INST_0_ST_STM32_SPI_CLOCK_BUS_0          DT_ST_STM32_SPI_40013000_CLOCK_BUS_0
#define DT_ST_STM32_SPI_40013000_CLOCK_BUS          DT_ST_STM32_SPI_40013000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_SPI_CLOCK_BUS            DT_ST_STM32_SPI_40013000_CLOCK_BUS_0
#define DT_ST_STM32_SPI_40013000_CLOCK_BITS_0       4096
#define DT_INST_0_ST_STM32_SPI_CLOCK_BITS_0         DT_ST_STM32_SPI_40013000_CLOCK_BITS_0
#define DT_ST_STM32_SPI_40013000_CLOCK_BITS         DT_ST_STM32_SPI_40013000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_SPI_CLOCK_BITS           DT_ST_STM32_SPI_40013000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_SPI                      1

/*
 * Devicetree node:
 *   /soc/timers@40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 47
 *
 * Requires:
 *   7 /soc
 *   9 /soc/rcc@40023800
 *
 * Supports:
 *   48 /soc/timers@40000000/pwm
 *
 * Description:
 *   This binding gives a base representation of the STM32 TIMERS
 */
#define DT_ST_STM32_TIMERS_40000000_BASE_ADDRESS    0x40000000
#define DT_INST_0_ST_STM32_TIMERS_BASE_ADDRESS      DT_ST_STM32_TIMERS_40000000_BASE_ADDRESS
#define DT_ST_STM32_TIMERS_40000000_SIZE            1024
#define DT_INST_0_ST_STM32_TIMERS_SIZE              DT_ST_STM32_TIMERS_40000000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_TIMERS_40000000_LABEL           "TIMERS_2"
#define DT_INST_0_ST_STM32_TIMERS_LABEL             DT_ST_STM32_TIMERS_40000000_LABEL
#define DT_ST_STM32_TIMERS_40000000_CLOCK_CONTROLLER "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_CONTROLLER  DT_ST_STM32_TIMERS_40000000_CLOCK_CONTROLLER
#define DT_ST_STM32_TIMERS_40000000_CLOCK_BUS_0     2
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BUS_0       DT_ST_STM32_TIMERS_40000000_CLOCK_BUS_0
#define DT_ST_STM32_TIMERS_40000000_CLOCK_BUS       DT_ST_STM32_TIMERS_40000000_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BUS         DT_ST_STM32_TIMERS_40000000_CLOCK_BUS_0
#define DT_ST_STM32_TIMERS_40000000_CLOCK_BITS_0    1
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BITS_0      DT_ST_STM32_TIMERS_40000000_CLOCK_BITS_0
#define DT_ST_STM32_TIMERS_40000000_CLOCK_BITS      DT_ST_STM32_TIMERS_40000000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_TIMERS_CLOCK_BITS        DT_ST_STM32_TIMERS_40000000_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_TIMERS                   1

/*
 * Devicetree node:
 *   /soc/timers@40000000/pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 48
 *
 * Requires:
 *   47 /soc/timers@40000000
 *
 * Description:
 *   This binding gives a base representation of the STM32 PWM
 */
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_PWM_40000000_PWM_LABEL          "PWM_2"
#define DT_INST_0_ST_STM32_PWM_LABEL                DT_ST_STM32_PWM_40000000_PWM_LABEL
/* Clock prescaler at the input of the timer */
#define DT_ST_STM32_PWM_40000000_PWM_ST_PRESCALER   0
#define DT_INST_0_ST_STM32_PWM_ST_PRESCALER         DT_ST_STM32_PWM_40000000_PWM_ST_PRESCALER
#define DT_INST_0_ST_STM32_PWM                      1

/*
 * Devicetree node:
 *   /soc/rtc@40002800
 *
 * Binding (compatible = st,stm32-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/st,stm32-rtc.yaml
 *
 * Dependency Ordinal: 38
 *
 * Requires:
 *   7 /soc
 *   16 /soc/interrupt-controller@e000e100
 *   9 /soc/rcc@40023800
 *
 * Description:
 *   This binding gives a base representation of the STM32 RTC
 */
#define DT_ST_STM32_RTC_40002800_BASE_ADDRESS       0x40002800
#define DT_INST_0_ST_STM32_RTC_BASE_ADDRESS         DT_ST_STM32_RTC_40002800_BASE_ADDRESS
#define DT_ST_STM32_RTC_40002800_SIZE               1024
#define DT_INST_0_ST_STM32_RTC_SIZE                 DT_ST_STM32_RTC_40002800_SIZE
#define DT_ST_STM32_RTC_40002800_IRQ_0              41
#define DT_INST_0_ST_STM32_RTC_IRQ_0                DT_ST_STM32_RTC_40002800_IRQ_0
#define DT_ST_STM32_RTC_40002800_IRQ_0_PRIORITY     0
#define DT_INST_0_ST_STM32_RTC_IRQ_0_PRIORITY       DT_ST_STM32_RTC_40002800_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_ST_STM32_RTC_40002800_LABEL              "RTC_0"
#define DT_INST_0_ST_STM32_RTC_LABEL                DT_ST_STM32_RTC_40002800_LABEL
/* RTC frequency equals clock-frequency divided by the prescaler value */
#define DT_ST_STM32_RTC_40002800_PRESCALER          32768
#define DT_INST_0_ST_STM32_RTC_PRESCALER            DT_ST_STM32_RTC_40002800_PRESCALER
#define DT_ST_STM32_RTC_40002800_CLOCK_CONTROLLER   "STM32_CLK_RCC"
#define DT_INST_0_ST_STM32_RTC_CLOCK_CONTROLLER     DT_ST_STM32_RTC_40002800_CLOCK_CONTROLLER
#define DT_ST_STM32_RTC_40002800_CLOCK_BUS_0        2
#define DT_INST_0_ST_STM32_RTC_CLOCK_BUS_0          DT_ST_STM32_RTC_40002800_CLOCK_BUS_0
#define DT_ST_STM32_RTC_40002800_CLOCK_BUS          DT_ST_STM32_RTC_40002800_CLOCK_BUS_0
#define DT_INST_0_ST_STM32_RTC_CLOCK_BUS            DT_ST_STM32_RTC_40002800_CLOCK_BUS_0
#define DT_ST_STM32_RTC_40002800_CLOCK_BITS_0       268435456
#define DT_INST_0_ST_STM32_RTC_CLOCK_BITS_0         DT_ST_STM32_RTC_40002800_CLOCK_BITS_0
#define DT_ST_STM32_RTC_40002800_CLOCK_BITS         DT_ST_STM32_RTC_40002800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_RTC_CLOCK_BITS           DT_ST_STM32_RTC_40002800_CLOCK_BITS_0
#define DT_INST_0_ST_STM32_RTC                      1

/*
 * Devicetree node:
 *   /cpus/cpu@0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4f.yaml
 *
 * Dependency Ordinal: 5
 *
 * Requires:
 *   4 /cpus
 *
 * Description:
 *   This binding gives a base representation for ARM Cortex-M4F CPU.
 */
#define DT_ARM_CORTEX_M4F_0_BASE_ADDRESS            0x0
#define DT_INST_0_ARM_CORTEX_M4F_BASE_ADDRESS       DT_ARM_CORTEX_M4F_0_BASE_ADDRESS
#define DT_INST_0_ARM_CORTEX_M4F                    1

/*
 * Devicetree node:
 *   /memory@20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * Dependency Ordinal: 15
 *
 * Requires:
 *   0 /
 *
 * Description:
 *   This binding gives a generic on-chip SRAM description
 */
#define DT_MMIO_SRAM_20000000_BASE_ADDRESS          0x20000000
#define DT_INST_0_MMIO_SRAM_BASE_ADDRESS            DT_MMIO_SRAM_20000000_BASE_ADDRESS
#define DT_MMIO_SRAM_20000000_SIZE                  131072
#define DT_INST_0_MMIO_SRAM_SIZE                    DT_MMIO_SRAM_20000000_SIZE
#define DT_INST_0_MMIO_SRAM                         1

/*
 * Devicetree node:
 *   /otgfs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * Dependency Ordinal: 65
 *
 * Requires:
 *   0 /
 *
 * Supports:
 *   66 /soc/usb@50000000
 *
 * Description:
 *   This binding is to be used by all the usb transceivers which are built-in
 *   with USB IP
 */
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_USB_NOP_XCEIV_OTGFS_PHY_LABEL            "OTGFS_PHY"
#define DT_INST_0_USB_NOP_XCEIV_LABEL               DT_USB_NOP_XCEIV_OTGFS_PHY_LABEL
#define DT_INST_0_USB_NOP_XCEIV                     1

/*
 * Devicetree node:
 *   /otghs_fs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * Dependency Ordinal: 63
 *
 * Requires:
 *   0 /
 *
 * Supports:
 *   64 /soc/usb@40040000
 *
 * Description:
 *   This binding is to be used by all the usb transceivers which are built-in
 *   with USB IP
 */
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_USB_NOP_XCEIV_OTGHS_FS_PHY_LABEL         "OTGHS_FS_PHY"
#define DT_INST_1_USB_NOP_XCEIV_LABEL               DT_USB_NOP_XCEIV_OTGHS_FS_PHY_LABEL
#define DT_INST_1_USB_NOP_XCEIV                     1

/*
 * Devicetree node:
 *   /connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arduino-header-r3.yaml
 *
 * Dependency Ordinal: 3
 *
 * Requires:
 *   0 /
 *
 * Description:
 *   GPIO pins exposed on Arduino Uno (R3) headers.
 *
 *   The Arduino Uno layout provides four headers, two each along
 *   opposite edges of the board.
 *
 *   Proceeding counter-clockwise:
 *   * An 8-pin Power Supply header.  No pins on this header are exposed
 *     by this binding.
 *   * A 6-pin Analog Input header.  This has analog input signals
 *     labeled from A0 at the top through A5 at the bottom.
 *   * An 8-pin header (opposite Analog Input).  This has digital input
 *     signals labeled from D0 at the bottom D7 at the top;
 *   * A 10-pin header (opposite Power Supply).  This has six additional
 *     digital input signals labelled from D8 at the bottom through D13
 *     towards the top, skipping two pins, then finishing with D14 and
 *     D15 at the top.
 *
 *   This binding provides a nexus mapping for 20 pins where parent pins 0
 *   through 5 correspond to A0 through A5, and parent pins 6 through 21
 *   correspond to D0 through D15, as depicted below:
 *
 *                                D15  21
 *                                D14  20
 *                                AREF -
 *                                GND  -
 *       - N/C                    D13  19
 *       - IOREF                  D12  18
 *       - RESET                  D11  17
 *       - 3V3                    D10  16
 *       - 5V                     D9   15
 *       - GND                    D8   14
 *       - GND
 *       - VIN                    D7   13
 *                                D6   12
 *       0 A0                     D5   11
 *       1 A1                     D4   10
 *       2 A2                     D3    9
 *       3 A3                     D2    8
 *       4 A4                     D1    7
 *       5 A5                     D0    6
 */
#define DT_INST_0_ARDUINO_HEADER_R3                 1

/*
 * Devicetree node:
 *   /leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 12
 *
 * Requires:
 *   0 /
 *
 * Supports:
 *   14 /leds/led_2
 *
 * Description:
 *   GPIO LEDs parent node
 */
#define DT_INST_0_GPIO_LEDS                         1

/*
 * Devicetree node:
 *   /leds/led_2
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 14
 *
 * Requires:
 *   12 /leds
 *   13 /soc/pin-controller@40020000/gpio@40020000
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER         "GPIOA"
#define DT_ALIAS_LED0_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED0_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_2_GPIOS_PIN                5
#define DT_ALIAS_LED0_GPIOS_PIN                     DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED0_GPIOS_PIN                 DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED_2_GPIOS_FLAGS              4
#define DT_ALIAS_LED0_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED0_GPIOS_FLAGS               DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_2_GPIOS                    {"GPIOA", 5, 4}
#define DT_ALIAS_LED0_GPIOS                         DT_GPIO_LEDS_LED_2_GPIOS
#define DT_GPIO_LEDS_LED0_GPIOS                     DT_GPIO_LEDS_LED_2_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_GPIO_LEDS_LED_2_LABEL                    "User LD2"
#define DT_ALIAS_LED0_LABEL                         DT_GPIO_LEDS_LED_2_LABEL
#define DT_GPIO_LEDS_LED0_LABEL                     DT_GPIO_LEDS_LED_2_LABEL

/*
 * Devicetree node:
 *   /gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 6
 *
 * Requires:
 *   0 /
 *
 * Supports:
 *   11 /gpio_keys/button
 *
 * Description:
 *   GPIO KEYS parent node
 */
#define DT_INST_0_GPIO_KEYS                         1

/*
 * Devicetree node:
 *   /gpio_keys/button
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 11
 *
 * Requires:
 *   6 /gpio_keys
 *   10 /soc/pin-controller@40020000/gpio@40020800
 *
 * Description:
 *   GPIO KEYS child node
 */
#define DT_GPIO_KEYS_BUTTON_GPIOS_CONTROLLER        "GPIOC"
#define DT_ALIAS_SW0_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW0_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_GPIOS_PIN               13
#define DT_ALIAS_SW0_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_GPIOS_PIN
#define DT_GPIO_KEYS_SW0_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_GPIOS_FLAGS             0
#define DT_ALIAS_SW0_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW0_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_GPIOS                   {"GPIOC", 13, 0}
#define DT_ALIAS_SW0_GPIOS                          DT_GPIO_KEYS_BUTTON_GPIOS
#define DT_GPIO_KEYS_SW0_GPIOS                      DT_GPIO_KEYS_BUTTON_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_GPIO_KEYS_BUTTON_LABEL                   "User"
#define DT_ALIAS_SW0_LABEL                          DT_GPIO_KEYS_BUTTON_LABEL
#define DT_GPIO_KEYS_SW0_LABEL                      DT_GPIO_KEYS_BUTTON_LABEL

/* Active compatibles (mentioned in DTS + binding found) */
#define DT_COMPAT_ARDUINO_HEADER_R3                 1
#define DT_COMPAT_ARM_CORTEX_M4F                    1
#define DT_COMPAT_ARM_V7M_NVIC                      1
#define DT_COMPAT_GPIO_KEYS                         1
#define DT_COMPAT_GPIO_LEDS                         1
#define DT_COMPAT_MMIO_SRAM                         1
#define DT_COMPAT_SOC_NV_FLASH                      1
#define DT_COMPAT_ST_STM32_GPIO                     1
#define DT_COMPAT_ST_STM32_I2C_V1                   1
#define DT_COMPAT_ST_STM32_PINMUX                   1
#define DT_COMPAT_ST_STM32_PWM                      1
#define DT_COMPAT_ST_STM32_RCC                      1
#define DT_COMPAT_ST_STM32_RTC                      1
#define DT_COMPAT_ST_STM32_SPI                      1
#define DT_COMPAT_ST_STM32_TIMERS                   1
#define DT_COMPAT_ST_STM32_UART                     1
#define DT_COMPAT_ST_STM32_USART                    1
#define DT_COMPAT_ST_STM32F4_FLASH_CONTROLLER       1
#define DT_COMPAT_USB_NOP_XCEIV                     1

/* /chosen/zephyr,sram (/memory@20000000) */
#define DT_SRAM_BASE_ADDRESS                        0x20000000
#define DT_SRAM_SIZE                                128

/* /chosen/zephyr,flash (/soc/flash-controller@40023c00/flash@8000000) */
#define DT_FLASH_BASE_ADDRESS                       0x8000000
#define DT_FLASH_SIZE                               512
#define DT_FLASH_WRITE_BLOCK_SIZE                   1

/* /chosen/zephyr,code-partition (missing) */
#define DT_CODE_PARTITION_OFFSET                    0
#define DT_CODE_PARTITION_SIZE                      0

/* Flash partition at /soc/flash-controller@40023c00/flash@8000000/partitions/partition@0 */
#define DT_FLASH_AREA_MCUBOOT_ID                    0
#define DT_FLASH_AREA_MCUBOOT_READ_ONLY             1
#define DT_FLASH_AREA_MCUBOOT_OFFSET_0              0
#define DT_FLASH_AREA_MCUBOOT_OFFSET                DT_FLASH_AREA_MCUBOOT_OFFSET_0
#define DT_FLASH_AREA_MCUBOOT_SIZE_0                65536
#define DT_FLASH_AREA_MCUBOOT_SIZE                  DT_FLASH_AREA_MCUBOOT_SIZE_0
#define DT_FLASH_AREA_MCUBOOT_DEV                   "FLASH_CTRL"
#define DT_FLASH_AREA_0_ID                          0
#define DT_FLASH_AREA_0_READ_ONLY                   1
#define DT_FLASH_AREA_0_OFFSET_0                    0
#define DT_FLASH_AREA_0_OFFSET                      DT_FLASH_AREA_0_OFFSET_0
#define DT_FLASH_AREA_0_SIZE_0                      65536
#define DT_FLASH_AREA_0_SIZE                        DT_FLASH_AREA_0_SIZE_0
#define DT_FLASH_AREA_0_DEV                         "FLASH_CTRL"

/* Flash partition at /soc/flash-controller@40023c00/flash@8000000/partitions/partition@10000 */
#define DT_FLASH_AREA_STORAGE_ID                    1
#define DT_FLASH_AREA_STORAGE_READ_ONLY             0
#define DT_FLASH_AREA_STORAGE_OFFSET_0              65536
#define DT_FLASH_AREA_STORAGE_OFFSET                DT_FLASH_AREA_STORAGE_OFFSET_0
#define DT_FLASH_AREA_STORAGE_SIZE_0                65536
#define DT_FLASH_AREA_STORAGE_SIZE                  DT_FLASH_AREA_STORAGE_SIZE_0
#define DT_FLASH_AREA_STORAGE_DEV                   "FLASH_CTRL"
#define DT_FLASH_AREA_1_ID                          1
#define DT_FLASH_AREA_1_READ_ONLY                   0
#define DT_FLASH_AREA_1_OFFSET_0                    65536
#define DT_FLASH_AREA_1_OFFSET                      DT_FLASH_AREA_1_OFFSET_0
#define DT_FLASH_AREA_1_SIZE_0                      65536
#define DT_FLASH_AREA_1_SIZE                        DT_FLASH_AREA_1_SIZE_0
#define DT_FLASH_AREA_1_DEV                         "FLASH_CTRL"

/* Flash partition at /soc/flash-controller@40023c00/flash@8000000/partitions/partition@20000 */
#define DT_FLASH_AREA_IMAGE_0_ID                    2
#define DT_FLASH_AREA_IMAGE_0_READ_ONLY             0
#define DT_FLASH_AREA_IMAGE_0_OFFSET_0              131072
#define DT_FLASH_AREA_IMAGE_0_OFFSET                DT_FLASH_AREA_IMAGE_0_OFFSET_0
#define DT_FLASH_AREA_IMAGE_0_SIZE_0                131072
#define DT_FLASH_AREA_IMAGE_0_SIZE                  DT_FLASH_AREA_IMAGE_0_SIZE_0
#define DT_FLASH_AREA_IMAGE_0_DEV                   "FLASH_CTRL"
#define DT_FLASH_AREA_2_ID                          2
#define DT_FLASH_AREA_2_READ_ONLY                   0
#define DT_FLASH_AREA_2_OFFSET_0                    131072
#define DT_FLASH_AREA_2_OFFSET                      DT_FLASH_AREA_2_OFFSET_0
#define DT_FLASH_AREA_2_SIZE_0                      131072
#define DT_FLASH_AREA_2_SIZE                        DT_FLASH_AREA_2_SIZE_0
#define DT_FLASH_AREA_2_DEV                         "FLASH_CTRL"

/* Flash partition at /soc/flash-controller@40023c00/flash@8000000/partitions/partition@40000 */
#define DT_FLASH_AREA_IMAGE_1_ID                    3
#define DT_FLASH_AREA_IMAGE_1_READ_ONLY             0
#define DT_FLASH_AREA_IMAGE_1_OFFSET_0              262144
#define DT_FLASH_AREA_IMAGE_1_OFFSET                DT_FLASH_AREA_IMAGE_1_OFFSET_0
#define DT_FLASH_AREA_IMAGE_1_SIZE_0                131072
#define DT_FLASH_AREA_IMAGE_1_SIZE                  DT_FLASH_AREA_IMAGE_1_SIZE_0
#define DT_FLASH_AREA_IMAGE_1_DEV                   "FLASH_CTRL"
#define DT_FLASH_AREA_3_ID                          3
#define DT_FLASH_AREA_3_READ_ONLY                   0
#define DT_FLASH_AREA_3_OFFSET_0                    262144
#define DT_FLASH_AREA_3_OFFSET                      DT_FLASH_AREA_3_OFFSET_0
#define DT_FLASH_AREA_3_SIZE_0                      131072
#define DT_FLASH_AREA_3_SIZE                        DT_FLASH_AREA_3_SIZE_0
#define DT_FLASH_AREA_3_DEV                         "FLASH_CTRL"

/* Flash partition at /soc/flash-controller@40023c00/flash@8000000/partitions/partition@60000 */
#define DT_FLASH_AREA_IMAGE_SCRATCH_ID              4
#define DT_FLASH_AREA_IMAGE_SCRATCH_READ_ONLY       0
#define DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET_0        393216
#define DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET          DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET_0
#define DT_FLASH_AREA_IMAGE_SCRATCH_SIZE_0          131072
#define DT_FLASH_AREA_IMAGE_SCRATCH_SIZE            DT_FLASH_AREA_IMAGE_SCRATCH_SIZE_0
#define DT_FLASH_AREA_IMAGE_SCRATCH_DEV             "FLASH_CTRL"
#define DT_FLASH_AREA_4_ID                          4
#define DT_FLASH_AREA_4_READ_ONLY                   0
#define DT_FLASH_AREA_4_OFFSET_0                    393216
#define DT_FLASH_AREA_4_OFFSET                      DT_FLASH_AREA_4_OFFSET_0
#define DT_FLASH_AREA_4_SIZE_0                      131072
#define DT_FLASH_AREA_4_SIZE                        DT_FLASH_AREA_4_SIZE_0
#define DT_FLASH_AREA_4_DEV                         "FLASH_CTRL"

/* Number of flash partitions */
#define DT_FLASH_AREA_NUM                           5
