verilog work ../../clk_main_125.v
verilog work ../example_design/clk_main_125_exdes.v
