# vsim -c ./tests/WORK/project_phase2_tb.project_phase2_tb -wlf /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/output/waves/project_phase2_tb.wlf -logfile /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/output/logs/transcript/project_phase2_tb_transcript.log -do "run -all; log -flush /*; quit -f;" 
# Start time: 22:24:10 on Apr 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v(124): (vopt-7063) Failed to find 'EX_MEM_RegWrite' in hierarchical name 'iDUT.EX_MEM_RegWrite'.
#         Region: project_phase2_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 22:24:11 on Apr 07,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
0:01
# Errors: 1, Warnings: 1
