OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 626190 626190 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22101
Number of terminals:      771
Number of snets:          2
Number of nets:           17808

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 332.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 708196.
[INFO DRT-0033] mcon shape region query size = 465842.
[INFO DRT-0033] met1 shape region query size = 145271.
[INFO DRT-0033] via shape region query size = 25765.
[INFO DRT-0033] met2 shape region query size = 15902.
[INFO DRT-0033] via2 shape region query size = 20612.
[INFO DRT-0033] met3 shape region query size = 15787.
[INFO DRT-0033] via3 shape region query size = 20612.
[INFO DRT-0033] met4 shape region query size = 6211.
[INFO DRT-0033] via4 shape region query size = 1013.
[INFO DRT-0033] met5 shape region query size = 1058.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2683 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 332 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10758 groups.
#scanned instances     = 22101
#unique  instances     = 332
#stdCellGenAp          = 12067
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7860
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67536
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:13, elapsed time = 00:02:07, memory = 433.54 (MB), peak = 447.70 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     183331

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53221.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51243.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32467.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9125.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2361.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 271.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 497.38 (MB), peak = 497.38 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88049 vertical wires in 2 frboxes and 60639 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14575 vertical wires in 2 frboxes and 18041 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 882.27 (MB), peak = 882.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.27 (MB), peak = 882.27 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:18, memory = 1200.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:35, memory = 1467.64 (MB).
    Completing 30% with 3113 violations.
    elapsed time = 00:00:49, memory = 1620.76 (MB).
    Completing 40% with 3113 violations.
    elapsed time = 00:01:12, memory = 1697.53 (MB).
    Completing 50% with 3113 violations.
    elapsed time = 00:01:29, memory = 1780.95 (MB).
    Completing 60% with 5968 violations.
    elapsed time = 00:02:04, memory = 1663.24 (MB).
    Completing 70% with 5968 violations.
    elapsed time = 00:02:24, memory = 1736.00 (MB).
    Completing 80% with 8984 violations.
    elapsed time = 00:02:54, memory = 1790.99 (MB).
    Completing 90% with 8984 violations.
    elapsed time = 00:03:17, memory = 1867.39 (MB).
    Completing 100% with 11971 violations.
    elapsed time = 00:03:41, memory = 1723.90 (MB).
[INFO DRT-0199]   Number of violations = 14286.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     32      0      0      0      0      0      1      0
Metal Spacing       18      0   2311      0    831    182     35      0     67
Min Hole             0      0     25      0      0      0      0      0      0
Recheck             42      0   1260      0    718    145     80      0     70
Short                7      8   6253     11   1811    293     18      0     68
[INFO DRT-0267] cpu time = 00:25:21, elapsed time = 00:03:41, memory = 1902.16 (MB), peak = 1902.16 (MB)
Total wire length = 944871 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261154 um.
Total wire length on LAYER met2 = 391393 um.
Total wire length on LAYER met3 = 189325 um.
Total wire length on LAYER met4 = 90798 um.
Total wire length on LAYER met5 = 12198 um.
Total number of vias = 165103.
Up-via summary (total 165103):

-------------------------
 FR_MASTERSLICE         0
            li1     64462
           met1     80752
           met2     15443
           met3      4046
           met4       400
-------------------------
               165103


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14286 violations.
    elapsed time = 00:00:20, memory = 1925.40 (MB).
    Completing 20% with 14286 violations.
    elapsed time = 00:00:37, memory = 1963.11 (MB).
    Completing 30% with 12619 violations.
    elapsed time = 00:00:55, memory = 1936.62 (MB).
    Completing 40% with 12619 violations.
    elapsed time = 00:01:13, memory = 1902.63 (MB).
    Completing 50% with 12619 violations.
    elapsed time = 00:01:31, memory = 1913.96 (MB).
    Completing 60% with 10812 violations.
    elapsed time = 00:01:56, memory = 2026.56 (MB).
    Completing 70% with 10812 violations.
    elapsed time = 00:02:15, memory = 1994.98 (MB).
    Completing 80% with 8948 violations.
    elapsed time = 00:02:29, memory = 1969.06 (MB).
    Completing 90% with 8948 violations.
    elapsed time = 00:02:47, memory = 1999.09 (MB).
    Completing 100% with 6821 violations.
    elapsed time = 00:02:58, memory = 1914.42 (MB).
[INFO DRT-0199]   Number of violations = 6824.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         14      0      0      0      0      0
Metal Spacing        0   1186    490     68      7      2
Min Hole             0      2      0      0      0      0
Recheck              0      3      0      0      0      0
Short                0   4242    777     25      4      4
[INFO DRT-0267] cpu time = 00:22:17, elapsed time = 00:02:59, memory = 1916.22 (MB), peak = 2056.31 (MB)
Total wire length = 937514 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258916 um.
Total wire length on LAYER met2 = 388442 um.
Total wire length on LAYER met3 = 189300 um.
Total wire length on LAYER met4 = 89732 um.
Total wire length on LAYER met5 = 11122 um.
Total number of vias = 163293.
Up-via summary (total 163293):

-------------------------
 FR_MASTERSLICE         0
            li1     64433
           met1     79302
           met2     15382
           met3      3861
           met4       315
-------------------------
               163293


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6824 violations.
    elapsed time = 00:00:13, memory = 1937.73 (MB).
    Completing 20% with 6824 violations.
    elapsed time = 00:00:36, memory = 1993.20 (MB).
    Completing 30% with 6762 violations.
    elapsed time = 00:00:56, memory = 1944.40 (MB).
    Completing 40% with 6762 violations.
    elapsed time = 00:01:19, memory = 1951.84 (MB).
    Completing 50% with 6762 violations.
    elapsed time = 00:01:37, memory = 1966.92 (MB).
    Completing 60% with 6718 violations.
    elapsed time = 00:01:56, memory = 1966.92 (MB).
    Completing 70% with 6718 violations.
    elapsed time = 00:02:14, memory = 2019.50 (MB).
    Completing 80% with 6564 violations.
    elapsed time = 00:02:41, memory = 1995.12 (MB).
    Completing 90% with 6564 violations.
    elapsed time = 00:03:01, memory = 2046.83 (MB).
    Completing 100% with 6409 violations.
    elapsed time = 00:03:14, memory = 2017.43 (MB).
[INFO DRT-0199]   Number of violations = 6409.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         16      0      0      0      0      0
Metal Spacing        0   1074      0    392     82      6
Min Hole             0      1      0      0      0      0
Short                0   4114      1    700     17      6
[INFO DRT-0267] cpu time = 00:22:23, elapsed time = 00:03:14, memory = 2022.58 (MB), peak = 2056.31 (MB)
Total wire length = 935245 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258605 um.
Total wire length on LAYER met2 = 387253 um.
Total wire length on LAYER met3 = 189246 um.
Total wire length on LAYER met4 = 89736 um.
Total wire length on LAYER met5 = 10404 um.
Total number of vias = 162830.
Up-via summary (total 162830):

-------------------------
 FR_MASTERSLICE         0
            li1     64438
           met1     79027
           met2     15239
           met3      3848
           met4       278
-------------------------
               162830


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6409 violations.
    elapsed time = 00:00:15, memory = 2022.58 (MB).
    Completing 20% with 6409 violations.
    elapsed time = 00:00:29, memory = 2034.67 (MB).
    Completing 30% with 5162 violations.
    elapsed time = 00:00:39, memory = 2101.03 (MB).
    Completing 40% with 5162 violations.
    elapsed time = 00:00:54, memory = 2068.61 (MB).
    Completing 50% with 5162 violations.
    elapsed time = 00:01:06, memory = 2125.17 (MB).
    Completing 60% with 3866 violations.
    elapsed time = 00:01:30, memory = 2133.34 (MB).
    Completing 70% with 3866 violations.
    elapsed time = 00:01:45, memory = 2202.52 (MB).
    Completing 80% with 2290 violations.
    elapsed time = 00:02:04, memory = 2243.97 (MB).
    Completing 90% with 2290 violations.
    elapsed time = 00:02:20, memory = 2293.22 (MB).
    Completing 100% with 907 violations.
    elapsed time = 00:02:34, memory = 2277.25 (MB).
[INFO DRT-0199]   Number of violations = 907.
Viol/Layer        mcon   met1   met2   via2   met3
Cut Spacing          1      0      0      1      0
Metal Spacing        0    232     75      0     13
Min Hole             0      1      0      0      0
Short                0    468    114      0      2
[INFO DRT-0267] cpu time = 00:17:53, elapsed time = 00:02:35, memory = 2277.25 (MB), peak = 2337.31 (MB)
Total wire length = 934978 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250868 um.
Total wire length on LAYER met2 = 384240 um.
Total wire length on LAYER met3 = 196359 um.
Total wire length on LAYER met4 = 93118 um.
Total wire length on LAYER met5 = 10392 um.
Total number of vias = 165804.
Up-via summary (total 165804):

-------------------------
 FR_MASTERSLICE         0
            li1     64442
           met1     79868
           met2     17012
           met3      4204
           met4       278
-------------------------
               165804


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 907 violations.
    elapsed time = 00:00:00, memory = 2277.25 (MB).
    Completing 20% with 907 violations.
    elapsed time = 00:00:03, memory = 2311.53 (MB).
    Completing 30% with 700 violations.
    elapsed time = 00:00:15, memory = 2251.30 (MB).
    Completing 40% with 700 violations.
    elapsed time = 00:00:15, memory = 2251.30 (MB).
    Completing 50% with 700 violations.
    elapsed time = 00:00:18, memory = 2251.30 (MB).
    Completing 60% with 609 violations.
    elapsed time = 00:00:25, memory = 2288.77 (MB).
    Completing 70% with 609 violations.
    elapsed time = 00:00:28, memory = 2285.55 (MB).
    Completing 80% with 359 violations.
    elapsed time = 00:00:34, memory = 2251.30 (MB).
    Completing 90% with 359 violations.
    elapsed time = 00:00:37, memory = 2288.32 (MB).
    Completing 100% with 77 violations.
    elapsed time = 00:00:40, memory = 2191.07 (MB).
[INFO DRT-0199]   Number of violations = 77.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     20      8      0
Short                0     43      2      3
[INFO DRT-0267] cpu time = 00:03:23, elapsed time = 00:00:41, memory = 2146.18 (MB), peak = 2349.22 (MB)
Total wire length = 934904 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250683 um.
Total wire length on LAYER met2 = 383921 um.
Total wire length on LAYER met3 = 196393 um.
Total wire length on LAYER met4 = 93504 um.
Total wire length on LAYER met5 = 10401 um.
Total number of vias = 166002.
Up-via summary (total 166002):

-------------------------
 FR_MASTERSLICE         0
            li1     64449
           met1     79929
           met2     17094
           met3      4252
           met4       278
-------------------------
               166002


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 77 violations.
    elapsed time = 00:00:00, memory = 2146.18 (MB).
    Completing 20% with 77 violations.
    elapsed time = 00:00:00, memory = 2146.18 (MB).
    Completing 30% with 50 violations.
    elapsed time = 00:00:07, memory = 2146.18 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:07, memory = 2146.18 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:08, memory = 2146.18 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:08, memory = 2146.18 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:08, memory = 2146.18 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:11, memory = 2146.18 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:11, memory = 2146.18 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:12, memory = 2146.18 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:12, memory = 2146.18 (MB), peak = 2349.22 (MB)
Total wire length = 934835 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250566 um.
Total wire length on LAYER met2 = 383840 um.
Total wire length on LAYER met3 = 196484 um.
Total wire length on LAYER met4 = 93543 um.
Total wire length on LAYER met5 = 10401 um.
Total number of vias = 165970.
Up-via summary (total 165970):

-------------------------
 FR_MASTERSLICE         0
            li1     64450
           met1     79893
           met2     17097
           met3      4252
           met4       278
-------------------------
               165970


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:02, memory = 2213.21 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:04, memory = 2251.20 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:05, memory = 2245.97 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:07, memory = 2287.13 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:17, memory = 2411.89 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:30, memory = 2532.54 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:45, memory = 2635.16 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:53, memory = 2704.21 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:57, memory = 2734.18 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:01:20, memory = 2542.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:08:58, elapsed time = 00:01:20, memory = 2542.38 (MB), peak = 2751.06 (MB)
Total wire length = 934841 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250570 um.
Total wire length on LAYER met2 = 383843 um.
Total wire length on LAYER met3 = 196487 um.
Total wire length on LAYER met4 = 93538 um.
Total wire length on LAYER met5 = 10401 um.
Total number of vias = 165975.
Up-via summary (total 165975):

-------------------------
 FR_MASTERSLICE         0
            li1     64450
           met1     79895
           met2     17101
           met3      4251
           met4       278
-------------------------
               165975


[INFO DRT-0198] Complete detail routing.
Total wire length = 934841 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250570 um.
Total wire length on LAYER met2 = 383843 um.
Total wire length on LAYER met3 = 196487 um.
Total wire length on LAYER met4 = 93538 um.
Total wire length on LAYER met5 = 10401 um.
Total number of vias = 165975.
Up-via summary (total 165975):

-------------------------
 FR_MASTERSLICE         0
            li1     64450
           met1     79895
           met2     17101
           met3      4251
           met4       278
-------------------------
               165975


[INFO DRT-0267] cpu time = 01:40:40, elapsed time = 00:14:45, memory = 2542.38 (MB), peak = 2751.06 (MB)

[INFO DRT-0180] Post processing.
Took 1021 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 15 antenna violations.
[INFO GRT-0015] Inserted 16 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2683 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 332 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10759 groups.
#scanned instances     = 22117
#unique  instances     = 332
#stdCellGenAp          = 12067
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7860
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67536
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:38, elapsed time = 00:02:10, memory = 2490.06 (MB), peak = 2751.06 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192506

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53231.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51239.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32458.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9117.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2340.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 261.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2490.06 (MB), peak = 2751.06 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88029 vertical wires in 2 frboxes and 60617 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14598 vertical wires in 2 frboxes and 18021 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2490.07 (MB), peak = 2751.06 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2490.07 (MB), peak = 2751.06 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2490.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2490.07 (MB).
    Completing 30% with 96 violations.
    elapsed time = 00:00:10, memory = 2490.07 (MB).
    Completing 40% with 96 violations.
    elapsed time = 00:00:13, memory = 2522.07 (MB).
    Completing 50% with 96 violations.
    elapsed time = 00:00:17, memory = 2490.46 (MB).
    Completing 60% with 163 violations.
    elapsed time = 00:00:21, memory = 2515.21 (MB).
    Completing 70% with 163 violations.
    elapsed time = 00:00:24, memory = 2515.21 (MB).
    Completing 80% with 228 violations.
    elapsed time = 00:00:29, memory = 2456.57 (MB).
    Completing 90% with 228 violations.
    elapsed time = 00:00:32, memory = 2499.57 (MB).
    Completing 100% with 258 violations.
    elapsed time = 00:00:36, memory = 2401.46 (MB).
[INFO DRT-0199]   Number of violations = 306.
Viol/Layer        met1   met2   met3   met4   via4   met5
Cut Spacing          0      0      0      0      1      0
Metal Spacing       10     11     13      3      0      5
Recheck              3     14     17      8      0      6
Short               44     74     71     15      0     11
[INFO DRT-0267] cpu time = 00:04:14, elapsed time = 00:00:36, memory = 2525.00 (MB), peak = 2751.06 (MB)
Total wire length = 935001 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250434 um.
Total wire length on LAYER met2 = 383912 um.
Total wire length on LAYER met3 = 196413 um.
Total wire length on LAYER met4 = 93804 um.
Total wire length on LAYER met5 = 10437 um.
Total number of vias = 166050.
Up-via summary (total 166050):

-------------------------
 FR_MASTERSLICE         0
            li1     64469
           met1     79920
           met2     17136
           met3      4250
           met4       275
-------------------------
               166050


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 306 violations.
    elapsed time = 00:00:03, memory = 2525.00 (MB).
    Completing 20% with 306 violations.
    elapsed time = 00:00:06, memory = 2525.00 (MB).
    Completing 30% with 241 violations.
    elapsed time = 00:00:09, memory = 2432.25 (MB).
    Completing 40% with 241 violations.
    elapsed time = 00:00:12, memory = 2459.48 (MB).
    Completing 50% with 241 violations.
    elapsed time = 00:00:15, memory = 2459.48 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:19, memory = 2432.95 (MB).
    Completing 70% with 193 violations.
    elapsed time = 00:00:22, memory = 2435.20 (MB).
    Completing 80% with 143 violations.
    elapsed time = 00:00:25, memory = 2308.07 (MB).
    Completing 90% with 143 violations.
    elapsed time = 00:00:29, memory = 2308.07 (MB).
    Completing 100% with 59 violations.
    elapsed time = 00:00:31, memory = 2308.07 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        0      0      1      0      3
Short               10     18     24      2      1
[INFO DRT-0267] cpu time = 00:03:53, elapsed time = 00:00:31, memory = 2400.48 (MB), peak = 2751.06 (MB)
Total wire length = 934913 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250438 um.
Total wire length on LAYER met2 = 383866 um.
Total wire length on LAYER met3 = 196427 um.
Total wire length on LAYER met4 = 93822 um.
Total wire length on LAYER met5 = 10357 um.
Total number of vias = 166039.
Up-via summary (total 166039):

-------------------------
 FR_MASTERSLICE         0
            li1     64471
           met1     79924
           met2     17133
           met3      4239
           met4       272
-------------------------
               166039


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 2400.48 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 2400.48 (MB).
    Completing 30% with 57 violations.
    elapsed time = 00:00:00, memory = 2400.48 (MB).
    Completing 40% with 57 violations.
    elapsed time = 00:00:00, memory = 2400.48 (MB).
    Completing 50% with 57 violations.
    elapsed time = 00:00:02, memory = 2400.48 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:02, memory = 2400.48 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:02, memory = 2400.48 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:03, memory = 2400.48 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:03, memory = 2400.48 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:05, memory = 2400.48 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        1     17      1      0
Short               10      5      2      2
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:05, memory = 2400.73 (MB), peak = 2751.06 (MB)
Total wire length = 934891 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250447 um.
Total wire length on LAYER met2 = 383847 um.
Total wire length on LAYER met3 = 196445 um.
Total wire length on LAYER met4 = 93827 um.
Total wire length on LAYER met5 = 10323 um.
Total number of vias = 166043.
Up-via summary (total 166043):

-------------------------
 FR_MASTERSLICE         0
            li1     64471
           met1     79930
           met2     17131
           met3      4241
           met4       270
-------------------------
               166043


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 2400.73 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 2400.73 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:01, memory = 2400.73 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:01, memory = 2400.73 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:01, memory = 2400.73 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:01, memory = 2400.73 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:01, memory = 2400.73 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:02, memory = 2400.73 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:02, memory = 2400.73 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2400.73 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 2400.73 (MB), peak = 2751.06 (MB)
Total wire length = 934885 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250378 um.
Total wire length on LAYER met2 = 383774 um.
Total wire length on LAYER met3 = 196509 um.
Total wire length on LAYER met4 = 93899 um.
Total wire length on LAYER met5 = 10323 um.
Total number of vias = 166065.
Up-via summary (total 166065):

-------------------------
 FR_MASTERSLICE         0
            li1     64470
           met1     79930
           met2     17141
           met3      4254
           met4       270
-------------------------
               166065


[INFO DRT-0198] Complete detail routing.
Total wire length = 934885 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250378 um.
Total wire length on LAYER met2 = 383774 um.
Total wire length on LAYER met3 = 196509 um.
Total wire length on LAYER met4 = 93899 um.
Total wire length on LAYER met5 = 10323 um.
Total number of vias = 166065.
Up-via summary (total 166065):

-------------------------
 FR_MASTERSLICE         0
            li1     64470
           met1     79930
           met2     17141
           met3      4254
           met4       270
-------------------------
               166065


[INFO DRT-0267] cpu time = 00:08:40, elapsed time = 00:01:16, memory = 2400.73 (MB), peak = 2751.06 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2683 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 332 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10759 groups.
#scanned instances     = 22118
#unique  instances     = 332
#stdCellGenAp          = 12067
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7860
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67536
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:42, elapsed time = 00:02:11, memory = 2400.85 (MB), peak = 2751.06 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192503

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53231.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51237.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32460.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9117.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2339.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 261.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2400.85 (MB), peak = 2751.06 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88030 vertical wires in 2 frboxes and 60615 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 14576 vertical wires in 2 frboxes and 18091 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2400.85 (MB), peak = 2751.06 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2400.85 (MB), peak = 2751.06 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2401.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 2401.00 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:08, memory = 2433.48 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:11, memory = 2433.02 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:14, memory = 2401.02 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:17, memory = 2434.03 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:20, memory = 2401.02 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:24, memory = 2401.02 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:27, memory = 2401.02 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:29, memory = 2401.02 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        1      1      1      1
Recheck              0      1      1      0
Short                4      2      2      0
[INFO DRT-0267] cpu time = 00:03:37, elapsed time = 00:00:29, memory = 2433.62 (MB), peak = 2751.06 (MB)
Total wire length = 934879 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250357 um.
Total wire length on LAYER met2 = 383762 um.
Total wire length on LAYER met3 = 196473 um.
Total wire length on LAYER met4 = 93925 um.
Total wire length on LAYER met5 = 10361 um.
Total number of vias = 166068.
Up-via summary (total 166068):

-------------------------
 FR_MASTERSLICE         0
            li1     64471
           met1     79927
           met2     17142
           met3      4256
           met4       272
-------------------------
               166068


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:02, memory = 2433.62 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:05, memory = 2467.16 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:08, memory = 2433.62 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:11, memory = 2470.89 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:14, memory = 2433.62 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:17, memory = 2466.31 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:21, memory = 2470.13 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:23, memory = 2433.62 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:27, memory = 2433.87 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:29, memory = 2433.87 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:37, elapsed time = 00:00:29, memory = 2433.87 (MB), peak = 2751.06 (MB)
Total wire length = 934874 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250345 um.
Total wire length on LAYER met2 = 383773 um.
Total wire length on LAYER met3 = 196475 um.
Total wire length on LAYER met4 = 93913 um.
Total wire length on LAYER met5 = 10367 um.
Total number of vias = 166071.
Up-via summary (total 166071):

-------------------------
 FR_MASTERSLICE         0
            li1     64471
           met1     79926
           met2     17147
           met3      4255
           met4       272
-------------------------
               166071


[INFO DRT-0198] Complete detail routing.
Total wire length = 934874 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250345 um.
Total wire length on LAYER met2 = 383773 um.
Total wire length on LAYER met3 = 196475 um.
Total wire length on LAYER met4 = 93913 um.
Total wire length on LAYER met5 = 10367 um.
Total number of vias = 166071.
Up-via summary (total 166071):

-------------------------
 FR_MASTERSLICE         0
            li1     64471
           met1     79926
           met2     17147
           met3      4255
           met4       272
-------------------------
               166071


[INFO DRT-0267] cpu time = 00:07:15, elapsed time = 00:00:59, memory = 2433.87 (MB), peak = 2751.06 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 24:46.93[h:]min:sec. CPU time: user 10404.03 sys 5.90 (700%). Peak memory: 2817088KB.
