module design2 (
  input logic [3:0] a, b,
  input logic [0:0] subtract,
  output logic sum
);

always_comb begin: proc_design
  case (subtract)
    1'b0: assign sum = a + b;
    1'b1: assign sum = a - b;
  endcase
end

endmodule: design2
