<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1866' type='const llvm::APInt * llvm::SelectionDAG::getValidMaximumShiftAmountConstant(llvm::SDValue V, const llvm::APInt &amp; DemandedElts) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1863'>/// If a SHL/SRA/SRL node \p V has constant shift amounts that are all less
  /// than the element bit-width of the shift node, return the maximum value.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2635' ll='2662' type='const llvm::APInt * llvm::SelectionDAG::getValidMaximumShiftAmountConstant(llvm::SDValue V, const llvm::APInt &amp; DemandedElts) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3688' u='c' c='_ZNK4llvm12SelectionDAG18ComputeNumSignBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='743' u='c' c='_ZNK4llvm14TargetLowering31SimplifyMultipleUseDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='1521' u='c' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
