/*
 * my_stm32f407xx.h
 *
 *  Created on: 9 Eyl 2021
 *      Author: Kortak
 */

#ifndef INC_MY_STM32F407XX_H_
#define INC_MY_STM32F407XX_H_

/*
 *  MEMORY BASE ADDRESSES
*/

#define FLASH_BASE_ADDR                 (0x08000000UL)   /* FLASH BASE ADDRESS (UP TO 1MB)      */
#define SRAM1_BASE_ADDR                 (0X20000000UL)   /* SRAM1 BASE ADDRES  (UP TO 112KB)    */
#define SRAM2_BASE_ADDR                	(0X2001C000UL)


/*
 * PERIPHERALS BASE ADDRESSES
 *
 */
#define PERIPH_ALL_BASE_ADDR            (0x40000000UL)
#define APB1_BASE_ADDR 					(0x40000000UL)
#define APB2_BASE_ADDR					(0X40010000UL)
#define AHB1_BASE_ADDR					(0x40020000UL)
#define AHB2_BASE_ADDR                  (0x50000000UL)
#define AHB3_BASE_ADDR					(0xA0000000UL)

/*
 * APB1 PERIPHERALS BASE ADDRESSES
 */

#define TIM2_BASE_ADDR					(APB1_BASE_ADDR)
#define TIM3_BASE_ADDR					(APB1_BASE_ADDR + 0400UL)
#define TIM4_BASE_ADDR					(APB1_BASE_ADDR + 0800UL)

#define SPI2_BASE_ADDR					(APB1_BASE_ADDR + 3800UL)
#define SPI3_BASE_ADDR					(APB1_BASE_ADDR + 3C00UL)
#define USART2_BASE_ADDR                (APB1_BASE_ADDR + 4400UL)
#define USART3_BASE_ADDR				(APB1_BASE_ADDR + 4800UL)
#define TIM3_BASE_ADDR					(APB1_BASE_ADDR + 0400UL)
#define TIM3_BASE_ADDR
#define TIM3_BASE_ADDR
#define TIM3_BASE_ADDR



#endif /* INC_MY_STM32F407XX_H_ */
