WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1292542 cumulative IPC: 3.868 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1292542 cumulative IPC: 3.868 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 63313192 heartbeat IPC: 0.1579 cumulative IPC: 0.08062 (Simulation time: 00 hr 03 min 51 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 62020651 cumulative IPC: 0.08062 (Simulation time: 00 hr 03 min 51 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 62020651 cumulative IPC: 0.08062 (Simulation time: 00 hr 03 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.08062 instructions: 5000000 cycles: 62020651
CPU 0 Branch Prediction Accuracy: 85.72% MPKI: 38.51 Average ROB Occupancy at Mispredict: 19.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.571
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 37.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     648745 HIT:     225540 MISS:     423205
LLC LOAD         ACCESS:     462475 HIT:     103465 MISS:     359010
LLC RFO          ACCESS:      11663 HIT:       3595 MISS:       8068
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     107917 HIT:     107849 MISS:         68
LLC TRANSLATION  ACCESS:      66690 HIT:      10631 MISS:      56059
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 679.3 cycles
cpu0_DTLB TOTAL        ACCESS:    1429430 HIT:     842286 MISS:     587144
cpu0_DTLB LOAD         ACCESS:    1429430 HIT:     842286 MISS:     587144
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 61.47 cycles
cpu0_ITLB TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1743307 HIT:     803869 MISS:     939438
cpu0_L1D LOAD         ACCESS:    1392066 HIT:     574431 MISS:     817635
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251173 HIT:     219404 MISS:      31769
cpu0_L1D TRANSLATION  ACCESS:     100068 HIT:      10034 MISS:      90034
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 325.5 cycles
cpu0_L1I TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_L1I LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     855339 HIT:     314505 MISS:     540834
cpu0_L2C LOAD         ACCESS:     599092 HIT:     136616 MISS:     462476
cpu0_L2C RFO          ACCESS:      20735 HIT:       9072 MISS:      11663
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     145526 HIT:     145521 MISS:          5
cpu0_L2C TRANSLATION  ACCESS:      89986 HIT:      23296 MISS:      66690
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 552.4 cycles
cpu0_STLB TOTAL        ACCESS:     463157 HIT:     386253 MISS:      76904
cpu0_STLB LOAD         ACCESS:     463157 HIT:     386253 MISS:      76904
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 427.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12577
  ROW_BUFFER_MISS:     410501
 AVG DBUS CONGESTED CYCLE: 3.943
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1631
  FULL:      89015
