m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation
vFPGA_MiniProject
Z1 !s110 1554896843
!i10b 1
!s100 K_MYc4n`mj]mQ9[]E@K7T0
Ia<VV_kPVYjYIm9f2JH?Ro2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1554894393
8M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v
FM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v
L0 7
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1554896843.000000
!s107 M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject|M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject
Z7 tCvgOpt 0
n@f@p@g@a_@mini@project
vVGA_clock
Z8 !s110 1554896844
!i10b 1
!s100 IQL_D=I5[67iRYI9@MJfV0
I9aBEn;De5fIdzczKiOK4a3
R2
R0
w1554894698
8M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v
FM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1554896844.000000
!s107 M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject|M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v|
!i113 1
R5
R6
R7
n@v@g@a_clock
vVGA_drawPixel
R1
!i10b 1
!s100 9;?L[PbkU?EE]EDWS<XkF3
IB[9OS<ei]8a9A:0h7L@a_3
R2
R0
w1554895742
8M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
FM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v
L0 1
R3
r1
!s85 0
31
R4
!s107 M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject|M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v|
!i113 1
R5
R6
R7
n@v@g@a_draw@pixel
vVGATest_tb
R8
!i10b 1
!s100 Vi2Xcg1_DTgabUOSNJQ>Q3
IW8kh1azY94n<fe9zX<0:D1
R2
R0
w1554894462
8M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v
FM:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v
L0 6
R3
r1
!s85 0
31
R9
!s107 M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject|M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v|
!i113 1
R5
R6
R7
n@v@g@a@test_tb
