$date
	Mon Sep 16 13:44:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! y [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ sel $end
$scope module tm $end
$var wire 16 % a [15:0] $end
$var wire 16 & b [15:0] $end
$var wire 1 $ sel $end
$var wire 16 ' out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 '
b11 &
b111 %
0$
b11 #
b111 "
b111 !
$end
#100
b11 !
b11 '
1$
#200
