static unsigned long F_1 ( T_1 * V_1 , unsigned long V_2 )\r\n{\r\nunsigned long V_3 , V_4 ;\r\nV_3 = V_1 -> V_5 ;\r\nV_4 = V_1 -> V_6 ;\r\nF_2 ( V_7 ,\r\nF_3 ( 0 , V_7 , V_8 , 0 )\r\n| F_3 ( 0 , V_7 , V_9 , 0 ) ) ;\r\nF_2 ( V_10 ,\r\nF_3 ( 0 , V_10 , V_11 , V_4 - 1 )\r\n| F_3 ( 0 , V_10 , V_12 , V_3 - 1 ) ) ;\r\nV_2 &= F_4 ( V_13 , V_14 ) ;\r\nif ( V_3 == 800 && V_4 == 600 )\r\nV_2 = F_5 ( V_2 , V_13 , V_14 , V_15 ) ;\r\nelse if ( V_3 == 1024 && V_4 == 768 )\r\nV_2 = F_5 ( V_2 , V_13 , V_14 , V_16 ) ;\r\nelse if ( V_3 == 1152 && V_4 == 864 )\r\nV_2 = F_5 ( V_2 , V_13 , V_14 , V_17 ) ;\r\nelse if ( V_3 == 1280 && V_4 == 768 )\r\nV_2 = F_5 ( V_2 , V_13 , V_14 , V_17 ) ;\r\nelse if ( V_3 == 1280 && V_4 == 720 )\r\nV_2 = F_5 ( V_2 , V_13 , V_14 , V_18 ) ;\r\nelse if ( V_3 == 1280 && V_4 == 960 )\r\nV_2 = F_5 ( V_2 , V_13 , V_14 , V_19 ) ;\r\nelse if ( V_3 == 1280 && V_4 == 1024 )\r\nV_2 = F_5 ( V_2 , V_13 , V_14 , V_19 ) ;\r\nelse\r\nV_2 = F_5 ( V_2 , V_13 , V_14 , V_20 ) ;\r\nV_2 = F_5 ( V_2 , V_13 , V_21 , V_22 ) ;\r\nV_2 = F_5 ( V_2 , V_13 , V_23 , 24BIT ) ;\r\nV_2 = F_5 ( V_2 , V_13 , V_24 , V_25 ) ;\r\nF_2 ( V_13 , V_2 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic int F_6 ( T_1 * V_1 , T_2 * V_26 )\r\n{\r\nint V_27 = 0 ;\r\nint V_28 = 0 ;\r\nunsigned int V_29 , V_30 ;\r\nif ( V_26 -> V_31 == V_32 ) {\r\nF_2 ( V_33 , F_7 ( V_26 ) ) ;\r\nF_2 ( V_34 ,\r\nF_3 ( 0 , V_34 , V_35 , V_1 -> V_36 - 1 )\r\n| F_3 ( 0 , V_34 , V_37 , V_1 -> V_5 - 1 ) ) ;\r\nF_2 ( V_38 ,\r\nF_3 ( 0 , V_38 , V_39 , V_1 -> V_40 )\r\n| F_3 ( 0 , V_38 , V_41 , V_1 -> V_42 - 1 ) ) ;\r\nF_2 ( V_43 ,\r\nF_3 ( 0 , V_43 , V_35 , V_1 -> V_44 - 1 )\r\n| F_3 ( 0 , V_43 , V_37 , V_1 -> V_6 - 1 ) ) ;\r\nF_2 ( V_45 ,\r\nF_3 ( 0 , V_45 , V_46 , V_1 -> V_47 )\r\n| F_3 ( 0 , V_45 , V_41 , V_1 -> V_48 - 1 ) ) ;\r\nV_29 = F_3 ( 0 , V_13 , V_49 , V_1 -> V_50 ) |\r\nF_3 ( 0 , V_13 , V_51 , V_1 -> V_52 ) |\r\nF_5 ( 0 , V_13 , V_53 , V_54 ) |\r\nF_5 ( 0 , V_13 , V_55 , V_54 ) ;\r\nif ( F_8 () == V_56 ) {\r\nF_1 ( V_1 , V_29 ) ;\r\n} else {\r\nV_30 = F_9 ( V_13 )\r\n& F_4 ( V_13 , V_49 )\r\n& F_4 ( V_13 , V_51 )\r\n& F_4 ( V_13 , V_53 )\r\n& F_4 ( V_13 , V_55 ) ;\r\nF_2 ( V_13 , V_29 | V_30 ) ;\r\n}\r\n} else if ( V_26 -> V_31 == V_57 ) {\r\nunsigned int V_58 ;\r\nF_2 ( V_59 , F_7 ( V_26 ) ) ;\r\nF_2 ( V_60 ,\r\nF_3 ( 0 , V_60 , V_35 , V_1 -> V_36 - 1 )\r\n| F_3 ( 0 , V_60 , V_37 , V_1 -> V_5 - 1 ) ) ;\r\nF_2 ( V_61 ,\r\nF_3 ( 0 , V_61 , V_39 , V_1 -> V_40 )\r\n| F_3 ( 0 , V_61 , V_41 , V_1 -> V_42 - 1 ) ) ;\r\nF_2 ( V_62 ,\r\nF_3 ( 0 , V_62 , V_35 , V_1 -> V_44 - 1 )\r\n| F_3 ( 0 , V_62 , V_37 , V_1 -> V_6 - 1 ) ) ;\r\nF_2 ( V_63 ,\r\nF_3 ( 0 , V_63 , V_46 , V_1 -> V_47 )\r\n| F_3 ( 0 , V_63 , V_41 , V_1 -> V_48 - 1 ) ) ;\r\nV_29 = F_3 ( 0 , V_64 , V_49 , V_1 -> V_50 ) |\r\nF_3 ( 0 , V_64 , V_51 , V_1 -> V_52 ) |\r\nF_3 ( 0 , V_64 , V_24 , V_1 -> V_65 ) |\r\nF_5 ( 0 , V_64 , V_53 , V_54 ) |\r\nF_5 ( 0 , V_64 , V_55 , V_54 ) ;\r\nV_58 = F_5 ( 0 , V_64 , V_66 , V_54 ) |\r\nF_5 ( 0 , V_64 , V_67 , V_54 ) |\r\nF_5 ( 0 , V_64 , V_68 , V_54 ) |\r\nF_5 ( 0 , V_64 , V_69 , V_25 ) ;\r\nV_30 = ( F_9 ( V_64 ) & ~ V_58 )\r\n& F_4 ( V_64 , V_24 )\r\n& F_4 ( V_64 , V_49 )\r\n& F_4 ( V_64 , V_51 )\r\n& F_4 ( V_64 , V_53 )\r\n& F_4 ( V_64 , V_55 ) ;\r\nF_2 ( V_64 , V_29 | V_30 ) ;\r\nwhile ( ( F_9 ( V_64 ) & ~ V_58 ) != ( V_29 | V_30 ) ) {\r\nV_28 ++ ;\r\nif ( V_28 > 1000 )\r\nbreak;\r\nF_2 ( V_64 , V_29 | V_30 ) ;\r\n}\r\n} else {\r\nV_27 = - 1 ;\r\n}\r\nreturn V_27 ;\r\n}\r\nint F_10 ( T_1 * V_70 , T_3 clock )\r\n{\r\nT_2 V_26 ;\r\nunsigned int V_71 ;\r\nV_26 . V_72 = V_73 ;\r\nV_26 . V_31 = clock ;\r\nV_71 = F_11 ( V_70 -> V_74 , & V_26 ) ;\r\nif ( F_8 () == V_56 ) {\r\nF_12 ( 0x88 , 0x3d4 ) ;\r\nF_12 ( 0x06 , 0x3d5 ) ;\r\n}\r\nF_6 ( V_70 , & V_26 ) ;\r\nreturn 0 ;\r\n}
