# do tb_ColaAutomat.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# Name of test bench entity
# set TestBench "tb_ColaAutomat"
# tb_ColaAutomat
# 
# Add 
# vcom -93 -work work {ColaAutomat.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:26 on Feb 24,2021
# vcom -reportprogress 300 -93 -work work ColaAutomat.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Cola# 
# <EOF>
- Compiling architecture bdf_type of ColaAutomat
# End time: 19:59:26 on Feb 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {tb_ColaAutomat.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:26 on Feb 24,2021
# vcom -reportprogress 300 -93 -work work tb_ColaAutomat.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_ColaAutomat
# -- Compiling architecture ColaAutomat_arch of tb_ColaAutomat
# End time: 19:59:26 on Feb 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {NSL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:26 on Feb 24,2021
# vcom -reportprogress 300 -93 -work work NSL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NSL
# -- Compiling architecture bdf_type of NSL
# End time: 19:59:27 on Feb 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  $TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_ColaAutomat 
# Start time: 19:59:27 on Feb 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_colaautomat(colaautomat_arch)
# Loading work.colaautomat(bdf_type)
# Loading work.nsl(bdf_type)
# End time: 19:59:31 on Feb 24,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF# 
# <EOF>
# End time: 19:59:38 on Feb 24,2021, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
LF-5000) WLF file currently in use: vsim.wlf
#           File in use by: persie  Hostname: x503vd  ProcessID: 34624
#           Attempting to use alternate WLF file "./wlftbPwWho".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbPwWho
# add wave -label "CLK" CLK
# add wave -label "E" E
# add wave -label "F" F
# add wave -label "K" K
# 
# 
# view structure
# view signals
# run 400 ns
# wave zoom full
# wave zoomfull not supported in batch mode
# 
# <EOF>
# End time: 19:59:38 on Feb 24,2021, Elapsed time: 0:00:16
# Errors: 0, Warnings: 2
