<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>Lab1: Cpu module documentation</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="PMcL.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___cpu__module.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Cpu module documentation</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structt_vector_table.html">tVectorTable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae2f84b335ab99b9e98d41e8a530b1540"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2f84b335ab99b9e98d41e8a530b1540"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PEcfg_FLASH</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gae2f84b335ab99b9e98d41e8a530b1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532954dc988486bfe48200c796380120"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga532954dc988486bfe48200c796380120"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ</b>&#160;&#160;&#160;20971520U /* Initial value of the bus clock frequency in Hz */</td></tr>
<tr class="separator:ga532954dc988486bfe48200c796380120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dee0abd722c849e54c662ab11a1d2cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ</b>&#160;&#160;&#160;20971520U /* Initial value of the core/system clock frequency in Hz.  */</td></tr>
<tr class="separator:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d43e31f65dd620040aec363e95b5a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37d43e31f65dd620040aec363e95b5a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_NUMBER</b>&#160;&#160;&#160;0x01U /* Specifies number of defined clock configurations. */</td></tr>
<tr class="separator:ga37d43e31f65dd620040aec363e95b5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39018ca5854bea36700d3b30f6c08195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39018ca5854bea36700d3b30f6c08195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;20971520U /* Value of the bus clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga39018ca5854bea36700d3b30f6c08195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b9007ea0c78e588ed565373bcec805"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64b9007ea0c78e588ed565373bcec805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;20971520U /* Value of the core/system clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga64b9007ea0c78e588ed565373bcec805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga925e4835a9fdb52f03bd354d62d6ba0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_SLOW_CLK_HZ</b>&#160;&#160;&#160;32768U /* Value of the slow internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741ad9275688de8051f4bebd98a682bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga741ad9275688de8051f4bebd98a682bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_FAST_CLK_HZ</b>&#160;&#160;&#160;4000000U /* Value of the fast internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga741ad9275688de8051f4bebd98a682bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bf3022570d9bb7a0d666f2dd9db6a34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FAMILY_Kinetis</b>&#160;&#160;&#160;/* Specification of the core type of the selected cpu */</td></tr>
<tr class="separator:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd513a4c0c142604e0fa3fbaf5f92e42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd513a4c0c142604e0fa3fbaf5f92e42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DERIVATIVE_MK70FN1M0MJ15</b>&#160;&#160;&#160;/* Name of the selected cpu derivative */</td></tr>
<tr class="separator:gacd513a4c0c142604e0fa3fbaf5f92e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fcc1df1d7918b17e6f8af2228b9a1c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fcc1df1d7918b17e6f8af2228b9a1c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PARTNUM_MK70FN1M0VMJ12</b>&#160;&#160;&#160;/* Part number of the selected cpu */</td></tr>
<tr class="separator:ga4fcc1df1d7918b17e6f8af2228b9a1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab62ca27d0a6a531f35842a6e3a94b454"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LITTLE_ENDIAN</b>&#160;&#160;&#160;/* The selected cpu uses little endian */</td></tr>
<tr class="separator:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d7ade6a1c335a7e5233938aa9197157"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_0</b>&#160;&#160;&#160;0x00U /* Clock configuration 0 identifier */</td></tr>
<tr class="separator:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fe0b841d40421ee48af4a4e01e48ddf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* Core clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf060a047649b9537eb77354ab7917a8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf060a047649b9537eb77354ab7917a8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* Bus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gaf060a047649b9537eb77354ab7917a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga706c0d4dd14c93181b7a99badddc9a51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLEXBUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;10485760UL /* Flexbus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c9820f38d931a0400b832d2582c6f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09c9820f38d931a0400b832d2582c6f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLASH_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;10485760UL /* FLASH clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga09c9820f38d931a0400b832d2582c6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bf843fdf59af5fcaf48bea898884a3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USB_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* USB clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2aaa2918b640ae3833fc84e8f983c3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PLL_FLL_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* PLL/FLL clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga860e7441eac7d5e35385bcd62b019d9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGIR_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;32768UL /* MCG internal reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960ebfe6475f475999ea8f1d5448483"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2960ebfe6475f475999ea8f1d5448483"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OSCER_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* System OSC external reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga2960ebfe6475f475999ea8f1d5448483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092702a75fd1041eb311850abb022240"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga092702a75fd1041eb311850abb022240"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ERCLK32K_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* External reference clock 32k frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga092702a75fd1041eb311850abb022240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd8ec2ac4ea47574f95d0e5a6f80807e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGFF_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;16384UL /* MCG fixed frequency clock */</td></tr>
<tr class="separator:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gafea04d3e8135767c03ce099f02e97437"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafea04d3e8135767c03ce099f02e97437"></a>
typedef void(*const&#160;</td><td class="memItemRight" valign="bottom"><b>tIsrFunc</b>) (void)</td></tr>
<tr class="separator:gafea04d3e8135767c03ce099f02e97437"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0ee0366b566c5a7b6088ef899c4d19a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ee0366b566c5a7b6088ef899c4d19a7"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>Cpu_SetBASEPRI</b> (uint32_t Level)</td></tr>
<tr class="separator:ga0ee0366b566c5a7b6088ef899c4d19a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1307b736d272691dae3d429157997c69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1307b736d272691dae3d429157997c69"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_NMI)</td></tr>
<tr class="separator:ga1307b736d272691dae3d429157997c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1399d7e195f7a72fc445cbdc4e2252f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1399d7e195f7a72fc445cbdc4e2252f9"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Hard_Fault)</td></tr>
<tr class="separator:ga1399d7e195f7a72fc445cbdc4e2252f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab30cefb013144a1e33a6ed4dbc34ca18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab30cefb013144a1e33a6ed4dbc34ca18"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Mem_Manage_Fault)</td></tr>
<tr class="separator:gab30cefb013144a1e33a6ed4dbc34ca18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b47d712f7bb2f839f000b986bb1ebd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31b47d712f7bb2f839f000b986bb1ebd"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Bus_Fault)</td></tr>
<tr class="separator:ga31b47d712f7bb2f839f000b986bb1ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2703de3fdeba5ccde2a423c8dbd3a79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2703de3fdeba5ccde2a423c8dbd3a79"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Usage_Fault)</td></tr>
<tr class="separator:gae2703de3fdeba5ccde2a423c8dbd3a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7b37b6c7a93eb737f82ae45ae60223"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c7b37b6c7a93eb737f82ae45ae60223"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved7)</td></tr>
<tr class="separator:ga3c7b37b6c7a93eb737f82ae45ae60223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64f79a303b847c14887def8c70751be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab64f79a303b847c14887def8c70751be"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved8)</td></tr>
<tr class="separator:gab64f79a303b847c14887def8c70751be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b968ad266b449c4240a8a466dd4bdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57b968ad266b449c4240a8a466dd4bdc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved9)</td></tr>
<tr class="separator:ga57b968ad266b449c4240a8a466dd4bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc9f2f0950767c87849f1050d47863e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cc9f2f0950767c87849f1050d47863e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved10)</td></tr>
<tr class="separator:ga1cc9f2f0950767c87849f1050d47863e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67065ebf736008c63395db43e36939c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae67065ebf736008c63395db43e36939c"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SVCall)</td></tr>
<tr class="separator:gae67065ebf736008c63395db43e36939c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7967439d1314b310b4a6091c4c38503b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7967439d1314b310b4a6091c4c38503b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DebugMonitor)</td></tr>
<tr class="separator:ga7967439d1314b310b4a6091c4c38503b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafd86f5cd268c236fc9c287e17c1cc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaafd86f5cd268c236fc9c287e17c1cc3"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved13)</td></tr>
<tr class="separator:gaaafd86f5cd268c236fc9c287e17c1cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd1b1ba53c8b9501ba0fdea93ad4525"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fd1b1ba53c8b9501ba0fdea93ad4525"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PendableSrvReq)</td></tr>
<tr class="separator:ga0fd1b1ba53c8b9501ba0fdea93ad4525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5b5a4ab930864bfa9cbf637b8ab443"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f5b5a4ab930864bfa9cbf637b8ab443"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SysTick)</td></tr>
<tr class="separator:ga8f5b5a4ab930864bfa9cbf637b8ab443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0685f71729f7bb04af030ea57f3af60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0685f71729f7bb04af030ea57f3af60"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA0_DMA16)</td></tr>
<tr class="separator:gaf0685f71729f7bb04af030ea57f3af60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d72f8ed3660ae6ddebc5aaefc9629e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3d72f8ed3660ae6ddebc5aaefc9629e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA1_DMA17)</td></tr>
<tr class="separator:gaf3d72f8ed3660ae6ddebc5aaefc9629e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e64e178dccae6f5e6dc66d59a1c547"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44e64e178dccae6f5e6dc66d59a1c547"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA2_DMA18)</td></tr>
<tr class="separator:ga44e64e178dccae6f5e6dc66d59a1c547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034d44aa4725f20393d696dfbad1d9dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga034d44aa4725f20393d696dfbad1d9dc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA3_DMA19)</td></tr>
<tr class="separator:ga034d44aa4725f20393d696dfbad1d9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61f63f593ee62ca09896d9e653a1dab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf61f63f593ee62ca09896d9e653a1dab"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA4_DMA20)</td></tr>
<tr class="separator:gaf61f63f593ee62ca09896d9e653a1dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0974f5ed0faaa370f849c264400b2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb0974f5ed0faaa370f849c264400b2e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA5_DMA21)</td></tr>
<tr class="separator:gaeb0974f5ed0faaa370f849c264400b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff73ee11a244f27b063e446487e6ddaa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff73ee11a244f27b063e446487e6ddaa"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA6_DMA22)</td></tr>
<tr class="separator:gaff73ee11a244f27b063e446487e6ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88a7b70d80f7fd04c5b31fc340d25cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa88a7b70d80f7fd04c5b31fc340d25cc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA7_DMA23)</td></tr>
<tr class="separator:gaa88a7b70d80f7fd04c5b31fc340d25cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b5ad522ea39be9d4cc8873e6b46b51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0b5ad522ea39be9d4cc8873e6b46b51"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA8_DMA24)</td></tr>
<tr class="separator:gab0b5ad522ea39be9d4cc8873e6b46b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61cd386372d05b1a4882e8617e11f2fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61cd386372d05b1a4882e8617e11f2fc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA9_DMA25)</td></tr>
<tr class="separator:ga61cd386372d05b1a4882e8617e11f2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074166c6dc7e12dcbf21fe556516a6a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga074166c6dc7e12dcbf21fe556516a6a6"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA10_DMA26)</td></tr>
<tr class="separator:ga074166c6dc7e12dcbf21fe556516a6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187d8a129d2bfc4fe3c58e13dcbbfb1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga187d8a129d2bfc4fe3c58e13dcbbfb1a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA11_DMA27)</td></tr>
<tr class="separator:ga187d8a129d2bfc4fe3c58e13dcbbfb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50dfb291b20f0823f91135c26c59ac8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac50dfb291b20f0823f91135c26c59ac8"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA12_DMA28)</td></tr>
<tr class="separator:gac50dfb291b20f0823f91135c26c59ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7427cc1feca92c9a1a3de89388b913a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7427cc1feca92c9a1a3de89388b913a4"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA13_DMA29)</td></tr>
<tr class="separator:ga7427cc1feca92c9a1a3de89388b913a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a735845742e9f7ef9925c5da90038f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a735845742e9f7ef9925c5da90038f2"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA14_DMA30)</td></tr>
<tr class="separator:ga7a735845742e9f7ef9925c5da90038f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddcec40a9763387405a0dcdf737b861"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ddcec40a9763387405a0dcdf737b861"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA15_DMA31)</td></tr>
<tr class="separator:ga1ddcec40a9763387405a0dcdf737b861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224cc1cb5457e8c76c85beaacfbfbc09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga224cc1cb5457e8c76c85beaacfbfbc09"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DMA_Error)</td></tr>
<tr class="separator:ga224cc1cb5457e8c76c85beaacfbfbc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172e3c692e536372374e9567c23ccc1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga172e3c692e536372374e9567c23ccc1e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_MCM)</td></tr>
<tr class="separator:ga172e3c692e536372374e9567c23ccc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2930f492125534303ca01ab349a7783d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2930f492125534303ca01ab349a7783d"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_FTFE)</td></tr>
<tr class="separator:ga2930f492125534303ca01ab349a7783d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab706e6e21e4679ea3a895b1045c42f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafab706e6e21e4679ea3a895b1045c42f"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Read_Collision)</td></tr>
<tr class="separator:gafab706e6e21e4679ea3a895b1045c42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047c4793d4d1a8dac9c217861ff2dc07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga047c4793d4d1a8dac9c217861ff2dc07"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_LVD_LVW)</td></tr>
<tr class="separator:ga047c4793d4d1a8dac9c217861ff2dc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab004a200fe392292ecb92586b0be5a5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab004a200fe392292ecb92586b0be5a5a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_LLW)</td></tr>
<tr class="separator:gab004a200fe392292ecb92586b0be5a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad745b83074c1d17ddf38c13c31aba969"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad745b83074c1d17ddf38c13c31aba969"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Watchdog)</td></tr>
<tr class="separator:gad745b83074c1d17ddf38c13c31aba969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c8d7e3bb55ddc143b6ebb9773cb7a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38c8d7e3bb55ddc143b6ebb9773cb7a1"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_RNG)</td></tr>
<tr class="separator:ga38c8d7e3bb55ddc143b6ebb9773cb7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29171c333e905fed19dc3f0862c77edd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29171c333e905fed19dc3f0862c77edd"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_I2C0)</td></tr>
<tr class="separator:ga29171c333e905fed19dc3f0862c77edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962a22125e77214ea609073dbeea57eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga962a22125e77214ea609073dbeea57eb"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_I2C1)</td></tr>
<tr class="separator:ga962a22125e77214ea609073dbeea57eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f534263a761285f2c2f9e09eead654"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38f534263a761285f2c2f9e09eead654"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SPI0)</td></tr>
<tr class="separator:ga38f534263a761285f2c2f9e09eead654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3d985e484f1bd29995c2c696d32c43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab3d985e484f1bd29995c2c696d32c43"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SPI1)</td></tr>
<tr class="separator:gaab3d985e484f1bd29995c2c696d32c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79eb8bd1dbb04ed6cfb98c02e451472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac79eb8bd1dbb04ed6cfb98c02e451472"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SPI2)</td></tr>
<tr class="separator:gac79eb8bd1dbb04ed6cfb98c02e451472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c8e67527f2daa7fef9a78d4e2a71ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07c8e67527f2daa7fef9a78d4e2a71ad"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN0_ORed_Message_buffer)</td></tr>
<tr class="separator:ga07c8e67527f2daa7fef9a78d4e2a71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10b4f8e4df97506e2fd39edf4e0177d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa10b4f8e4df97506e2fd39edf4e0177d"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN0_Bus_Off)</td></tr>
<tr class="separator:gaa10b4f8e4df97506e2fd39edf4e0177d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0d2e2b64a303f73530265cc1d388d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb0d2e2b64a303f73530265cc1d388d5"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN0_Error)</td></tr>
<tr class="separator:gaeb0d2e2b64a303f73530265cc1d388d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5860dcb962c9f66788995dbaa6c0f3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5860dcb962c9f66788995dbaa6c0f3d"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN0_Tx_Warning)</td></tr>
<tr class="separator:gad5860dcb962c9f66788995dbaa6c0f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715d4b443d8a64a3e6f5fc258b90371b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga715d4b443d8a64a3e6f5fc258b90371b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN0_Rx_Warning)</td></tr>
<tr class="separator:ga715d4b443d8a64a3e6f5fc258b90371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd4632827b444c4a0822c3d04c3d972"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cd4632827b444c4a0822c3d04c3d972"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN0_Wake_Up)</td></tr>
<tr class="separator:ga1cd4632827b444c4a0822c3d04c3d972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5436437752bfc39c4d846a601ced5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a5436437752bfc39c4d846a601ced5f"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_I2S0_Tx)</td></tr>
<tr class="separator:ga1a5436437752bfc39c4d846a601ced5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbb600ea08ab925a510c0332c164948"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cbb600ea08ab925a510c0332c164948"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_I2S0_Rx)</td></tr>
<tr class="separator:ga5cbb600ea08ab925a510c0332c164948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf112c09a769664b374dc34e24475b223"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf112c09a769664b374dc34e24475b223"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN1_ORed_Message_buffer)</td></tr>
<tr class="separator:gaf112c09a769664b374dc34e24475b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbfdda00648c7551b767b7b75af2f2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafbfdda00648c7551b767b7b75af2f2a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN1_Bus_Off)</td></tr>
<tr class="separator:gaafbfdda00648c7551b767b7b75af2f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13045c3e36bed2f5e65b6553c9fda2d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13045c3e36bed2f5e65b6553c9fda2d9"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN1_Error)</td></tr>
<tr class="separator:ga13045c3e36bed2f5e65b6553c9fda2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ce07970097e431e1ad3d0b1bd117ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5ce07970097e431e1ad3d0b1bd117ab"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN1_Tx_Warning)</td></tr>
<tr class="separator:gaf5ce07970097e431e1ad3d0b1bd117ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbef9271d2c7a809d96f2cf765625b0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbef9271d2c7a809d96f2cf765625b0e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN1_Rx_Warning)</td></tr>
<tr class="separator:gacbef9271d2c7a809d96f2cf765625b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ce474c2fe41ea053b5ea1a6ce4e42a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03ce474c2fe41ea053b5ea1a6ce4e42a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CAN1_Wake_Up)</td></tr>
<tr class="separator:ga03ce474c2fe41ea053b5ea1a6ce4e42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35bd52a7add8d22190c58a86e8daf45b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35bd52a7add8d22190c58a86e8daf45b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved59)</td></tr>
<tr class="separator:ga35bd52a7add8d22190c58a86e8daf45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0205273b47daa28688f6f37878f70efe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0205273b47daa28688f6f37878f70efe"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART0_LON)</td></tr>
<tr class="separator:ga0205273b47daa28688f6f37878f70efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff5c961bec73573953f2269a720747e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeff5c961bec73573953f2269a720747e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART0_RX_TX)</td></tr>
<tr class="separator:gaeff5c961bec73573953f2269a720747e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7bee7f03298c1c7b1072b7a1f6ae09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a7bee7f03298c1c7b1072b7a1f6ae09"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART0_ERR)</td></tr>
<tr class="separator:ga3a7bee7f03298c1c7b1072b7a1f6ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75343a22288874bdc9d311b169dd6175"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75343a22288874bdc9d311b169dd6175"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART1_RX_TX)</td></tr>
<tr class="separator:ga75343a22288874bdc9d311b169dd6175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3fcecf065cf56b5bc1ac09f0dd8fa8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c3fcecf065cf56b5bc1ac09f0dd8fa8"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART1_ERR)</td></tr>
<tr class="separator:ga9c3fcecf065cf56b5bc1ac09f0dd8fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5abb1bb3b4832726367cb2894cc20c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff5abb1bb3b4832726367cb2894cc20c"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART2_RX_TX)</td></tr>
<tr class="separator:gaff5abb1bb3b4832726367cb2894cc20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3998f3144bab664e835bce3d63f5983"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3998f3144bab664e835bce3d63f5983"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART2_ERR)</td></tr>
<tr class="separator:gae3998f3144bab664e835bce3d63f5983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183f4c70a62dbaffa3854ea9c4d13dcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga183f4c70a62dbaffa3854ea9c4d13dcb"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART3_RX_TX)</td></tr>
<tr class="separator:ga183f4c70a62dbaffa3854ea9c4d13dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed06f79e0207c6a44c18bf7026bca34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ed06f79e0207c6a44c18bf7026bca34"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART3_ERR)</td></tr>
<tr class="separator:ga8ed06f79e0207c6a44c18bf7026bca34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e46940d789cfbb08e819ef6acdd1045"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e46940d789cfbb08e819ef6acdd1045"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART4_RX_TX)</td></tr>
<tr class="separator:ga5e46940d789cfbb08e819ef6acdd1045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1b0cf48708449593e7dc7f57798064"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e1b0cf48708449593e7dc7f57798064"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART4_ERR)</td></tr>
<tr class="separator:ga9e1b0cf48708449593e7dc7f57798064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc18fc90802238006e93c011b15e929"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3dc18fc90802238006e93c011b15e929"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART5_RX_TX)</td></tr>
<tr class="separator:ga3dc18fc90802238006e93c011b15e929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffa47b9fbb8ff1b9f7479e3133001cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ffa47b9fbb8ff1b9f7479e3133001cc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART5_ERR)</td></tr>
<tr class="separator:ga4ffa47b9fbb8ff1b9f7479e3133001cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4dd609809c8f53a88e260a23246d404"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4dd609809c8f53a88e260a23246d404"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ADC0)</td></tr>
<tr class="separator:gad4dd609809c8f53a88e260a23246d404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8c949065c308fe78c64d9174e35976"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f8c949065c308fe78c64d9174e35976"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ADC1)</td></tr>
<tr class="separator:ga6f8c949065c308fe78c64d9174e35976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f6a9c4eec1faab98dea4e8474cdb4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92f6a9c4eec1faab98dea4e8474cdb4f"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CMP0)</td></tr>
<tr class="separator:ga92f6a9c4eec1faab98dea4e8474cdb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b132d9fafde325b7c8cb34f9586f81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9b132d9fafde325b7c8cb34f9586f81"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CMP1)</td></tr>
<tr class="separator:gab9b132d9fafde325b7c8cb34f9586f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c186f6ae2751da5467b794c99f9cfec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c186f6ae2751da5467b794c99f9cfec"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CMP2)</td></tr>
<tr class="separator:ga6c186f6ae2751da5467b794c99f9cfec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc869cd1cf021233c9ce6280d95ea55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fc869cd1cf021233c9ce6280d95ea55"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_FTM0)</td></tr>
<tr class="separator:ga7fc869cd1cf021233c9ce6280d95ea55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f32c062af9cfe7255579fb1e3d468df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f32c062af9cfe7255579fb1e3d468df"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_FTM1)</td></tr>
<tr class="separator:ga0f32c062af9cfe7255579fb1e3d468df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0acee6748850f7cb76da85f116e0fa9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0acee6748850f7cb76da85f116e0fa9"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_FTM2)</td></tr>
<tr class="separator:gaf0acee6748850f7cb76da85f116e0fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9d43f5820103a7dafe331c309da141"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef9d43f5820103a7dafe331c309da141"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CMT)</td></tr>
<tr class="separator:gaef9d43f5820103a7dafe331c309da141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf61532de21952d55b627d9c6db8252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3bf61532de21952d55b627d9c6db8252"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_RTC)</td></tr>
<tr class="separator:ga3bf61532de21952d55b627d9c6db8252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8821889007f30ee161aafd07fb76ae75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8821889007f30ee161aafd07fb76ae75"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_RTC_Seconds)</td></tr>
<tr class="separator:ga8821889007f30ee161aafd07fb76ae75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1728b646aa98438531c202174ae9920d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1728b646aa98438531c202174ae9920d"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PIT0)</td></tr>
<tr class="separator:ga1728b646aa98438531c202174ae9920d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756a0aaf21d6f3746a7a44bd6dc788d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga756a0aaf21d6f3746a7a44bd6dc788d0"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PIT1)</td></tr>
<tr class="separator:ga756a0aaf21d6f3746a7a44bd6dc788d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f940c8f012792c189e173e7b91fba0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f940c8f012792c189e173e7b91fba0b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PIT2)</td></tr>
<tr class="separator:ga1f940c8f012792c189e173e7b91fba0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5623a3ccb7e1fea49dc651f004a9fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd5623a3ccb7e1fea49dc651f004a9fc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PIT3)</td></tr>
<tr class="separator:gafd5623a3ccb7e1fea49dc651f004a9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadee96861c661e6604351c4a9c9b6ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafadee96861c661e6604351c4a9c9b6ca"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PDB0)</td></tr>
<tr class="separator:gafadee96861c661e6604351c4a9c9b6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14541bf6cab203acbc8bc8a39766d53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf14541bf6cab203acbc8bc8a39766d53"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_USB0)</td></tr>
<tr class="separator:gaf14541bf6cab203acbc8bc8a39766d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a961d44f731857aed1fd17d05dd3c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a961d44f731857aed1fd17d05dd3c1"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_USBDCD)</td></tr>
<tr class="separator:ga22a961d44f731857aed1fd17d05dd3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee14f72190d62591a1fe5ea5bf38552a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee14f72190d62591a1fe5ea5bf38552a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ENET_1588_Timer)</td></tr>
<tr class="separator:gaee14f72190d62591a1fe5ea5bf38552a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb62d7aed2cb2d5274645863b18e3228"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb62d7aed2cb2d5274645863b18e3228"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ENET_Transmit)</td></tr>
<tr class="separator:gaeb62d7aed2cb2d5274645863b18e3228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c39dd368a2ad96efd82083a28e8c79f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c39dd368a2ad96efd82083a28e8c79f"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ENET_Receive)</td></tr>
<tr class="separator:ga2c39dd368a2ad96efd82083a28e8c79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78dab48af6b60d05c5392b3ebbc14d22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78dab48af6b60d05c5392b3ebbc14d22"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ENET_Error)</td></tr>
<tr class="separator:ga78dab48af6b60d05c5392b3ebbc14d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b66f7074417f9b36289875b1e86144"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0b66f7074417f9b36289875b1e86144"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved95)</td></tr>
<tr class="separator:gaa0b66f7074417f9b36289875b1e86144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fa243a5e91ff47c82f9c17ccf1ffcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0fa243a5e91ff47c82f9c17ccf1ffcb"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SDHC)</td></tr>
<tr class="separator:gaa0fa243a5e91ff47c82f9c17ccf1ffcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c2812550216db436b9a04c188806b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38c2812550216db436b9a04c188806b8"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DAC0)</td></tr>
<tr class="separator:ga38c2812550216db436b9a04c188806b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11adc56db9528b4f3f3f8d4729b45398"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11adc56db9528b4f3f3f8d4729b45398"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DAC1)</td></tr>
<tr class="separator:ga11adc56db9528b4f3f3f8d4729b45398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80ccc1a0f979348431373976332e165"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab80ccc1a0f979348431373976332e165"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_TSI0)</td></tr>
<tr class="separator:gab80ccc1a0f979348431373976332e165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911962460fde9d3de79fa1d9b4838959"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga911962460fde9d3de79fa1d9b4838959"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_MCG)</td></tr>
<tr class="separator:ga911962460fde9d3de79fa1d9b4838959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1106f7d4b21c4da019f0aced16612135"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1106f7d4b21c4da019f0aced16612135"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_LPTimer)</td></tr>
<tr class="separator:ga1106f7d4b21c4da019f0aced16612135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6473f29f103cc957675c2b6bd37b905d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6473f29f103cc957675c2b6bd37b905d"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved102)</td></tr>
<tr class="separator:ga6473f29f103cc957675c2b6bd37b905d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92cc6952b1e8d1b04e7cf8a82ce7ce0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa92cc6952b1e8d1b04e7cf8a82ce7ce0"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PORTA)</td></tr>
<tr class="separator:gaa92cc6952b1e8d1b04e7cf8a82ce7ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc20d8c75afa067d95a29d4f09839a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cc20d8c75afa067d95a29d4f09839a0"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PORTB)</td></tr>
<tr class="separator:ga3cc20d8c75afa067d95a29d4f09839a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7163a80b5eb85d951ed634d2279de6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca7163a80b5eb85d951ed634d2279de6"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PORTC)</td></tr>
<tr class="separator:gaca7163a80b5eb85d951ed634d2279de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada70f6e2afb564cf49abd9676d709001"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada70f6e2afb564cf49abd9676d709001"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PORTD)</td></tr>
<tr class="separator:gada70f6e2afb564cf49abd9676d709001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b7b2d30ad269728a2ce7bf6153f9cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48b7b2d30ad269728a2ce7bf6153f9cd"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PORTE)</td></tr>
<tr class="separator:ga48b7b2d30ad269728a2ce7bf6153f9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ffa55db89576515acd220d5db7ef31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53ffa55db89576515acd220d5db7ef31"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PORTF)</td></tr>
<tr class="separator:ga53ffa55db89576515acd220d5db7ef31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8902f195271bde54945e473d1e96150a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8902f195271bde54945e473d1e96150a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DDR)</td></tr>
<tr class="separator:ga8902f195271bde54945e473d1e96150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9a64ed3337f6aa1f57d65df86558bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea9a64ed3337f6aa1f57d65df86558bf"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SWI)</td></tr>
<tr class="separator:gaea9a64ed3337f6aa1f57d65df86558bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade7ade5f6a8815602e6ee2b7b425c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacade7ade5f6a8815602e6ee2b7b425c3"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_NFC)</td></tr>
<tr class="separator:gacade7ade5f6a8815602e6ee2b7b425c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46030f82136ed2413cf87c98d0cc1cf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46030f82136ed2413cf87c98d0cc1cf8"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_USBHS)</td></tr>
<tr class="separator:ga46030f82136ed2413cf87c98d0cc1cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4442820d8fbbc30137b5a719ea4632"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b4442820d8fbbc30137b5a719ea4632"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_LCD)</td></tr>
<tr class="separator:ga4b4442820d8fbbc30137b5a719ea4632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915703de0cd9caadd4d7c90b88725dfd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga915703de0cd9caadd4d7c90b88725dfd"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CMP3)</td></tr>
<tr class="separator:ga915703de0cd9caadd4d7c90b88725dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2c5e086eb72c64093d70db10eb9d35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca2c5e086eb72c64093d70db10eb9d35"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved115)</td></tr>
<tr class="separator:gaca2c5e086eb72c64093d70db10eb9d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9eb1ba4c4e50a63c0aae7b4038871d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb9eb1ba4c4e50a63c0aae7b4038871d"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved116)</td></tr>
<tr class="separator:gadb9eb1ba4c4e50a63c0aae7b4038871d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6328c51f294fb5597023c6d6984cdae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6328c51f294fb5597023c6d6984cdae"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_FTM3)</td></tr>
<tr class="separator:gae6328c51f294fb5597023c6d6984cdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9eb423a90eaf0268d923001666c073"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef9eb423a90eaf0268d923001666c073"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ADC2)</td></tr>
<tr class="separator:gaef9eb423a90eaf0268d923001666c073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ba1a850ae8012e6a65f1c56e3c1bd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5ba1a850ae8012e6a65f1c56e3c1bd9"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ADC3)</td></tr>
<tr class="separator:gab5ba1a850ae8012e6a65f1c56e3c1bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1e506d4678527ad28e375450c20607"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b1e506d4678527ad28e375450c20607"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_I2S1_Tx)</td></tr>
<tr class="separator:ga1b1e506d4678527ad28e375450c20607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb23e8a3c2914e3e8ec66acca0be8235"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb23e8a3c2914e3e8ec66acca0be8235"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_I2S1_Rx)</td></tr>
<tr class="separator:gabb23e8a3c2914e3e8ec66acca0be8235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a8d86789a3326b3120bf1e1c1d4252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32a8d86789a3326b3120bf1e1c1d4252"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>__init_hardware</b> (void)</td></tr>
<tr class="separator:ga32a8d86789a3326b3120bf1e1c1d4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95039f54c45f24c1b4ed640fa2f63f11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95039f54c45f24c1b4ed640fa2f63f11"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>PE_low_level_init</b> (void)</td></tr>
<tr class="separator:ga95039f54c45f24c1b4ed640fa2f63f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9b5b981f451cdf47bf43b4f9cc9e03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d9b5b981f451cdf47bf43b4f9cc9e03"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>__attribute__</b> ((section(&quot;.cfmconfig&quot;))) const</td></tr>
<tr class="separator:ga2d9b5b981f451cdf47bf43b4f9cc9e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga326c16dd0db38f80ec48c7727d764481"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga326c16dd0db38f80ec48c7727d764481"></a>
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_reg</b></td></tr>
<tr class="separator:ga326c16dd0db38f80ec48c7727d764481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08ee8b0f642aeef5bbbce3bb4ec1bb28"></a>
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_lock</b> = 0x00U</td></tr>
<tr class="separator:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69281f0e90d16198a5595ed7f471441"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___cpu__module.html#gab69281f0e90d16198a5595ed7f471441">PE_CpuClockConfigurations</a> [CPU_CLOCK_CONFIG_NUMBER]</td></tr>
<tr class="separator:gab69281f0e90d16198a5595ed7f471441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17baaa5ab2c8895394c51a01248c5195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17baaa5ab2c8895394c51a01248c5195"></a>
const <a class="el" href="structt_vector_table.html">tVectorTable</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__vect_table</b></td></tr>
<tr class="separator:ga17baaa5ab2c8895394c51a01248c5195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326c16dd0db38f80ec48c7727d764481"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga326c16dd0db38f80ec48c7727d764481"></a>
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_reg</b></td></tr>
<tr class="separator:ga326c16dd0db38f80ec48c7727d764481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08ee8b0f642aeef5bbbce3bb4ec1bb28"></a>
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_lock</b></td></tr>
<tr class="separator:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="gab69281f0e90d16198a5595ed7f471441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a> PE_CpuClockConfigurations[CPU_CLOCK_CONFIG_NUMBER]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The array of clock configurations (frequencies) configured in configured clock configurations of the CPU component. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Jun 27 2018 10:10:07 for Lab1 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
