$comment
	File created using the following command:
		vcd file River.msim.vcd -direction
$end
$date
	Mon Feb 20 20:28:50 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module river_vhd_vec_tst $end
$var wire 1 ! Crash $end
$var wire 1 " D [3] $end
$var wire 1 # D [2] $end
$var wire 1 $ D [1] $end
$var wire 1 % D [0] $end
$var wire 1 & Enter $end
$var wire 1 ' Fail $end
$var wire 1 ( RESET $end
$var wire 1 ) Win $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_Enter $end
$var wire 1 4 ww_RESET $end
$var wire 1 5 ww_D [3] $end
$var wire 1 6 ww_D [2] $end
$var wire 1 7 ww_D [1] $end
$var wire 1 8 ww_D [0] $end
$var wire 1 9 ww_Win $end
$var wire 1 : ww_Fail $end
$var wire 1 ; ww_Crash $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 = \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 ? \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 A \RESET~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 B \RESET~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 C \RESET~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 D \RESET~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 E \Enter~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 F \Enter~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 G \Enter~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 H \Enter~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 I \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 J \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 K \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 L \Win~output_o\ $end
$var wire 1 M \Fail~output_o\ $end
$var wire 1 N \Crash~output_o\ $end
$var wire 1 O \Enter~input_o\ $end
$var wire 1 P \Enter~inputclkctrl_outclk\ $end
$var wire 1 Q \D[3]~input_o\ $end
$var wire 1 R \D[0]~input_o\ $end
$var wire 1 S \D[2]~input_o\ $end
$var wire 1 T \D[1]~input_o\ $end
$var wire 1 U \_~0_combout\ $end
$var wire 1 V \_~3_combout\ $end
$var wire 1 W \_~2_combout\ $end
$var wire 1 X \S0~feeder_combout\ $end
$var wire 1 Y \RESET~input_o\ $end
$var wire 1 Z \RESET~inputclkctrl_outclk\ $end
$var wire 1 [ \S0~q\ $end
$var wire 1 \ \_~7_combout\ $end
$var wire 1 ] \V0~q\ $end
$var wire 1 ^ \S1~0_combout\ $end
$var wire 1 _ \S1~q\ $end
$var wire 1 ` \_~1_combout\ $end
$var wire 1 a \_~4_combout\ $end
$var wire 1 b \V1~q\ $end
$var wire 1 c \S2~0_combout\ $end
$var wire 1 d \S2~q\ $end
$var wire 1 e \_~8_combout\ $end
$var wire 1 f \V2~q\ $end
$var wire 1 g \S3~0_combout\ $end
$var wire 1 h \S3~q\ $end
$var wire 1 i \_~5_combout\ $end
$var wire 1 j \V3~q\ $end
$var wire 1 k \S4~0_combout\ $end
$var wire 1 l \S4~q\ $end
$var wire 1 m \_~9_combout\ $end
$var wire 1 n \V4~q\ $end
$var wire 1 o \S5~0_combout\ $end
$var wire 1 p \S5~q\ $end
$var wire 1 q \_~6_combout\ $end
$var wire 1 r \V5~q\ $end
$var wire 1 s \S6~0_combout\ $end
$var wire 1 t \S6~q\ $end
$var wire 1 u \_~10_combout\ $end
$var wire 1 v \V6~q\ $end
$var wire 1 w \S7~0_combout\ $end
$var wire 1 x \S7~q\ $end
$var wire 1 y \V7~0_combout\ $end
$var wire 1 z \Crash~0_combout\ $end
$var wire 1 { \V7~1_combout\ $end
$var wire 1 | \V7~2_combout\ $end
$var wire 1 } \V7~q\ $end
$var wire 1 ~ \Crash~1_combout\ $end
$var wire 1 !! \ALT_INV_RESET~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
0'
x(
0)
0*
1+
x,
1-
1.
1/
10
11
12
03
x4
09
0:
0;
0I
zJ
zK
0L
0M
0N
0O
0P
1Q
1R
0S
0T
1U
0V
0W
1X
xY
xZ
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
1z
0{
0|
0}
0~
x!!
1"
0#
0$
1%
15
06
07
18
1E
1F
1G
0H
1A
1B
1C
xD
0<
0=
0>
0?
0@
$end
#50000
1&
13
1O
1H
1P
1[
1_
1a
0^
#100000
0&
1$
0%
03
08
17
1T
0R
0O
0H
0U
1`
0a
1c
0P
#150000
1&
13
1O
1H
1P
0_
1d
1e
0c
#200000
0&
0$
1%
03
18
07
0T
1R
0O
0H
1U
0`
0e
1g
0P
#250000
1&
13
1O
1H
1P
0d
1h
1i
0g
#300000
0&
0%
1#
03
08
16
1S
0R
0O
0H
0U
1W
0i
1k
0P
#350000
1&
13
1O
1H
1P
0h
1l
1m
0k
#400000
0&
1%
0#
03
18
06
0S
1R
0O
0H
1U
0W
0m
1o
0P
#450000
1&
13
1O
1H
1P
0l
1p
1q
0o
#500000
0&
03
0O
0H
0P
#550000
1&
13
1O
1H
1P
0p
1r
1{
1~
0q
1N
1|
1;
1!
#600000
0&
0%
1#
1$
0"
03
08
17
16
05
0Q
1S
1T
0R
0O
0H
0U
0P
#650000
1&
13
1O
1H
1P
0r
1}
1M
0{
0~
1:
0N
1'
0;
0!
#700000
0&
03
0O
0H
0P
#750000
1&
13
1O
1H
1P
#800000
0&
1%
0#
0$
1"
03
18
07
06
15
1Q
0S
0T
1R
0O
0H
1U
0P
#850000
1&
13
1O
1H
1P
#900000
0&
03
0O
0H
0P
#950000
1&
13
1O
1H
1P
#1000000
