
*** Running vivado
    with args -log FPU_Add_Subtract_Function.vds -m64 -mode batch -messageDb vivado.pb -notrace -source FPU_Add_Subtract_Function.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source FPU_Add_Subtract_Function.tcl -notrace
Command: synth_design -top FPU_Add_Subtract_Function -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.879 ; gain = 170.668 ; free physical = 366 ; free virtual = 1671
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPU_Add_Subtract_Function' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/FPU_Add_Subtract_Function.v:21]
	Parameter W bound to: 32 - type: integer 
	Parameter W_Exp bound to: 8 - type: integer 
	Parameter W_Sgf bound to: 23 - type: integer 
	Parameter S_Exp bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FSM_Add_Subtract' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/FSM_Add_Subtract.v:21]
	Parameter zero bound to: 6'b000000 
	Parameter load_oper bound to: 6'b000001 
	Parameter off_load_oper bound to: 6'b000010 
	Parameter zero_info_state_a bound to: 6'b000011 
	Parameter zero_info_state_b bound to: 6'b000100 
	Parameter load_swap bound to: 6'b000101 
	Parameter off_load_swap bound to: 6'b000110 
	Parameter load_op_m_M bound to: 6'b000111 
	Parameter off_load_op_m_M bound to: 6'b001000 
	Parameter load_diff_exp bound to: 6'b001001 
	Parameter off_load_diff_exp bound to: 6'b001010 
	Parameter load_norm_sgfm bound to: 6'b001011 
	Parameter off_load_norm_sgfm bound to: 6'b001100 
	Parameter sgf_add_sub bound to: 6'b001101 
	Parameter off_sgf_add_sub bound to: 6'b001110 
	Parameter norm_sgf_r bound to: 6'b001111 
	Parameter norm_sgf_r_a bound to: 6'b010000 
	Parameter norm_sgf_r_b bound to: 6'b010010 
	Parameter norm_sgf_r_c bound to: 6'b010001 
	Parameter norm_sgf_r_d bound to: 6'b010011 
	Parameter norm_sgf_r_e bound to: 6'b011101 
	Parameter norm_sgf_r_f bound to: 6'b011011 
	Parameter norm_sgf_r_g bound to: 6'b011100 
	Parameter exp_update bound to: 6'b010100 
	Parameter exp_update_a bound to: 6'b010101 
	Parameter exp_update_b bound to: 6'b010110 
	Parameter exp_update_c bound to: 6'b010111 
	Parameter except_hand bound to: 6'b011000 
	Parameter except_hand_a bound to: 6'b011001 
	Parameter except_hand_b bound to: 6'b011010 
	Parameter round_sgf_r bound to: 6'b011110 
	Parameter round_sgf_r_a bound to: 6'b011111 
	Parameter round_sgf_r_b bound to: 6'b100000 
	Parameter round_sgf_r_c bound to: 6'b100001 
	Parameter round_sgf_r_d bound to: 6'b100010 
	Parameter overflow_post_round bound to: 6'b100011 
	Parameter overflow_post_round_a bound to: 6'b100100 
	Parameter overflow_post_round_b bound to: 6'b100101 
	Parameter overflow_post_round_c bound to: 6'b100110 
	Parameter final_result_a bound to: 6'b100111 
	Parameter final_result_a_a bound to: 6'b101000 
	Parameter final_result_a_b bound to: 6'b101001 
	Parameter final_result_a_c bound to: 6'b101010 
	Parameter final_result_b bound to: 6'b101011 
	Parameter final_result_b_a bound to: 6'b101100 
	Parameter final_result_c bound to: 6'b101101 
	Parameter final_result_d bound to: 6'b101110 
	Parameter final_result_d_a bound to: 6'b101111 
	Parameter final_result_d_b bound to: 6'b110000 
INFO: [Synth 8-155] case statement is not full and has no default [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/FSM_Add_Subtract.v:295]
INFO: [Synth 8-256] done synthesizing module 'FSM_Add_Subtract' (1#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/FSM_Add_Subtract.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd' (2#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'First_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/First_Phase.v:24]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized0' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized0' (2#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized1' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized1' (2#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Greater_Comparator' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Greater_Comparator.v:21]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Greater_Comparator' (3#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Greater_Comparator.v:21]
INFO: [Synth 8-638] synthesizing module 'Invert_Sign' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Invert_Sign.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Invert_Sign' (4#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Invert_Sign.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized2' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized2' (4#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC' (5#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized3' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized3' (5#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized4' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized4' (5#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'First_Phase' (6#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/First_Phase.v:24]
INFO: [Synth 8-638] synthesizing module 'Zero_InfAdd_Unit' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Zero_InfAdd_Unit.v:27]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Comparator_Equal' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Comparator_Equal.v:26]
	Parameter S bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_Equal' (7#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Comparator_Equal.v:26]
INFO: [Synth 8-638] synthesizing module 'Zero_AS_Decoder' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Zero_Decoder.v:21]
INFO: [Synth 8-256] done synthesizing module 'Zero_AS_Decoder' (8#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Zero_Decoder.v:21]
INFO: [Synth 8-256] done synthesizing module 'Zero_InfAdd_Unit' (9#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Zero_InfAdd_Unit.v:27]
INFO: [Synth 8-638] synthesizing module 'Second_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Second_Phase.v:24]
	Parameter W_Exp bound to: 8 - type: integer 
	Parameter W_Sgf bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_subtract' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_subtract.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_subtract' (10#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_subtract.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized5' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized5' (10#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Shift_Module_Param' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Shift_Module_Param.v:21]
	Parameter W_Sgf bound to: 23 - type: integer 
	Parameter W_Exp bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Shift_Module_Param' (11#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Shift_Module_Param.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized6' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized6' (11#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Second_Phase' (12#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Second_Phase.v:24]
INFO: [Synth 8-638] synthesizing module 'Third_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Third_Phase.v:21]
	Parameter W_Sgf bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Comparator_Equal__parameterized0' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Comparator_Equal.v:26]
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_Equal__parameterized0' (12#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Comparator_Equal.v:26]
INFO: [Synth 8-638] synthesizing module 'add_sub_carry_out' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_sub_carry_out.v:23]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub_carry_out' (13#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_sub_carry_out.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized7' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized7' (13#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Third_Phase' (14#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Third_Phase.v:21]
INFO: [Synth 8-638] synthesizing module 'Fourth_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Fourth_Phase.v:24]
	Parameter W_Sgf bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized0' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
	Parameter W bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized0' (14#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Universal_Shift_Register' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Universal_Shift_Register.v:21]
	Parameter W bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Universal_Shift_Register' (15#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Universal_Shift_Register.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized8' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized8' (15#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Fourth_Phase' (16#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Fourth_Phase.v:24]
INFO: [Synth 8-638] synthesizing module 'Fifth_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Fifth_Phase.v:21]
	Parameter W_Exp bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized1' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized1' (16#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized9' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized9' (16#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized10' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized10' (16#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized2' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized2' (16#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized11' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized11' (16#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Fifth_Phase' (17#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Fifth_Phase.v:21]
INFO: [Synth 8-638] synthesizing module 'Sixth_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Sixth_Phase.v:21]
	Parameter W_Exp bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Greater_Comparator__parameterized0' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Greater_Comparator.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Greater_Comparator__parameterized0' (17#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Greater_Comparator.v:21]
INFO: [Synth 8-638] synthesizing module 'Comparator_Less' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Comparator_Less.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_Less' (18#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Comparator_Less.v:21]
INFO: [Synth 8-256] done synthesizing module 'Sixth_Phase' (19#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Sixth_Phase.v:21]
INFO: [Synth 8-638] synthesizing module 'Seventh_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Seventh_Phase.v:21]
	Parameter W_Sgf bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Decoder_4_1' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Decoder_4_1.v:21]
INFO: [Synth 8-256] done synthesizing module 'Decoder_4_1' (20#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Decoder_4_1.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized12' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized12' (20#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'add_sub_carry_out__parameterized0' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_sub_carry_out.v:23]
	Parameter W bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub_carry_out__parameterized0' (20#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_sub_carry_out.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized3' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized3' (20#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized13' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized13' (20#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Seventh_Phase' (21#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Seventh_Phase.v:21]
INFO: [Synth 8-638] synthesizing module 'Eight_N_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Eight_N_Phase.v:21]
	Parameter W_Sgf bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized4' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
	Parameter W bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized4' (21#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized14' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized14' (21#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Eight_N_Phase' (22#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Eight_N_Phase.v:21]
INFO: [Synth 8-638] synthesizing module 'Eight_NE_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Eight_NE_Phase.v:21]
	Parameter W_Exp bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized15' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized15' (22#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized5' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized5' (22#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Greater_Comparator__parameterized1' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Greater_Comparator.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Greater_Comparator__parameterized1' (22#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Greater_Comparator.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized16' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized16' (22#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Eight_NE_Phase' (23#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Eight_NE_Phase.v:21]
INFO: [Synth 8-638] synthesizing module 'Tenth_Phase' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Tenth_Phase.v:21]
	Parameter W bound to: 32 - type: integer 
	Parameter W_Exp bound to: 8 - type: integer 
	Parameter W_Sgf bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized6' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized6' (23#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized17' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized17' (23#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized18' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized18' (23#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Tenth_Phase' (24#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/Tenth_Phase.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU_Add_Subtract_Function' (25#1) [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/FPU_Add_Subtract_Function.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.262 ; gain = 210.051 ; free physical = 323 ; free virtual = 1630
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1054.262 ; gain = 210.051 ; free physical = 321 ; free virtual = 1630
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/Proyecto_version_inicial_Diego/Iteracion 1/Iteracion 1.srcs/constrs_1/new/time_constrains.xdc]
Finished Parsing XDC File [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/Proyecto_version_inicial_Diego/Iteracion 1/Iteracion 1.srcs/constrs_1/new/time_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1357.699 ; gain = 0.000 ; free physical = 127 ; free virtual = 1451
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10839 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1357.703 ; gain = 513.492 ; free physical = 125 ; free virtual = 1448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1357.703 ; gain = 513.492 ; free physical = 125 ; free virtual = 1448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1357.703 ; gain = 513.492 ; free physical = 125 ; free virtual = 1448
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'FSM_Add_Subtract'
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rst_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_10_P_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_10_P_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "selector_4_P" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_subtract.v:31]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_sub_carry_out.v:33]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/add_sub_carry_out.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                           000000 |                           000000
               load_oper |                           000001 |                           000001
           off_load_oper |                           000010 |                           000010
       zero_info_state_a |                           000011 |                           000011
       zero_info_state_b |                           000100 |                           000100
               load_swap |                           000101 |                           000101
           off_load_swap |                           000110 |                           000110
             load_op_m_M |                           000111 |                           000111
         off_load_op_m_M |                           001000 |                           001000
           load_diff_exp |                           001001 |                           001001
       off_load_diff_exp |                           001010 |                           001010
          load_norm_sgfm |                           001011 |                           001011
      off_load_norm_sgfm |                           001100 |                           001100
             sgf_add_sub |                           001101 |                           001101
         off_sgf_add_sub |                           001110 |                           001110
              norm_sgf_r |                           001111 |                           001111
            norm_sgf_r_a |                           010000 |                           010000
            norm_sgf_r_c |                           010001 |                           010001
            norm_sgf_r_b |                           010010 |                           010010
            norm_sgf_r_d |                           010011 |                           010011
              exp_update |                           010100 |                           010100
            exp_update_a |                           010101 |                           010101
            exp_update_b |                           010110 |                           010110
            exp_update_c |                           010111 |                           010111
             except_hand |                           011000 |                           011000
           except_hand_a |                           011001 |                           011001
           except_hand_b |                           011010 |                           011010
          final_result_b |                           011011 |                           101011
        final_result_b_a |                           011100 |                           101100
            norm_sgf_r_f |                           011101 |                           011011
            norm_sgf_r_g |                           011110 |                           011100
            norm_sgf_r_e |                           011111 |                           011101
             round_sgf_r |                           100000 |                           011110
           round_sgf_r_a |                           100001 |                           011111
           round_sgf_r_b |                           100010 |                           100000
           round_sgf_r_c |                           100011 |                           100001
           round_sgf_r_d |                           100100 |                           100010
     overflow_post_round |                           100101 |                           100011
   overflow_post_round_a |                           100110 |                           100100
   overflow_post_round_b |                           100111 |                           100101
   overflow_post_round_c |                           101000 |                           100110
          final_result_c |                           101001 |                           101101
          final_result_a |                           101010 |                           100111
        final_result_a_a |                           101011 |                           101000
        final_result_a_b |                           101100 |                           101001
          final_result_d |                           101101 |                           101110
        final_result_d_a |                           101110 |                           101111
        final_result_d_b |                           101111 |                           110000
        final_result_a_c |                           110000 |                           101010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'FSM_Add_Subtract'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1357.703 ; gain = 513.492 ; free physical = 104 ; free virtual = 1428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  55 Input      6 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM_Add_Subtract 
Detailed RTL Component Info : 
+---Muxes : 
	  55 Input      6 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 28    
Module RegisterAdd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RegisterAdd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegisterAdd__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Invert_Sign 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegisterAdd__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Multiplexer_AC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegisterAdd__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegisterAdd__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Zero_AS_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module add_subtract 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module RegisterAdd__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module RegisterAdd__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module add_sub_carry_out 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module RegisterAdd__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module Multiplexer_AC__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module Universal_Shift_Register 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module RegisterAdd__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module Multiplexer_AC__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module RegisterAdd__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module RegisterAdd__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Multiplexer_AC__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module RegisterAdd__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module RegisterAdd__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module add_sub_carry_out__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module RegisterAdd__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module Multiplexer_AC__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module RegisterAdd__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module RegisterAdd__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Multiplexer_AC__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module RegisterAdd__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Multiplexer_AC__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module RegisterAdd__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegisterAdd__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 104 ; free virtual = 1428
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Sel_5_P/Q_reg[0:0]' into 'Sel_4_P/Q_reg[0:0]' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:33]
INFO: [Synth 8-4471] merging register 'Sel_5_P_exp/Q_reg[0:0]' into 'Sel_4_P/Q_reg[0:0]' [/media/francis/Acer/Users/Francis/Documents/GitHub/Proyecto_De_Graduacion/RTL/RegisterAdd.v:33]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 100 ; free virtual = 1423
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 100 ; free virtual = 1423

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+------------+---------------+----------------+
|Module Name               | RTL Object | Depth x Width | Implemented As | 
+--------------------------+------------+---------------+----------------+
|Decoder_4_1               | rom        | 32x1          | LUT            | 
|FPU_Add_Subtract_Function | rom        | 32x1          | LUT            | 
+--------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 90 ; free virtual = 1416
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 90 ; free virtual = 1416

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 50 ; free virtual = 1383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 39 ; free virtual = 1371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |    32|
|4     |LUT2   |    51|
|5     |LUT3   |   163|
|6     |LUT4   |    66|
|7     |LUT5   |    30|
|8     |LUT6   |   142|
|9     |MUXF7  |     4|
|10    |FDCE   |   467|
|11    |IBUF   |    71|
|12    |OBUF   |    35|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------------+------+
|      |Instance                             |Module                            |Cells |
+------+-------------------------------------+----------------------------------+------+
|1     |top                                  |                                  |  1087|
|2     |  Add_Sub_Significands               |Third_Phase                       |    27|
|3     |    R_Sgf                            |RegisterAdd__parameterized7       |    27|
|4     |  FS_Module                          |FSM_Add_Subtract                  |    94|
|5     |  First_Und_Ov_Search                |Sixth_Phase                       |     3|
|6     |    R_Overflow                       |RegisterAdd_10                    |     2|
|7     |    R_Underflow                      |RegisterAdd_11                    |     1|
|8     |  Fourth_Module                      |Fourth_Phase                      |    84|
|9     |    SgfRegister_F                    |RegisterAdd__parameterized8       |    28|
|10    |    SgfShift                         |Universal_Shift_Register          |    56|
|11    |  Normalization_Smallest_Significand |Second_Phase                      |   117|
|12    |    ESRegister                       |RegisterAdd__parameterized5       |    90|
|13    |    SGFmRegister                     |RegisterAdd__parameterized6       |    27|
|14    |  Operands_Classification            |First_Phase                       |   354|
|15    |    DY_Inv                           |Invert_Sign                       |     1|
|16    |    Dir_M                            |Multiplexer_AC_8                  |    32|
|17    |    Dir_m                            |Multiplexer_AC_9                  |    32|
|18    |    ASRegister                       |RegisterAdd_6                     |     1|
|19    |    CMPRegister                      |RegisterAdd_7                     |     1|
|20    |    DMC                              |RegisterAdd__parameterized3       |    89|
|21    |    DYP                              |RegisterAdd__parameterized2       |    32|
|22    |    DmC                              |RegisterAdd__parameterized4       |    51|
|23    |    XRegister                        |RegisterAdd__parameterized0       |    81|
|24    |    YRegister                        |RegisterAdd__parameterized1       |    34|
|25    |  Round_Resultant_Significand        |Seventh_Phase                     |    79|
|26    |    Round_Adder                      |add_sub_carry_out__parameterized0 |     7|
|27    |    Round_Sgf_N                      |RegisterAdd__parameterized12      |    47|
|28    |    Sgf_Ready_Reg                    |RegisterAdd__parameterized13      |    25|
|29    |  Sel_10_P_a                         |RegisterAdd                       |     1|
|30    |  Sel_10_P_b                         |RegisterAdd_0                     |    24|
|31    |  Sel_4_P                            |RegisterAdd_1                     |     1|
|32    |  Select_Final_Exponent              |Eight_NE_Phase                    |    27|
|33    |    exp_fp_reg                       |RegisterAdd__parameterized16      |     8|
|34    |    exp_u_register                   |RegisterAdd__parameterized15      |    18|
|35    |    overflow_am                      |RegisterAdd_5                     |     1|
|36    |  Select_Final_Significand           |Eight_N_Phase                     |    48|
|37    |    Dir_Sgf_iee                      |Multiplexer_AC__parameterized4    |    23|
|38    |    Exp_na_Reg                       |RegisterAdd_4                     |     2|
|39    |    Sgf_ieee_Register                |RegisterAdd__parameterized14      |    23|
|40    |  Tenth_Module                       |Tenth_Phase                       |    73|
|41    |    Cresult_Reg                      |RegisterAdd__parameterized17      |    32|
|42    |    Final_Result_IEEE                |RegisterAdd__parameterized18      |    32|
|43    |    Final_Result_Mux_Reg             |Multiplexer_AC                    |     9|
|44    |  Update_Exponent_First_Time         |Fifth_Phase                       |    37|
|45    |    Exp_F_ieee                       |RegisterAdd__parameterized11      |     8|
|46    |    RExp                             |RegisterAdd__parameterized9       |     9|
|47    |    UExp                             |RegisterAdd__parameterized10      |    20|
|48    |  Zero_Except_Module                 |Zero_InfAdd_Unit                  |     1|
|49    |    Zero_Info_Register               |RegisterAdd_3                     |     1|
|50    |  as_5_P_Reg                         |RegisterAdd_2                     |    10|
+------+-------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1357.707 ; gain = 84.391 ; free physical = 35 ; free virtual = 1361
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1357.707 ; gain = 513.496 ; free physical = 35 ; free virtual = 1361
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1357.707 ; gain = 442.160 ; free physical = 35 ; free virtual = 1361
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1389.719 ; gain = 0.000 ; free physical = 43 ; free virtual = 1360
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 09:25:07 2016...
