// Seed: 204064377
module module_0 ();
  logic id_1;
endmodule
program module_1 (
    output wire id_0,
    input wand id_1,
    input tri0 id_2,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output uwire id_7,
    output wire id_8,
    output wand id_9,
    output tri id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input supply0 id_16
    , id_20,
    input wand id_17,
    input tri0 id_18
);
  logic id_21;
  id_22 :
  assert property (@(negedge id_11) 1)
  else id_22 <= 1;
  module_0 modCall_1 ();
  wire id_23 = id_22;
  wire id_24;
endprogram
