

================================================================
== Vitis HLS Report for 'decision_function_36'
================================================================
* Date:           Thu Jan 23 13:48:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.219 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read1214 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 6 'read' 'p_read1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read1113 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 7 'read' 'p_read1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read1012 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 8 'read' 'p_read1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read911 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read810 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read79 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read68 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read57 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read46 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read35 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read24 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read13 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read13, i18 184174" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_947 = icmp_slt  i18 %p_read46, i18 362" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_947' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_948 = icmp_slt  i18 %p_read35, i18 20777" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_948' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_949 = icmp_slt  i18 %p_read24, i18 261163" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_949' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_950 = icmp_slt  i18 %p_read68, i18 260035" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_950' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_951 = icmp_slt  i18 %p_read810, i18 745" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_951' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read1113, i32 17" [firmware/BDT.h:86]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_953 = icmp_slt  i18 %p_read911, i18 11" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_953' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_954 = icmp_slt  i18 %p_read1012, i18 36847" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_954' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_955 = icmp_slt  i18 %p_read79, i18 60" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_955' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_956 = icmp_slt  i18 %p_read1214, i18 109057" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_956' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_957 = icmp_slt  i18 %p_read57, i18 633" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_957' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 30 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102 = and i1 %icmp_ln86_947, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 31 'and' 'and_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%xor_ln104_454 = xor i1 %icmp_ln86_947, i1 1" [firmware/BDT.h:104]   --->   Operation 32 'xor' 'xor_ln104_454' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln104 = and i1 %xor_ln104_454, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 33 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%and_ln102_910 = and i1 %icmp_ln86_948, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 34 'and' 'and_ln102_910' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_911 = and i1 %icmp_ln86_949, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 35 'and' 'and_ln102_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_186)   --->   "%xor_ln104_456 = xor i1 %icmp_ln86_949, i1 1" [firmware/BDT.h:104]   --->   Operation 36 'xor' 'xor_ln104_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_186 = and i1 %and_ln104, i1 %xor_ln104_456" [firmware/BDT.h:104]   --->   Operation 37 'and' 'and_ln104_186' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102, i1 %and_ln102_911" [firmware/BDT.h:117]   --->   Operation 38 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_185)   --->   "%xor_ln104_455 = xor i1 %icmp_ln86_948, i1 1" [firmware/BDT.h:104]   --->   Operation 39 'xor' 'xor_ln104_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_185 = and i1 %icmp_ln86, i1 %xor_ln104_455" [firmware/BDT.h:104]   --->   Operation 40 'and' 'and_ln104_185' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns)   --->   "%and_ln102_912 = and i1 %icmp_ln86_950, i1 %and_ln102_910" [firmware/BDT.h:102]   --->   Operation 41 'and' 'and_ln102_912' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns)   --->   "%and_ln102_913 = and i1 %icmp_ln86_951, i1 %and_ln104_185" [firmware/BDT.h:102]   --->   Operation 42 'and' 'and_ln102_913' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_867)   --->   "%and_ln102_914 = and i1 %tmp, i1 %and_ln104_186" [firmware/BDT.h:102]   --->   Operation 43 'and' 'and_ln102_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_919)   --->   "%and_ln102_915 = and i1 %icmp_ln86_953, i1 %and_ln102_912" [firmware/BDT.h:102]   --->   Operation 44 'and' 'and_ln102_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_917)   --->   "%or_ln117_877 = or i1 %icmp_ln86, i1 %xor_ln104_454" [firmware/BDT.h:117]   --->   Operation 45 'or' 'or_ln117_877' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_917)   --->   "%zext_ln117 = zext i1 %or_ln117_877" [firmware/BDT.h:117]   --->   Operation 46 'zext' 'zext_ln117' <Predicate = (or_ln117)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_867 = or i1 %or_ln117, i1 %and_ln102_914" [firmware/BDT.h:117]   --->   Operation 47 'or' 'or_ln117_867' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_917)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 48 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_919)   --->   "%or_ln117_868 = or i1 %or_ln117_867, i1 %and_ln102_915" [firmware/BDT.h:117]   --->   Operation 49 'or' 'or_ln117_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_917 = select i1 %or_ln117_867, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 50 'select' 'select_ln117_917' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_919)   --->   "%zext_ln117_105 = zext i2 %select_ln117_917" [firmware/BDT.h:117]   --->   Operation 51 'zext' 'zext_ln117_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.97ns)   --->   "%or_ln117_869 = or i1 %or_ln117_867, i1 %and_ln102_912" [firmware/BDT.h:117]   --->   Operation 52 'or' 'or_ln117_869' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_919)   --->   "%select_ln117_918 = select i1 %or_ln117_868, i3 %zext_ln117_105, i3 4" [firmware/BDT.h:117]   --->   Operation 53 'select' 'select_ln117_918' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_919 = select i1 %or_ln117_869, i3 %select_ln117_918, i3 5" [firmware/BDT.h:117]   --->   Operation 54 'select' 'select_ln117_919' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.97ns)   --->   "%or_ln117_871 = or i1 %or_ln117_867, i1 %and_ln102_910" [firmware/BDT.h:117]   --->   Operation 55 'or' 'or_ln117_871' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns)   --->   "%or_ln117_875 = or i1 %or_ln117_867, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 56 'or' 'or_ln117_875' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.21>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_921)   --->   "%xor_ln104_457 = xor i1 %icmp_ln86_950, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_457' <Predicate = (or_ln117_871 & or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_925)   --->   "%xor_ln104_458 = xor i1 %icmp_ln86_951, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_458' <Predicate = (or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_921)   --->   "%and_ln102_920 = and i1 %icmp_ln86_954, i1 %xor_ln104_457" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_920' <Predicate = (or_ln117_871 & or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_921)   --->   "%and_ln102_916 = and i1 %and_ln102_920, i1 %and_ln102_910" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_916' <Predicate = (or_ln117_871 & or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_923)   --->   "%and_ln102_917 = and i1 %icmp_ln86_955, i1 %and_ln102_913" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_917' <Predicate = (or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_925)   --->   "%and_ln102_921 = and i1 %icmp_ln86_956, i1 %xor_ln104_458" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_921' <Predicate = (or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_925)   --->   "%and_ln102_918 = and i1 %and_ln102_921, i1 %and_ln104_185" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_918' <Predicate = (or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_921)   --->   "%or_ln117_870 = or i1 %or_ln117_869, i1 %and_ln102_916" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117_870' <Predicate = (or_ln117_871 & or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_921)   --->   "%select_ln117_920 = select i1 %or_ln117_870, i3 %select_ln117_919, i3 6" [firmware/BDT.h:117]   --->   Operation 65 'select' 'select_ln117_920' <Predicate = (or_ln117_871 & or_ln117_875)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_923)   --->   "%or_ln117_872 = or i1 %or_ln117_871, i1 %and_ln102_917" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117_872' <Predicate = (or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_921 = select i1 %or_ln117_871, i3 %select_ln117_920, i3 7" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117_921' <Predicate = (or_ln117_875)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_923)   --->   "%zext_ln117_106 = zext i3 %select_ln117_921" [firmware/BDT.h:117]   --->   Operation 68 'zext' 'zext_ln117_106' <Predicate = (or_ln117_875)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.97ns)   --->   "%or_ln117_873 = or i1 %or_ln117_871, i1 %and_ln102_913" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_873' <Predicate = (or_ln117_875)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_923)   --->   "%select_ln117_922 = select i1 %or_ln117_872, i4 %zext_ln117_106, i4 8" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117_922' <Predicate = (or_ln117_875)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_925)   --->   "%or_ln117_874 = or i1 %or_ln117_873, i1 %and_ln102_918" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_874' <Predicate = (or_ln117_875)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_923 = select i1 %or_ln117_873, i4 %select_ln117_922, i4 9" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_923' <Predicate = (or_ln117_875)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_925)   --->   "%select_ln117_924 = select i1 %or_ln117_874, i4 %select_ln117_923, i4 10" [firmware/BDT.h:117]   --->   Operation 73 'select' 'select_ln117_924' <Predicate = (or_ln117_875)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_925)   --->   "%zext_ln117_107 = zext i4 %select_ln117_924" [firmware/BDT.h:117]   --->   Operation 74 'zext' 'zext_ln117_107' <Predicate = (or_ln117_875)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_925 = select i1 %or_ln117_875, i5 %zext_ln117_107, i5 19" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_925' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.60>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 76 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_459 = xor i1 %tmp, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_922 = and i1 %icmp_ln86_957, i1 %xor_ln104_459" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_919 = and i1 %and_ln102_922, i1 %and_ln104_186" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_876 = or i1 %or_ln117_875, i1 %and_ln102_919" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_926 = select i1 %or_ln117_876, i5 %select_ln117_925, i5 20" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_926' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (2.60ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.13i12.i12.i5, i5 0, i12 413, i5 1, i12 177, i5 2, i12 2, i5 3, i12 3955, i5 4, i12 4077, i5 5, i12 4088, i5 6, i12 74, i5 7, i12 1585, i5 8, i12 4078, i5 9, i12 83, i5 10, i12 3881, i5 19, i12 3877, i5 20, i12 3538, i12 0, i5 %select_ln117_926" [firmware/BDT.h:118]   --->   Operation 82 'sparsemux' 'agg_result' <Predicate = true> <Delay = 2.60> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 83 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.136ns
The critical path consists of the following:
	wire read operation ('p_read13', firmware/BDT.h:86) on port 'p_read1' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [26]  (2.136 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [38]  (0.978 ns)
	'and' operation 1 bit ('and_ln104', firmware/BDT.h:104) [41]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_186', firmware/BDT.h:104) [47]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_914', firmware/BDT.h:102) [52]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_867', firmware/BDT.h:117) [65]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_917', firmware/BDT.h:117) [68]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_918', firmware/BDT.h:117) [71]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_919', firmware/BDT.h:117) [73]  (0.980 ns)

 <State 4>: 3.219ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_457', firmware/BDT.h:104) [49]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_920', firmware/BDT.h:102) [55]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_916', firmware/BDT.h:102) [56]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_870', firmware/BDT.h:117) [72]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_920', firmware/BDT.h:117) [75]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_921', firmware/BDT.h:117) [77]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_922', firmware/BDT.h:117) [80]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_923', firmware/BDT.h:117) [82]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_924', firmware/BDT.h:117) [84]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_925', firmware/BDT.h:117) [87]  (1.215 ns)

 <State 5>: 2.602ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_459', firmware/BDT.h:104) [53]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_922', firmware/BDT.h:102) [60]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_919', firmware/BDT.h:102) [61]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_876', firmware/BDT.h:117) [86]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_926', firmware/BDT.h:117) [88]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [89]  (2.602 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
