<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1056" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1056{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1056{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1056{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1056{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1056{left:96px;bottom:1038px;letter-spacing:0.14px;}
#t6_1056{left:178px;bottom:1038px;letter-spacing:0.1px;word-spacing:0.04px;}
#t7_1056{left:96px;bottom:1003px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t8_1056{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t9_1056{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ta_1056{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_1056{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tc_1056{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.47px;}
#td_1056{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.47px;}
#te_1056{left:96px;bottom:853px;letter-spacing:0.06px;word-spacing:-0.38px;}
#tf_1056{left:96px;bottom:818px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tg_1056{left:96px;bottom:779px;}
#th_1056{left:177px;bottom:779px;letter-spacing:0.15px;word-spacing:0.02px;}
#ti_1056{left:96px;bottom:743px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tj_1056{left:96px;bottom:722px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tk_1056{left:96px;bottom:701px;letter-spacing:0.12px;word-spacing:-1.02px;}
#tl_1056{left:96px;bottom:679px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tm_1056{left:96px;bottom:644px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tn_1056{left:96px;bottom:623px;letter-spacing:0.14px;word-spacing:-0.45px;}
#to_1056{left:96px;bottom:601px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tp_1056{left:96px;bottom:580px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tq_1056{left:96px;bottom:558px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tr_1056{left:96px;bottom:537px;letter-spacing:0.07px;word-spacing:-0.4px;}
#ts_1056{left:96px;bottom:478px;letter-spacing:0.2px;}
#tt_1056{left:192px;bottom:478px;letter-spacing:0.16px;word-spacing:0.08px;}
#tu_1056{left:96px;bottom:442px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tv_1056{left:96px;bottom:421px;letter-spacing:0.06px;word-spacing:-0.4px;}
#tw_1056{left:96px;bottom:400px;letter-spacing:0.13px;word-spacing:-0.4px;}
#tx_1056{left:96px;bottom:365px;letter-spacing:0.09px;word-spacing:-0.43px;}
#ty_1056{left:96px;bottom:343px;letter-spacing:0.09px;word-spacing:-0.67px;}
#tz_1056{left:96px;bottom:322px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t10_1056{left:96px;bottom:300px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t11_1056{left:96px;bottom:265px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t12_1056{left:96px;bottom:244px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t13_1056{left:96px;bottom:222px;letter-spacing:0.13px;word-spacing:-0.94px;}
#t14_1056{left:96px;bottom:201px;letter-spacing:0.12px;}
#t15_1056{left:96px;bottom:166px;letter-spacing:0.09px;word-spacing:-0.96px;}
#t16_1056{left:96px;bottom:144px;letter-spacing:0.11px;word-spacing:-0.57px;}
#t17_1056{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1056{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1056{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1056{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1056{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1056{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_1056{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1056" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1056Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1056" style="-webkit-user-select: none;"><object width="935" height="1210" data="1056/1056.svg" type="image/svg+xml" id="pdf1056" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1056" class="t s1_1056">601 </span><span id="t2_1056" class="t s2_1056">Secure Virtual Machine </span>
<span id="t3_1056" class="t s1_1056">AMD64 Technology </span><span id="t4_1056" class="t s1_1056">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1056" class="t s3_1056">15.35.10 </span><span id="t6_1056" class="t s3_1056">Control Register Write Traps </span>
<span id="t7_1056" class="t s4_1056">The use of CR[0-15]_WRITE intercepts are discouraged for guests that are run with SEV-ES. These </span>
<span id="t8_1056" class="t s4_1056">intercepts occur prior to the control register being modified, and the hypervisor is not able to modify </span>
<span id="t9_1056" class="t s4_1056">the control register itself since the register is located in the encrypted state image. Hypervisors are </span>
<span id="ta_1056" class="t s4_1056">encouraged to use the new CR[0-15]_WRITE_TRAP and EFER_WRITE_TRAP intercept bits </span>
<span id="tb_1056" class="t s4_1056">instead which cause an AE after a control register has been modified. These intercepts enable the </span>
<span id="tc_1056" class="t s4_1056">hypervisor to track the guest mode and verify if desired features are being enabled. When these traps </span>
<span id="td_1056" class="t s4_1056">are taken, the new value of the control register is saved in EXITINFO1. CR write traps are only </span>
<span id="te_1056" class="t s4_1056">supported for SEV-ES guests. </span>
<span id="tf_1056" class="t s4_1056">Note that writes by SEV-ES guests to EFER.SVME are always ignored by hardware. </span>
<span id="tg_1056" class="t s3_1056">15.35.11 </span><span id="th_1056" class="t s3_1056">Interaction with SMI and #MC </span>
<span id="ti_1056" class="t s4_1056">If an SMI occurs while an SEV-ES guest is executing, the platform SMI handler is not immediately </span>
<span id="tj_1056" class="t s4_1056">executed. Instead, the SMI will remain pending and a #VMEXIT(SMI) is generated. The SMI will </span>
<span id="tk_1056" class="t s4_1056">then be taken in hypervisor context after STGI is executed. Note that this behavior occurs regardless of </span>
<span id="tl_1056" class="t s4_1056">the value of the SMI intercept bit in the VMCB. </span>
<span id="tm_1056" class="t s4_1056">In some systems, machine check errors are first delivered as an SMI. If this occurs while an SEV-ES </span>
<span id="tn_1056" class="t s4_1056">guest is executing, #VMEXIT(SMI) will be generated and EXITINFO1[MCREDIR] will be set to 1 </span>
<span id="to_1056" class="t s4_1056">(“SMI Intercept” on page 521). As described above, the SMI will be held pending until STGI is </span>
<span id="tp_1056" class="t s4_1056">executed. After the platform SMI handler executes following STGI, the hypervisor should check the </span>
<span id="tq_1056" class="t s4_1056">MCREDIR bit to determine if the #VMEXIT(SMI) was due to a machine check error in the guest and </span>
<span id="tr_1056" class="t s4_1056">handle it appropriately. </span>
<span id="ts_1056" class="t s5_1056">15.36 </span><span id="tt_1056" class="t s5_1056">Secure Nested Paging (SEV-SNP) </span>
<span id="tu_1056" class="t s4_1056">The SEV-SNP features enable additional protection for encrypted VMs designed to achieve stronger </span>
<span id="tv_1056" class="t s4_1056">isolation from the hypervisor. SEV-SNP is used with the SEV and SEV-ES features described in </span>
<span id="tw_1056" class="t s4_1056">Section 15.34 and Section 15.35 respectively and requires the enablement and use of these features. </span>
<span id="tx_1056" class="t s4_1056">Primarily, SEV-SNP provides integrity protection of VM memory to help prevent hypervisor-based </span>
<span id="ty_1056" class="t s4_1056">attacks that rely on guest data corruption, aliasing, replay, and various other attack vectors. To achieve </span>
<span id="tz_1056" class="t s4_1056">this, a new system-wide data structure called the Reverse Map Table (RMP) is used to perform </span>
<span id="t10_1056" class="t s4_1056">additional security checks on memory access as described in Section 15.36.3. </span>
<span id="t11_1056" class="t s4_1056">In addition to memory protection, SEV-SNP also includes several security features including a new </span>
<span id="t12_1056" class="t s4_1056">Virtual Machine Privilege Level (VMPL) architecture, interrupt injection restrictions, and side- </span>
<span id="t13_1056" class="t s4_1056">channel protection. These features are designed to enable additional use models and enhanced security </span>
<span id="t14_1056" class="t s4_1056">protections. </span>
<span id="t15_1056" class="t s4_1056">While this chapter describes the CPU hardware behavior of SEV-SNP, the technology also requires the </span>
<span id="t16_1056" class="t s4_1056">use of the AMD Secure Processor (AMD-SP) SEV-SNP Application Binary Interface (ABI) to </span>
<span id="t17_1056" class="t s6_1056">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
