

================================================================
== Vitis HLS Report for 'inner_layer_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Mon Mar 18 20:33:25 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      513|  20.000 ns|  5.130 us|    2|  513|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- WEIGHTS_LOOP  |        0|      511|         4|          2|          1|  0 ~ 255|       yes|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    173|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     227|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     227|    255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                         Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |WEIGHTS_U  |inner_layer_Pipeline_WEIGHTS_LOOP_WEIGHTS_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                       |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |NEURONS_MEMBRANE_d0  |         +|   0|  0|  15|           8|           8|
    |add_ln73_fu_160_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln75_fu_145_p2   |         +|   0|  0|   7|           6|           6|
    |sub_ln75_fu_150_p2   |         -|   0|  0|   7|           6|           6|
    |icmp_ln73_fu_136_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 173|         149|          87|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0         |  14|          3|    6|         18|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |weight_index_fu_44                |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  82|         18|   76|        159|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_209                |   6|   0|    6|          0|
    |NEURONS_MEMBRANE_addr_reg_209_pp0_iter1_reg  |   6|   0|    6|          0|
    |WEIGHTS_load_reg_232                         |   8|   0|    8|          0|
    |ap_CS_fsm                                    |   2|   0|    2|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln73_reg_214                            |   1|   0|    1|          0|
    |neuron_index_1_cast_reg_198                  |   6|   0|   64|         58|
    |neuron_state_reg_223                         |   1|   0|    1|          0|
    |sext_ln73_1_cast_reg_193                     |  64|   0|   64|          0|
    |weight_index_1_reg_203                       |  64|   0|   64|          0|
    |weight_index_fu_44                           |  64|   0|   64|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 227|   0|  285|         58|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  inner_layer_Pipeline_WEIGHTS_LOOP|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  inner_layer_Pipeline_WEIGHTS_LOOP|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  inner_layer_Pipeline_WEIGHTS_LOOP|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  inner_layer_Pipeline_WEIGHTS_LOOP|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  inner_layer_Pipeline_WEIGHTS_LOOP|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  inner_layer_Pipeline_WEIGHTS_LOOP|  return value|
|sext_ln73                  |   in|    8|     ap_none|                          sext_ln73|        scalar|
|neuron_index_1             |   in|    6|     ap_none|                     neuron_index_1|        scalar|
|sext_ln73_1                |   in|    8|     ap_none|                        sext_ln73_1|        scalar|
|neuron_state_index         |   in|    6|     ap_none|                 neuron_state_index|        scalar|
|trunc_ln                   |   in|    6|     ap_none|                           trunc_ln|        scalar|
|NEURONS_STATE_address0     |  out|    6|   ap_memory|                      NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|                      NEURONS_STATE|         array|
|NEURONS_STATE_q0           |   in|    1|   ap_memory|                      NEURONS_STATE|         array|
|NEURONS_MEMBRANE_address0  |  out|    6|   ap_memory|                   NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|                   NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|                   NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|    8|   ap_memory|                   NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|    8|   ap_memory|                   NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+-----------------------------------+--------------+

