Classic Timing Analyzer report for exemple
Tue Dec 20 22:21:27 2011
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.149 ns                                       ; X        ; inst9       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.841 ns                                       ; inst12   ; X_exit      ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.161 ns                                      ; flags[0] ; Flag_ALY[0] ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.919 ns                                      ; X        ; inst9       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst12   ; inst14      ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst12 ; inst14 ; clk        ; clk      ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst11 ; inst12 ; clk        ; clk      ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst9  ; inst10 ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst10 ; inst11 ; clk        ; clk      ; None                        ; None                      ; 0.531 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 3.149 ns   ; X    ; inst9 ; clk      ;
+-------+--------------+------------+------+-------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+--------+--------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To     ; From Clock ;
+-------+--------------+------------+--------+--------+------------+
; N/A   ; None         ; 6.841 ns   ; inst12 ; X_exit ; clk        ;
+-------+--------------+------------+--------+--------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To          ;
+-------+-------------------+-----------------+----------+-------------+
; N/A   ; None              ; 11.161 ns       ; flags[0] ; Flag_ALY[0] ;
; N/A   ; None              ; 10.722 ns       ; flags[2] ; Flag_ALY[2] ;
; N/A   ; None              ; 10.293 ns       ; flags[1] ; Flag_ALY[1] ;
; N/A   ; None              ; 8.616 ns        ; clk      ; clkBMY      ;
; N/A   ; None              ; 8.348 ns        ; clk4     ; Flag_ALY[3] ;
; N/A   ; None              ; 8.173 ns        ; flags[3] ; Flag_ALY[3] ;
; N/A   ; None              ; 7.603 ns        ; clk4     ; clkBMY      ;
; N/A   ; None              ; 7.500 ns        ; clk4     ; Flag_ALY[0] ;
; N/A   ; None              ; 7.024 ns        ; clk      ; X_exit      ;
; N/A   ; None              ; 6.632 ns        ; clk      ; clkALY      ;
; N/A   ; None              ; 5.654 ns        ; clk4     ; clkALY      ;
; N/A   ; None              ; 5.543 ns        ; clk4     ; Flag_ALY[1] ;
; N/A   ; None              ; 5.520 ns        ; clk4     ; Flag_ALY[2] ;
+-------+-------------------+-----------------+----------+-------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -2.919 ns ; X    ; inst9 ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 20 22:21:27 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exemple -c exemple --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "inst12" and destination register "inst14"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y35_N21; Fanout = 2; REG Node = 'inst12'
            Info: 2: + IC(0.308 ns) + CELL(0.366 ns) = 0.674 ns; Loc. = LCFF_X34_Y35_N11; Fanout = 1; REG Node = 'inst14'
            Info: Total cell delay = 0.366 ns ( 54.30 % )
            Info: Total interconnect delay = 0.308 ns ( 45.70 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X34_Y35_N11; Fanout = 1; REG Node = 'inst14'
                Info: Total cell delay = 1.536 ns ( 57.53 % )
                Info: Total interconnect delay = 1.134 ns ( 42.47 % )
            Info: - Longest clock path from clock "clk" to source register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X34_Y35_N21; Fanout = 2; REG Node = 'inst12'
                Info: Total cell delay = 1.536 ns ( 57.53 % )
                Info: Total interconnect delay = 1.134 ns ( 42.47 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "inst9" (data pin = "X", clock pin = "clk") is 3.149 ns
    Info: + Longest pin to register delay is 5.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F14; Fanout = 1; PIN Node = 'X'
        Info: 2: + IC(4.792 ns) + CELL(0.149 ns) = 5.771 ns; Loc. = LCCOMB_X34_Y35_N12; Fanout = 1; COMB Node = 'inst9~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.855 ns; Loc. = LCFF_X34_Y35_N13; Fanout = 1; REG Node = 'inst9'
        Info: Total cell delay = 1.063 ns ( 18.16 % )
        Info: Total interconnect delay = 4.792 ns ( 81.84 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X34_Y35_N13; Fanout = 1; REG Node = 'inst9'
        Info: Total cell delay = 1.536 ns ( 57.53 % )
        Info: Total interconnect delay = 1.134 ns ( 42.47 % )
Info: tco from clock "clk" to destination pin "X_exit" through register "inst12" is 6.841 ns
    Info: + Longest clock path from clock "clk" to source register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X34_Y35_N21; Fanout = 2; REG Node = 'inst12'
        Info: Total cell delay = 1.536 ns ( 57.53 % )
        Info: Total interconnect delay = 1.134 ns ( 42.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y35_N21; Fanout = 2; REG Node = 'inst12'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y35_N20; Fanout = 1; COMB Node = 'inst13'
        Info: 3: + IC(0.790 ns) + CELL(2.808 ns) = 3.921 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'X_exit'
        Info: Total cell delay = 3.131 ns ( 79.85 % )
        Info: Total interconnect delay = 0.790 ns ( 20.15 % )
Info: Longest tpd from source pin "flags[0]" to destination pin "Flag_ALY[0]" is 11.161 ns
    Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_G13; Fanout = 1; PIN Node = 'flags[0]'
    Info: 2: + IC(4.809 ns) + CELL(0.150 ns) = 5.819 ns; Loc. = LCCOMB_X34_Y35_N4; Fanout = 1; COMB Node = 'MuxYpr2:inst4|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~6'
    Info: 3: + IC(2.563 ns) + CELL(2.779 ns) = 11.161 ns; Loc. = PIN_F21; Fanout = 0; PIN Node = 'Flag_ALY[0]'
    Info: Total cell delay = 3.789 ns ( 33.95 % )
    Info: Total interconnect delay = 7.372 ns ( 66.05 % )
Info: th for register "inst9" (data pin = "X", clock pin = "clk") is -2.919 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X34_Y35_N13; Fanout = 1; REG Node = 'inst9'
        Info: Total cell delay = 1.536 ns ( 57.53 % )
        Info: Total interconnect delay = 1.134 ns ( 42.47 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F14; Fanout = 1; PIN Node = 'X'
        Info: 2: + IC(4.792 ns) + CELL(0.149 ns) = 5.771 ns; Loc. = LCCOMB_X34_Y35_N12; Fanout = 1; COMB Node = 'inst9~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.855 ns; Loc. = LCFF_X34_Y35_N13; Fanout = 1; REG Node = 'inst9'
        Info: Total cell delay = 1.063 ns ( 18.16 % )
        Info: Total interconnect delay = 4.792 ns ( 81.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Tue Dec 20 22:21:27 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


