// Seed: 3963892686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output uwire id_1;
  assign id_1 = 1;
  logic id_5;
  logic [1 : -1] id_6;
  ;
  logic id_7;
endmodule
module module_1 #(
    parameter id_12 = 32'd16,
    parameter id_16 = 32'd52
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  inout wire id_14;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_10,
      id_5
  );
  assign modCall_1.id_1 = 0;
  inout wire id_13;
  input wire _id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  or primCall (id_3, id_7, id_4, id_14, id_13, id_10, id_6, id_11, id_2);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
  wire _id_16, id_17;
  logic [id_16 : id_12  !=?  -1 'h0] id_18 = id_6, id_19, id_20;
endmodule
