# Wire decl
### Solution
```Verilog
`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 
    wire w1, w2, w3;
    assign w1 = a && b;
    assign w2 = c && d;
    assign w3 = w1 || w2;
    assign {out, out_n} = {w3, ~w3};

endmodule
```
[code](9.v)

### 
![result](https://github.com/Offliners/HDLBits-writeup/blob/main/Verilog%20Language/9/result.PNG)
