INFO: [v++ 60-1548] Creating build summary session with primary output /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls_pfb.hlscompile_summary, at Sat Jan 10 15:09:19 2026
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -config /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg -cmdlineconfig /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brett' on host 'brett-System-Product-Name' (Linux_x86_64 version 6.8.0-90-generic) on Sat Jan 10 15:09:20 PST 2026
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/brett/Documents/FX_Correlator/pfb/hls_pfb'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb 
INFO: [HLS 200-1510] Running: open_project /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_io.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_top.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_compute.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_fft.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb_helper.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.250 MB.
INFO: [HLS 200-10] Analyzing design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_type' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:97:77)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:121:66)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:134:68)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:311:71)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:324:66)
INFO: [HLS 200-10] Analyzing design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_type' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:97:77)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:121:66)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:134:68)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:311:71)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:324:66)
INFO: [HLS 200-10] Analyzing design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_type' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:97:77)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:121:66)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:134:68)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:311:71)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:324:66)
INFO: [HLS 200-10] Analyzing design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_type' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:97:77)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:121:66)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:134:68)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:311:71)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:324:66)
INFO: [HLS 200-10] Analyzing design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_type' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:97:77)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:121:66)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:134:68)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:311:71)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:324:66)
INFO: [HLS 200-10] Analyzing design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS interface' can only be applied inside function body (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:15:9)
WARNING: [HLS 207-5292] unused parameter 'data_type' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:97:77)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:121:66)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:134:68)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:311:71)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:324:66)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.8 seconds. CPU system time: 1.05 seconds. Elapsed time: 10.91 seconds; current allocated memory: 282.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,635 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,000 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,256 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,248 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,816 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,209 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,219 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,652 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,663 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,663 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,659 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,745 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,728 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,668 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,795 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setDir(bool, unsigned int)' into 'init_fft_config(hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:26:10)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setSch(unsigned int, unsigned int)' into 'init_fft_config(hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:29:26)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setDir(bool, unsigned int)' into 'init_fft_config(hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:29:10)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setSch(unsigned int, unsigned int)' into 'init_fft_config(hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:28:26)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setDir(bool, unsigned int)' into 'init_fft_config(hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:28:10)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setSch(unsigned int, unsigned int)' into 'init_fft_config(hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:27:26)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setDir(bool, unsigned int)' into 'init_fft_config(hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:27:10)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setSch(unsigned int, unsigned int)' into 'init_fft_config(hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:26:26)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::getDir(unsigned int)' into 'void hls::fft_syn<config1>(hls::stream<std::complex<ap_fixed<(((config1::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<std::complex<ap_fixed<(((config1::output_width) + (7)) / (8)) * (8), (((((config1::output_width) + (7)) / (8)) * (8)) - (config1::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:565:34)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::getDir(unsigned int)' into 'void hls::fft_syn<config1>(hls::stream<std::complex<ap_fixed<(((config1::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<std::complex<ap_fixed<(((config1::output_width) + (7)) / (8)) * (8), (((((config1::output_width) + (7)) / (8)) * (8)) - (config1::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:556:37)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::getSch(unsigned int)' into 'void hls::fft_syn<config1>(hls::stream<std::complex<ap_fixed<(((config1::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<std::complex<ap_fixed<(((config1::output_width) + (7)) / (8)) * (8), (((((config1::output_width) + (7)) / (8)) * (8)) - (config1::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:555:39)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::status_t<config1>::getOvflo(unsigned int)' into 'capture_status(hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, bool*)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:15:73)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::status_t<config1>::getOvflo(unsigned int)' into 'capture_status(hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, bool*)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:15:56)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::status_t<config1>::getOvflo(unsigned int)' into 'capture_status(hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, bool*)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::status_t<config1>::getOvflo(unsigned int)' into 'capture_status(hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::status_t<config1>, 0>&, bool*)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:15:22)
INFO: [HLS 214-291] Loop 'channel_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:50:23)
INFO: [HLS 214-291] Loop 'tap_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:64:23)
INFO: [HLS 214-186] Unrolling loop 'channel_loop' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:50:23) in function 'decimate_pfb' completely with a factor of 4 (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'tap_loop' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:64:23) in function 'decimate_pfb' completely with a factor of 4 (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12decimate_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE13branch_memory.q': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12decimate_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE13branch_memory.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:16:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_read_to_compute' with compact=bit mode in 128-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:35:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_compute_to_fft' with compact=bit mode in 128-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:36:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_fft_to_write' with compact=bit mode in 128-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:37:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ch3_in' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:13:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ch2_in' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:12:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ch1_in' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:11:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ch0_in' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:10:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ch3_out' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:13:61)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ch2_out' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:12:61)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ch1_out' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:11:61)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ch0_out' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:10:58)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'decimate_pfb(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const*)::local_coeffs' due to pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12decimate_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE12local_coeffs': Cyclic partitioning with factor 5 on dimension 1. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25:0)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 16 in loop 'load_coeffs'(/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:32:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:32:22)
WARNING: [HLS 214-375] Impl=vivado_fft in __fpga_ip is deprecated. Consider using a different IP implementation. (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:525:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.43 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.19 seconds; current allocated memory: 285.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 285.055 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 290.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 296.973 MB.
WARNING: [HLS 200-805] An internal stream 'cfg0_s' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:24) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cfg1_s' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:24) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cfg2_s' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:24) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cfg3_s' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:24) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stat0_s' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:25) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stat1_s' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:25) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stat2_s' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:25) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'stat3_s' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:25) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'hls::fft<config1>.1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:699:3), detected/extracted 1 process function(s): 
	 'hls::fft_syn<config1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls::fft<config1>.2' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:699:3), detected/extracted 1 process function(s): 
	 'hls::fft_syn<config1>.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls::fft<config1>.3' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:699:3), detected/extracted 1 process function(s): 
	 'hls::fft_syn<config1>.5'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls::fft<config1>' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:699:3), detected/extracted 1 process function(s): 
	 'hls::fft_syn<config1>.6'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:8:1), detected/extracted 8 process function(s): 
	 'init_fft_config'
	 'unpack'
	 'hls::fft<config1>.1'
	 'hls::fft<config1>.2'
	 'hls::fft<config1>.3'
	 'hls::fft<config1>'
	 'repack'
	 'capture_status'.
INFO: [XFORM 203-712] Applying dataflow to function 'pfb_multichannel' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:3:1), detected/extracted 4 process function(s): 
	 'read_inputs'
	 'decimate_pfb'
	 'fft'
	 'write_outputs'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:93:9) to (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:92:15) in function 'repack'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67:14) to (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54:38) in function 'decimate_pfb'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67:14) to (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54:38) in function 'decimate_pfb'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67:14) to (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54:38) in function 'decimate_pfb'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67:14) to (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:42:19) in function 'decimate_pfb'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 324.289 MB.
WARNING: [HLS 200-1449] Process decimate_pfb has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 495.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pfb_multichannel' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_syn<config1>' to 'fft_syn_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_syn<config1>.4' to 'fft_syn_config1_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.2' to 'fft_config1_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_syn<config1>.5' to 'fft_syn_config1_5'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.3' to 'fft_config1_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_syn<config1>.6' to 'fft_syn_config1_6'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 496.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 496.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decimate_pfb_Pipeline_load_coeffs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_coeffs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decimate_pfb_Pipeline_compute_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'compute_loop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'compute_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 503.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 503.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decimate_pfb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 503.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_fft_config' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 503.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 503.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'unpack_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'unpack_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 503.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_syn_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 503.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_syn_config1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 503.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 503.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_syn_config1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 503.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 503.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 504.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_syn_config1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 504.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 504.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 504.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 504.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'repack_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'repack_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 505.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 505.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'capture_status' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 505.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 505.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 505.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 505.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_outputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'write_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 506.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 506.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pfb_multichannel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 507.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 507.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_inputs' pipeline 'read_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 507.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decimate_pfb_Pipeline_load_coeffs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decimate_pfb_Pipeline_load_coeffs' pipeline 'load_coeffs' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decimate_pfb_Pipeline_load_coeffs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decimate_pfb_Pipeline_load_coeffs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 508.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decimate_pfb_Pipeline_compute_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_RAM_1P_BRAM_1R1W' to 'decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5Gfk' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decimate_pfb_Pipeline_compute_loop' pipeline 'compute_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32s_33_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_33s_33_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decimate_pfb_Pipeline_compute_loop'.
INFO: [RTMG 210-278] Implementing memory 'pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 515.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decimate_pfb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'coeff_loaded' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_RAM_AUTO_1R1W' to 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_RAM_AUTO_1R1W' to 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_RAM_AUTO_1R1W' to 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_RAM_AUTO_1R1W' to 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_RAM_AUTO_1R1W' to 'decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffLf8' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'write_bank_idx' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decimate_pfb'.
INFO: [RTMG 210-278] Implementing memory 'pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffHfu' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 526.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_fft_config' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_fft_config'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 527.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack' pipeline 'unpack_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 528.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_syn_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_syn_config1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 528.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft<config1>.1
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_config1_1/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 529.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_syn_config1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_syn_config1_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 529.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft<config1>.2
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_config1_2/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 530.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_syn_config1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_syn_config1_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 530.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft<config1>.3
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_config1_3/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 530.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_syn_config1_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_syn_config1_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 530.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft<config1>
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_config1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 531.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repack' pipeline 'repack_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 531.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'capture_status' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'capture_status'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 533.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process unpack is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft'.
INFO: [RTMG 210-285] Implementing FIFO 'cfg0_s_U(pfb_multichannel_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cfg1_s_U(pfb_multichannel_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cfg2_s_U(pfb_multichannel_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cfg3_s_U(pfb_multichannel_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_in_U(pfb_multichannel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_in_U(pfb_multichannel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_in_U(pfb_multichannel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_in_U(pfb_multichannel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_out_U(pfb_multichannel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stat0_s_U(pfb_multichannel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_out_U(pfb_multichannel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stat1_s_U(pfb_multichannel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_out_U(pfb_multichannel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stat2_s_U(pfb_multichannel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_out_U(pfb_multichannel_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stat3_s_U(pfb_multichannel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repack_U0_U(pfb_multichannel_start_for_repack_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_capture_status_U0_U(pfb_multichannel_start_for_capture_status_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_outputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_outputs' pipeline 'write_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_outputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 535.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pfb_multichannel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/din_data_i0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/din_data_q0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/din_data_i1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/din_data_q1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/din_data_i2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/din_data_q2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/din_data_i3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/din_data_q3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/dout_data_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/dout_data_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/dout_data_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/dout_data_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel/coeff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pfb_multichannel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'coeff' to AXI-Lite port control_r.
WARNING: [HLS 200-656] Deadlocks can occur since process read_inputs is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'pfb_multichannel'.
INFO: [RTMG 210-285] Implementing FIFO 'stream_read_to_compute_U(pfb_multichannel_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_compute_to_fft_U(pfb_multichannel_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_fft_to_write_U(pfb_multichannel_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_U0_U(pfb_multichannel_start_for_fft_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_outputs_U0_U(pfb_multichannel_start_for_write_outputs_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 537.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 540.500 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 554.250 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pfb_multichannel.
INFO: [VLOG 209-307] Generating Verilog RTL for pfb_multichannel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.12 seconds. CPU system time: 1.46 seconds. Elapsed time: 25.34 seconds; current allocated memory: 280.504 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 19.9 seconds. Total CPU system time: 1.55 seconds. Total elapsed time: 26.17 seconds; peak allocated memory: 554.754 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Jan 10 15:09:46 2026...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 29s
