INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPRJ_IOz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-311] analyzing module boledu_fd_sc_hd__clkbuf_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-311] analyzing module boledu_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/multiplier_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/vivado/fsic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_tb
