# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart_testing.srcs/sources_1/new/central_interface.vhd" \

# Do not sort compile order
nosort
