Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/ShiftRegister_Lab8/TestBench_isim_beh.exe -prj C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/ShiftRegister_Lab8/TestBench_beh.prj work.TestBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/ShiftRegister_Lab8/multiplexer.vhd" into library work
Parsing VHDL file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/ShiftRegister_Lab8/DFLipFlop.vhd" into library work
Parsing VHDL file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/ShiftRegister_Lab8/shiftRegister.vhd" into library work
Parsing VHDL file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/ShiftRegister_Lab8/TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity multiplexer [multiplexer_default]
Compiling architecture behavioral of entity DFLipFlop [dflipflop_default]
Compiling architecture structural of entity shiftRegister [shiftregister_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/ShiftRegister_Lab8/TestBench_isim_beh.exe
Fuse Memory Usage: 30100 KB
Fuse CPU Usage: 437 ms
