

================================================================
== Vitis HLS Report for 'ZipperRemoval'
================================================================
* Date:           Sun Jun 16 22:34:21 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.37 ns|  2.423 ns|     0.91 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4295426041|  3.367 ns|  14.463 sec|    1|  4295426041|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1099_1  |        0|  4295426040|  9 ~ 65544|          -|          -|  0 ~ 65535|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_0483_1_lcssa679 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_0483_1_lcssa679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0482_1_lcssa681 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0482_1_lcssa681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_0481_1_lcssa683 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_0481_1_lcssa683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0480_1_lcssa685 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0480_1_lcssa685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv2_i_i_lcssa687 = alloca i32 1"   --->   Operation 10 'alloca' 'conv2_i_i_lcssa687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0479657_lcssa664689 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0479657_lcssa664689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0478653_lcssa666691 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0478653_lcssa666691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_0477655_lcssa668693 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_0477655_lcssa668693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %width"   --->   Operation 14 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %height"   --->   Operation 15 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgUnzip, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1085 = zext i16 %width_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1085]   --->   Operation 20 'zext' 'zext_ln1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%loopWidth = add i17 %zext_ln1085, i17 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1085]   --->   Operation 21 'add' 'loopWidth' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 0, i10 %p_0_0_0477655_lcssa668693"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 0, i10 %p_0_0_0478653_lcssa666691"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 0, i10 %p_0_0_0479657_lcssa664689"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln0 = store i7 0, i7 %conv2_i_i_lcssa687"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 0, i10 %p_0_0_0480_1_lcssa685"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 0, i10 %p_0_0_0481_1_lcssa683"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 0, i10 %p_0_0_0482_1_lcssa681"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 0, i10 %p_0_0_0483_1_lcssa679"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln1083 = store i16 0, i16 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083]   --->   Operation 30 'store' 'store_ln1083' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln1099 = br void %VITIS_LOOP_1101_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099]   --->   Operation 31 'br' 'br_ln1099' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099]   --->   Operation 32 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln1099 = icmp_eq  i16 %y_1, i16 %height_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099]   --->   Operation 33 'icmp' 'icmp_ln1099' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%y_2 = add i16 %y_1, i16 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099]   --->   Operation 34 'add' 'y_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1099 = br i1 %icmp_ln1099, void %VITIS_LOOP_1101_2.split, void %for.end228.loopexit" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099]   --->   Operation 35 'br' 'br_ln1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%conv2_i_i_lcssa687_load = load i7 %conv2_i_i_lcssa687"   --->   Operation 36 'load' 'conv2_i_i_lcssa687_load' <Predicate = (!icmp_ln1099)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_0_0_0479657_lcssa664689_load = load i10 %p_0_0_0479657_lcssa664689"   --->   Operation 37 'load' 'p_0_0_0479657_lcssa664689_load' <Predicate = (!icmp_ln1099)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_0_0478653_lcssa666691_load = load i10 %p_0_0_0478653_lcssa666691"   --->   Operation 38 'load' 'p_0_0_0478653_lcssa666691_load' <Predicate = (!icmp_ln1099)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_0_0_0477655_lcssa668693_load = load i10 %p_0_0_0477655_lcssa668693"   --->   Operation 39 'load' 'p_0_0_0477655_lcssa668693_load' <Predicate = (!icmp_ln1099)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty' <Predicate = (!icmp_ln1099)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln1083 = store i16 %y_2, i16 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083]   --->   Operation 41 'store' 'store_ln1083' <Predicate = (!icmp_ln1099)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln1165 = ret" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1165]   --->   Operation 42 'ret' 'ret_ln1165' <Predicate = (icmp_ln1099)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 43 [2/2] (1.29ns)   --->   "%call_ln1085 = call void @ZipperRemoval_Pipeline_VITIS_LOOP_1101_2, i10 %p_0_0_0477655_lcssa668693_load, i10 %p_0_0_0478653_lcssa666691_load, i10 %p_0_0_0479657_lcssa664689_load, i7 %conv2_i_i_lcssa687_load, i17 %loopWidth, i16 %width_read, i30 %imgRgb, i30 %imgUnzip, i10 %p_0_0_0477655_lcssa668693, i10 %p_0_0_0478653_lcssa666691, i10 %p_0_0_0479657_lcssa664689, i10 %p_0_0_0480_1_lcssa685, i10 %p_0_0_0481_1_lcssa683, i10 %p_0_0_0482_1_lcssa681, i10 %p_0_0_0483_1_lcssa679, i7 %conv2_i_i_lcssa687" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1085]   --->   Operation 43 'call' 'call_ln1085' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1083 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln1083' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln1099 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099]   --->   Operation 45 'specloopname' 'specloopname_ln1099' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln1085 = call void @ZipperRemoval_Pipeline_VITIS_LOOP_1101_2, i10 %p_0_0_0477655_lcssa668693_load, i10 %p_0_0_0478653_lcssa666691_load, i10 %p_0_0_0479657_lcssa664689_load, i7 %conv2_i_i_lcssa687_load, i17 %loopWidth, i16 %width_read, i30 %imgRgb, i30 %imgUnzip, i10 %p_0_0_0477655_lcssa668693, i10 %p_0_0_0478653_lcssa666691, i10 %p_0_0_0479657_lcssa664689, i10 %p_0_0_0480_1_lcssa685, i10 %p_0_0_0481_1_lcssa683, i10 %p_0_0_0482_1_lcssa681, i10 %p_0_0_0483_1_lcssa679, i7 %conv2_i_i_lcssa687" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1085]   --->   Operation 46 'call' 'call_ln1085' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1099 = br void %VITIS_LOOP_1101_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099]   --->   Operation 47 'br' 'br_ln1099' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.367ns, clock uncertainty: 0.909ns.

 <State 1>: 0.853ns
The critical path consists of the following:
	wire read operation ('width_read') on port 'width' [14]  (0.000 ns)
	'add' operation 17 bit ('loopWidth', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1085) [21]  (0.853 ns)

 <State 2>: 1.280ns
The critical path consists of the following:
	'load' operation 16 bit ('y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099) on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083 [33]  (0.000 ns)
	'add' operation 16 bit ('y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099) [35]  (0.853 ns)
	'store' operation 0 bit ('store_ln1083', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083) of variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1099 on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1083 [46]  (0.427 ns)

 <State 3>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln1085', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1085) to 'ZipperRemoval_Pipeline_VITIS_LOOP_1101_2' [45]  (1.290 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
