keyphrase	dispersion	cuewords	tfidf	localspan	cscore	keyword
d	c	c	c	c	c	d
m						class
brindha computer architecture	0.5012840267	0.0	0.0	5.99989755568	7.92481250361	False
computer architecture prof	0.5038719670	0.0	0.0	11.9994877784	39.624062518	False
architecture prof anshul	0.5038719670	0.0	0.0	11.999692667	23.7744375108	False
prof anshul kumar	0.5046535677	0.0	0.0	11.9996312004	28.529325013	False
anshul kumar department	0.5046535677	0.0	0.0	11.9994263118	44.3789500202	False
department of computer	0.5072765073	0.0	0.0	11.9994263118	44.3789500202	False
science and engineering	0.5046535677	0.0	0.0	11.9994263118	44.3789500202	False
engineering iit delhi	0.5046535677	0.0	0.0	10.999692667	23.7744375108	False
iit delhi lecture	0.5046535677	0.0	0.0	11.9994263118	44.3789500202	False
control for multi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi cycle design	0.4566722815	1	0.0	6.99979511136	15.8496250072	False
processor where execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is divided	0.4006568144	0.0	0.0	2.99991804454	6.33985000288	False
divided into multiple	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiple clock cycles	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
path is designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed and today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of lectures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing of processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor we started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction was done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single clock cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle we notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice the problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem with performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting these sequences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequences of actions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build the flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow of control	0.5038719670	0.0	0.0	12.999692667	23.7744375108	False
control for carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out these instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identify what control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals are required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
control this data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
steps for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group the control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
define some meaningful	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations called micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
establishing a relationship	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relationship between control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
states um transit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design of control	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
data path last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory register file	0.4175579704	0.0	0.0	2.99989755568	7.92481250361	False
file and alu	0.4006568144	0.0	0.0	1.99991804454	6.33985000288	False
out from memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
stored in instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register when data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is read	0.0000000000	0.0	0.0	2.99989755568	7.92481250361	False
stored in data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file are brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out into registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results of alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register called res	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
short for result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change their states	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer as usual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control for alu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
alu register file	0.0000000000	0.0	0.0	0.0	3.16992500144	False
file and memory	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
components like registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activity is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read one word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
word from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory into instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register that form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address of memory	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
operations are done	0.4006568144	0.0	0.0	3.99991804454	6.33985000288	False
concurrently within first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read the operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen to twenty	0.4175579704	0.0	0.0	2.99989755568	7.92481250361	False
first one corresponds	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
meant by putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock cycle number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation being performed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring this result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eleven to fifteen	0.4297035515	0.0	0.0	3.99987706681	9.50977500433	False
fifteen which corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made a careful	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done in sequence	0.0000000000	0.0	0.0	0.0	3.16992500144	False
first cycle involves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves um access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to memory	0.5015416238	0.0	0.0	3.99987706681	9.50977500433	False
memory to fetch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetch the instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction and updation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updation of program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves um bringing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bringing the registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access two registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
participate in address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file is accessed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessed and registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers are values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values are brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle we calculate	0.0000000000	0.0	0.0	0.0	3.16992500144	False
calculate the address	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
adding offset coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifteen of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction with sign	0.0000000000	0.0	0.0	0.0	3.16992500144	False
register called result	0.0000000000	0.0	0.0	0.0	3.16992500144	False
contents of res	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written into memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write is performed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require four cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load word instruction	0.4175579704	0.0	0.0	1.99989755568	7.92481250361	False
instruction first cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves um reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading one register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read from memory	0.4460694698	0.0	0.0	4.99983608909	12.6797000058	False
stored in register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fourth cycle memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle memory access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access is performed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performed the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carried in res	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read is brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value into register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles which complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete load word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq first cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address in case	0.0000000000	0.0	0.0	0.0	3.16992500144	False
alu is free	0.0000000000	0.0	0.0	0.0	3.16992500144	False
alu for comparison	0.0000000000	0.0	0.0	0.0	3.16992500144	False
free we calculate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculate this address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
res the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
checking the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu will compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is transferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
req this requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compose this address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction by taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift is concatenated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing the instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory access required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required no alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu operation required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupying two cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits are picked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes one cycle	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
cycle to fetch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupying additional cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single cycle approach	0.4006568144	0.0	0.0	2.99991804454	6.33985000288	False
roughly taking equivalent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly we picked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and formed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
formed the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required is max	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decided one clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requiring two cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically first clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first clock period	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction into cycles	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cycles the division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
division of activity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form overall flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions or groups	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put their actions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pieces of text	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter of detail	0.0000000000	0.0	0.0	0.0	1.58496250072	False
omitted some details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic or logical	0.4175579704	0.0	0.0	5.99989755568	7.92481250361	False
logical operations storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storing in register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file um storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storing in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading from memory	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
taking different cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice some commonality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things start differing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
boxes will correspond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state transition diagram	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
describe the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
action is required	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
out same activity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contemplating a bifurcation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
onwards after first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or instruction	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
fetched the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle on onwards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opcode second cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decoding of opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opcode or understanding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding which instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activity the circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identify particular instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically be allowed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allowed a full	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle fully occupied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bifurcation or split	0.0000000000	0.0	0.0	0.0	1.58496250072	False
split must occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step is completed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to make	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
make it common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read two values	0.0000000000	0.0	0.0	0.0	3.16992500144	False
values from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values two values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading two values	0.0000000000	0.0	0.0	0.0	3.16992500144	False
consume some energy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
energy in doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
agree to fetch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing you notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holding any value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump um requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction a jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common decoding cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand fetch cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction whose frequency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frequency of occurrence	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two common cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end first cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle our operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is ready	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ready in res	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles are required	0.5012840267	0.0	0.0	5.99989755568	7.92481250361	False
two for store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small finite state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finite state machine	0.4297035515	0.0	0.0	7.99985657795	11.094737505	False
instruction is follow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
long as power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require four clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four clock cycles	0.0000000000	0.0	0.0	0.0	3.16992500144	False
range of number	0.5010266940	0.0	0.0	2.99989755568	7.92481250361	False
number of clock	0.3577974925	0.0	0.0	7.99989755568	7.92481250361	False
action we perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small improvement possibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word and store	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
store are concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bifurcate into load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load and store	0.5030927835	0.0	0.0	4.99975413363	19.0195500087	False
number of control	0.5010266940	0.0	0.0	5.99985657795	11.094737505	False
total of ten	0.0000000000	0.0	0.0	0.0	3.16992500144	False
made very clear	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component which require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require a control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
write is rew	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle the cha	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state is changed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires some controls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controls so control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or data	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
sources this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written into register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two r memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory to register	0.0000000000	0.0	0.0	1.99991804454	6.33985000288	False
multiplexer is controlled	0.0000000000	0.0	0.0	0.0	3.16992500144	False
controlled by signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier two registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand two multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal is labeled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noiselor pc source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usual control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single cycle data	0.0000000000	0.0	0.0	6.99983608909	12.6797000058	False
cycle data path	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
signals as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build the table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group the related	0.0000000000	0.0	0.0	0.0	1.58496250072	False
related control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call as micro	0.0000000000	0.0	0.0	0.0	3.16992500144	False
grouping the signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things group wise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify the matter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of signals	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
build a table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
list micro operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two signals pwu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pwu and pwc	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
state will generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate a signal	0.0000000000	0.0	0.0	0.0	3.16992500144	False
calling as pwc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four i make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make pc pwu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output of alu	0.4281695956	0.0	0.0	9.99965168931	26.9443625123	False
alu directly output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu through res	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back and check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t bring	0.0000000000	0.0	0.0	0.0	3.16992500144	False
register into picture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single cycle design	0.4518750965	1	0.0	3.99981560022	14.2646625065	False
control a multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from controller	0.0000000000	0.0	0.0	0.0	3.16992500144	False
controlled a multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making a choice	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
four plus offset	0.5015416238	0.0	0.0	3.99987706681	9.50977500433	False
things are handled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle the choice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is calculated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
derived from pwu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
transfer an address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activate this signal	0.0000000000	0.0	0.0	0.0	3.16992500144	False
signal the source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two three etcetera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal takes multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes multiple value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t matter	0.4076358008	0.0	0.0	11.9996516893	26.9443625123	False
controller will produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clear any question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
formed for jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control the data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
make this happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the unconditional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unconditional write signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t care	0.3843101620	0.0	0.0	9.99963120044	28.529325013	False
values here don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t matter	0.0000000000	0.0	0.0	0.0	3.16992500144	False
matter the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of overriding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overriding um signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pwc is don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select the correct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation um notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer is selecting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
selecting the sources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input of multiplexer	0.2781736305	0.0	0.0	4.99989755568	7.92481250361	False
multiplexer one input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals are taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changing the value	0.0000000000	0.0	0.0	0.0	3.16992500144	False
give some names	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make things convenient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convenient in subsequent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
names for convenience	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations which revolve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory the relevant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write and read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data this signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source of address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two signals decide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register this controls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation is fetching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching the instruction	0.0000000000	0.0	0.0	2.99991804454	6.33985000288	False
read is written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data from memory	0.5015416238	0.0	0.0	3.99987706681	9.50977500433	False
writing into memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
kind of redundancy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make such observation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
observation and simplify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify the controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally the default	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read both signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register load signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load signals low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter some convenient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory read memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read memory write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of values	0.0000000000	0.0	0.0	0.0	3.16992500144	False
group is register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing a signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal rw register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file write	0.0000000000	0.0	0.0	0.0	3.16992500144	False
file write rdst	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register so reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two r don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give a write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t require	0.4175579704	0.0	0.0	2.99989755568	7.92481250361	False
require similarly reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing into register	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
make the write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is coming	0.5012840267	0.0	0.0	3.99989755568	7.92481250361	False
values being written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make any change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two signals rdst	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rdst and m2r	0.0000000000	0.0	0.0	0.0	1.58496250072	False
m2r are complementary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rs2a rt2b res2rd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rt2b res2rd mem2rt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally the alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals are opc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit value	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
part of circuitry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals a source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal which controls	0.0000000000	0.0	0.0	0.0	3.16992500144	False
writing into result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier is appearing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition is done	0.0000000000	0.0	0.0	0.0	3.16992500144	False
offset for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store and offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset for branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load store offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source are concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing into res	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
opc and coding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply perform addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition without doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load store instruction	0.5023160062	0.0	0.0	5.99979511136	15.8496250072	False
wha our logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller would ensure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform the addition	0.0000000000	0.0	0.0	0.0	3.16992500144	False
matter what alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that rew	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relationship between micro	0.0000000000	0.0	0.0	0.0	3.16992500144	False
assert various control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals what values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment arithmetic memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic memory address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
redraw the diagram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro operation symbol	0.0000000000	0.0	0.0	0.0	3.16992500144	False
described in previous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
previous few slides	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rs2a and rt2b	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rt2b and paddr	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table will define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state what micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table next table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
states and signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
listing signal values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
listing the micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
groups i identified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identified pc group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group memory group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group and alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows the pair	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires to control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group the operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation is fetch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fetching these operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands and calculating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculating um branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first um sep	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first distinct state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform the arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value gets written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store here memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address gets calculated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completes the store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performs memory read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory read operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer of data	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
completes the branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch operation branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation branch micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch micro operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro operation shows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires a comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completes the jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
symbol um replace	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit vector defines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defines the relevant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relevant control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
states in binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits to encode	0.0000000000	0.0	0.0	0.0	3.16992500144	False
encode this state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state i form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control state transitions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
transitions take place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditions wont occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction we start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kinds of truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state these form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form one input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits which encode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plas to implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holding the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state four bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit register	0.5012840267	0.0	0.0	4.99989755568	7.92481250361	False
bit register hold	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state will form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
draw that picture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction get divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into sequences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequences of micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control operations control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation and control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identified control state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor design microprogrammed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design microprogrammed control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lecture i started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design of controller	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multi multi cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi cycle datapath	0.0000000000	0.0	0.0	0.0	3.16992500144	False
complete that design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
style of design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design called microprogrammed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concentrate on microprogrammed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finish this control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control part design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two different alternatives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implementation of controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts one part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produces the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals other part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk about microprogrammed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
microprogrammed control design	0.0000000000	1	0.0	0.0	1.58496250072	False
multi cycle approach	0.0000000000	0.0	0.0	0.0	3.16992500144	False
controlling various components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow chart indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating how control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control control state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle to cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identified um groups	0.0000000000	0.0	0.0	0.0	1.58496250072	False
groups of control	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
operation were identified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pattern of control	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
control signals required	0.2860492380	0.0	0.0	3.99991804454	6.33985000288	False
make them effective	0.0000000000	0.0	0.0	0.0	1.58496250072	False
names were assigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tables one table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table um describes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
describes the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating what micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supposed to perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replace each micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
truth table description	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encode these control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forms the truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part showing black	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input and part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part showing green	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers upto twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty so twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier for single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four input coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals um group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
altogether twenty signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grouped as usual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usual r class	0.0000000000	0.0	0.0	0.0	1.58496250072	False
row and column	0.0000000000	0.0	0.0	0.0	3.16992500144	False
capturing this flowchart	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flowchart or state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control state codes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
states are replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
codes and opcodes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opcodes also put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
describe the truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table is defining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defining four bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
described by implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of sparsity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two d table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dimensional um table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combinations are listed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state and instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two raise power	0.0000000000	0.0	0.0	0.0	3.16992500144	False
raise power ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power ten entries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of input	0.0000000000	0.0	0.0	0.0	3.16992500144	False
don t cares	0.4175579704	0.0	0.0	2.99989755568	7.92481250361	False
combinations are captured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replace the state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state numbers state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers state labels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first two column	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two column represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent the input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten bit input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opcode to produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce um nex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nex next state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pla s implementing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two specific tables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register which holds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holds the state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock this value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value will change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
current control state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pla is generating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generating the control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
opcode and deciding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single combination circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit with total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs and twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty four outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two smaller pla	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pla s put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alternative to pla	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general purpose component	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fully expanded truthtable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rows and defines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defines m outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially by putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting this pattern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pattern of outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking about read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read only memory	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
memory the kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
modifying the contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contents you give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give an address	0.3758664955	0.0	0.0	4.99987706681	9.50977500433	False
address as input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apply as address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read out contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output um combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit that definition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part um corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of size	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
raise to power	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
power n words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of bits	0.3719595579	0.0	0.0	7.99965168931	26.9443625123	False
input m output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logic and false	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement and gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size what governs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
governs the size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size is governed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of column	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of vertical	0.0000000000	0.0	0.0	0.0	3.16992500144	False
run each vertical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line here corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds to suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fully expanded form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accommodates um rows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
width in proportional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes a pla	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compact as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table have lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of sparkcity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of pla	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustrate this point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input the output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms are grouped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
irrespective the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value second input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fully expanded truth	0.0000000000	0.0	0.0	0.0	3.16992500144	False
expanded truth table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means two raised	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
two raised power	0.3247134259	0.0	0.0	9.99977462249	17.4345875079	False
ten or thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four um words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory each word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of words	0.0000000000	0.0	0.0	0.0	3.16992500144	False
ten eleven twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirteen fourteen terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correspond to product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty four term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mention microprogrammed control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program flow chart	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer which executes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executes a simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs that program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generates control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deal with manipulating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
steps each step	0.0000000000	0.0	0.0	0.0	3.16992500144	False
step involves generating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generating some control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading out words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
mentioned some disadvantage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory based design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice so imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine a memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applied as control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tho those signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated by circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word um generates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrangement to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is presented	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word is read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate this address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling as micro	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sequencer so micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequencer is ensuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensuring that right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is put	0.0000000000	0.0	0.0	0.0	3.16992500144	False
stepping through memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register it steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro programmed memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory to ensure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals are generated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correctly each micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro programmed counter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple incrementer adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branching another point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow in simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call it dispatch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro program terminology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi way branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call that dispatch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call that reset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities are sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dispatch one dispatch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and reset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four four possibilities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex um design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit field	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bits coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call as sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select either current	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opcode and generating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generating the correct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tables um depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four possible addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses here depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depending upon opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small roms small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
roms small plas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of ways	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program will control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control this multiplexer	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
low level program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
level program lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single language program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple primitive operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done each line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents one micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro program memory	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
incidentally micro program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rest are reset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro program written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembler can translate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure your micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
horizontal micro programming	0.0000000000	1	0.0	0.0	3.16992500144	False
path can support	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provision of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing many micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
degree of concurrency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concurrency um vertical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching an instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two different instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conserve the space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
altogether the space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space we require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word having twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty two bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
past many processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex and micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro program run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run two thousands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousands of words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concurrency of micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pattern of bits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of patterns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of pattern	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pattern in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raised the power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power of number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low memory requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programming the idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t lose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro programmed approach	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
programmed approach versus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versus um non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non micro program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state machine based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine based approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pros and cons	0.0000000000	0.0	0.0	0.0	3.16992500144	False
easy to write	0.0000000000	0.0	0.0	0.0	3.16992500144	False
definition of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chart like form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
architecture and design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design of micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of performance	0.5023160062	0.0	0.0	6.99979511136	15.8496250072	False
separate memory chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a change	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
add few instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rest could remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times the families	0.0000000000	0.0	0.0	0.0	1.58496250072	False
families of processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor were designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro program implementation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempts like emulation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture in mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
emulate um emulation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulation in microprogramming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulate the effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of instructions	0.4641724794	0.0	0.0	8.9997131559	22.1894750101	False
internal registers temporary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers temporary registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working at microprogrammed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level could make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes it slower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
longer um popular	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tools where tdf	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tdf final state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
final state machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state machine design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done by hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
advantage of micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tools can design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design very efficient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine or hardwired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardwired controllers starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of description	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels various stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process of design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initial representation level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
draw a finite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state machine diagram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program micro program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program at sequencing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequencing control level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function um coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pla or memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro program counter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter plus dispatch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write is logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write as truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally at implementation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pla or read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technically all combinations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completed the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require two pla	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of generating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path and taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirdly we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach to control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main um things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive this memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
microsequencer which determines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipelined processor design	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
datapath and control	0.5010266940	0.0	0.0	5.99989755568	7.92481250361	False
lecture we discussed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design called pipelined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frequency of clock	0.0000000000	0.0	0.0	0.0	3.16992500144	False
clock the idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt to initiate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate one instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of instructions	0.2561658101	0.0	0.0	47.9993648452	49.1338375224	False
stages of execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ideally each stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ways of handling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling those situations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of hazards	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hazards structural hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structural hazards data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hazards data hazards	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
hazards and control	0.3577974925	0.0	0.0	3.99989755568	7.92481250361	False
eliminate structural hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards but data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce their effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last time complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignore the hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition in ideal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition how pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controlled and instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction per clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete the datapath	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifters um bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce the controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple pipeline design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline design behaves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
behaves in context	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibly in subsequent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
augment our design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design to handle	0.0000000000	0.0	0.0	0.0	3.16992500144	False
handle these hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single cycle datapath	0.4175579704	0.0	0.0	4.99989755568	7.92481250361	False
basis for designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing um pipelined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
omitted um instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the size	0.0000000000	0.0	0.0	0.0	3.16992500144	False
easier for discussions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components like multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexers and sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extenders and shifters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of components	0.0000000000	0.0	0.0	0.0	3.16992500144	False
diagram is smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyze and discuss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically to introduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage is considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
considered um instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction fetch stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage which involves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decoded control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated and operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetched from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register third stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation for branch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
final the fourth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage is memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read or write	0.4019769357	0.0	0.0	9.99975413363	19.0195500087	False
write of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage is writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
skip some stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
skip some stage	0.0000000000	0.0	0.0	0.0	3.16992500144	False
forward going paths	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thirty two bits	0.3995851302	0.0	0.0	23.9993853341	47.5488750216	False
bits of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction plus thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty four bit	0.5015416238	0.0	0.0	5.99979511136	15.8496250072	False
register the register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
twenty eight bit	0.0000000000	0.0	0.0	4.99987706681	9.50977500433	False
cutting three paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ninety six bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle of delay	0.0000000000	0.0	0.0	0.0	3.16992500144	False
backward going paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to register	0.5010266940	0.0	0.0	1.99991804454	6.33985000288	False
passing through register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate next instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction unless first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turning this back	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop can turn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values every cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction gets pumped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
removed for convenience	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convenience of discussion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put this back	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peculiar thing happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four value generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate for instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyze but lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different sources	0.0000000000	0.0	0.0	0.0	3.16992500144	False
adding data coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from register	0.4175579704	0.0	0.0	2.99989755568	7.92481250361	False
instruction the offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset a multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file output	0.0000000000	0.0	0.0	0.0	3.16992500144	False
output of memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory or output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu so notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction where memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
experiencing a delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing anything idling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
homogenous and uniform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right back operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back is happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry the data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data and address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
experience same delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change we require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feeding the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address all move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of options	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consequences of multiplexing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consuming five bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t multiplex	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two five bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
length will increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine the consequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consequence of positioning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positioning the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign extension unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input of sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extension is sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two lines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines to pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consuming sixteen bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position best position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand in hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce um control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components which require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register files multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thi this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passing two things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty four bits	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
bring this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussing this point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets also understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand other implications	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implications of making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repositioning of components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components of multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register after register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage the paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path which starts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file and ends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay that delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculate the maximum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximum path delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
critical path delays	0.0000000000	1	0.0	0.0	1.58496250072	False
data memory delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two choices achieves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay okay suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger than delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically then keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make things worse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slack some room	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side to accommodate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point of view	0.4527728966	0.0	0.0	16.9993238675	52.3037625238	False
cost in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
terms of register	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
register length register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
length register size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
style of control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
follow the single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single cycle type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design or multi-cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design in single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle the key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purely a combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generates the sig	0.0000000000	0.0	0.0	0.0	3.16992500144	False
generates the signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals gets determined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense the influence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence of opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the number	0.5012840267	0.0	0.0	2.99989755568	7.92481250361	False
signals to generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first two states	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branching off depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t branch	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
states four states	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determine what control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall your theory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
theory of finite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finite state machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mealy machine type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of approach	0.4006568144	0.0	0.0	1.99991804454	6.33985000288	False
moore machine type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suit the pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller be combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember the states	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purely combinational circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles and control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maintain several control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fortunately what turns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
derive the controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets um reconstruct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reconstruct the controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets um superimpose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control signal goint	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controls the write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write operation register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal for alu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
control for data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data memory read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory read control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate which generates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generates um signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of comparison	0.4251039398	0.0	0.0	9.99977462249	17.4345875079	False
controls this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mixing of datapath	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different instruction	0.0000000000	0.0	0.0	1.99991804454	6.33985000288	False
coming from instruction	0.5012840267	0.0	0.0	2.99989755568	7.92481250361	False
generated is found	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive the controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignoring the identity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solved the problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem of synchronizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and data	0.5010266940	0.0	0.0	1.99991804454	6.33985000288	False
data while writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing to register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done for control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cur current stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage you delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applicable two stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend these registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers to accommodate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accommodate the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extended these walls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
walls to separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate um control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically the signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly the signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically you put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
units of delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register they pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applicable here signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach the multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply by inserting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inserting register extend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
portions of registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals are passing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits here eleven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit here twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve bit register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required for instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit is identical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focus your tension	0.0000000000	0.0	0.0	0.0	3.16992500144	False
unit do multiplexing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal which enables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correct this signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
irrelevant for write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output of multiplexing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out from controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers and bringing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back and applying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applying into register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses and control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete design datapath	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out jump instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining eight instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delaying the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving write signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change this register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move this multiplexer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
register other consequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passed and made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated this address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address you store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store um suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose next instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two three addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle we store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle we move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first in first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first out kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out kind arrangement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done this design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall that last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
datapath for data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazard and control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce appropriate delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suffer the delays	0.0000000000	0.0	0.0	0.0	3.16992500144	False
delays are reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two consecutive instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two gap depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opportunities for data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting a result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required by add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register read stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matches with register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write or write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sharing a cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle between read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read and write	0.4175579704	0.0	0.0	3.99989755568	7.92481250361	False
write of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file half	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half the cycle	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cycle for writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle for reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two ideal cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made any arrangement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrangement to check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check this situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation and introduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read old results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
valid and computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem which exist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions following close	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pass on part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare an instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage and instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage okay lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write into register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction to proceed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read um address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly because instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carried this information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address for instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
enable those paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
halt these instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control um transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register it means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disable the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t change	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
value means inactive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happening when control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control hazards occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking some decision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tendency the pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline to start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flush these instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delayed is starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easy you don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming out indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ready to flush	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flush the instruction	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
branch instruction freeze	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction freeze don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point you decide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen and start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opcode what kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of branch	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
branch it means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loops are iterated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iterated several times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrangement also means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encountered this instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prediction that last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case um lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
actions we require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require in light	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hazard the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions with dependence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce suitable number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required sometimes delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline where things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things are moving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smoothly you insert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions more complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data forwarding path	0.0000000000	0.0	0.0	7.99987706681	9.50977500433	False
enable the paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduction of bubbles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forwarding will eliminate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eliminate the delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles of delay	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions are flowing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
held up including	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching next instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving of forward	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control hazards require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detect identify branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identify branch instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flush wrong instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blindly inline instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fairly straight forward	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex dynamic prediction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care by introducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing more hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards are coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is interacting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software the answer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software um assembler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembler or compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
whichever is generating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generating the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analysis and rearrange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazard is minimized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazard is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming when dependent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are close	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction without changing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changing the meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
depend upon instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are independent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate out instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
insert no ops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence is organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry about data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards are data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards are removed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
removed by construction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle the branch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
branch instruction similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction similar spirit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done both ways	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine the branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find something common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide two cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slots two delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two delay slots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program can done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmer if program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is written	0.0000000000	0.0	0.0	0.0	3.16992500144	False
simplifies the task	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task of hardware	0.0000000000	0.0	0.0	0.0	3.16992500144	False
case of data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data hazard data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazard data hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branches are effective	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completed the datapath	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle datapath design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design with inter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inter stage registers	0.3337893297	0.0	0.0	3.99991804454	6.33985000288	False
number of register	0.0000000000	0.0	0.0	10.9997746225	17.4345875079	False
thing was controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller also turn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle datapath controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller but control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
involves many thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing get fed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control and address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carefully so handling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling of hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards requires detection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires detection stalling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detection stalling flushing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
support from software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software which simplify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify the task	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minimize their effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling data hazards	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design may face	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards we started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of structural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means enough resources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resources are introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle data hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce no ops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ops or bubbles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
functionality remains correcst	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forwarding and improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve the situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of stalling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stalling th pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline in detail	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of stall	0.0000000000	0.0	0.0	0.0	3.16992500144	False
stall cycles required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce the stall	0.0000000000	0.0	0.0	0.0	3.16992500144	False
additional control circuitry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuitry is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the conditions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detected in order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exercise this control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of bypass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bypass the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require the additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce additional paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spite of introducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing data forwarding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases how stalling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stalling is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
datapath and introduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce inter stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle um control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control signal pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find a pair	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pair of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dependent so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling if instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load instruction storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
immediately an add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle goes waste	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first instruction happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense when reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading and writing	0.5015416238	0.0	0.0	4.99987706681	9.50977500433	False
writing of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle you write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle you read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say middle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle um instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read correct values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction would remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values and proceed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement um delaying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delaying of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline you notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
proceed further forward	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discuss that pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different views	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction by instruction	0.5010266940	0.0	0.0	4.99991804454	6.33985000288	False
horizontal axis indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction you put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show which stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show all stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shot snap shots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throw more light	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two the previous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reached this point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two has reached	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ins these stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions will remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means no operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown alu shaded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shaded which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupying a cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stopping that moves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are stuck	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move to alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline two bubbles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets tell fluid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fluid was flowing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating no activity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two no operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correct time instant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction wise background	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two inactive stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two two nops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two nops introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations get introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced from alu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
alu stage onwards	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fetched from memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
forward so nop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out a condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition is true	0.4460694698	0.0	0.0	9.99983608909	12.6797000058	False
cycle one nop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nop gets introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nops gets introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
re-rooted some wires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sake of clarity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce no operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prevent any instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction from moving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock this register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction was fetched	0.0000000000	0.0	0.0	0.0	1.58496250072	False
explicitly shown control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of stalling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define control signals	0.0000000000	0.0	0.0	0.0	3.16992500144	False
order to introduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce a null	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals all null	0.0000000000	0.0	0.0	0.0	1.58496250072	False
null control signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers see remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applicable for subsequent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined our control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means inactive situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a multiplexer	0.5012840267	0.0	0.0	3.99989755568	7.92481250361	False
controls are passing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer other input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals get passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values get passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing a bubble	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling as bubble	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation nop instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control will achieve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieve the desired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detect that condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detect the dependency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazard so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stating this condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition in words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazard between instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage and alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction rf stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage to held	0.0000000000	0.0	0.0	0.0	1.58496250072	False
held back instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back instruction alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction alu stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage will proceed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction to move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forward and write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
con conditional persists	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice the hazard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two cycles introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depending will pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check this condition	0.4006568144	0.0	0.0	4.99991804454	6.33985000288	False
introducing some notation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inter stage register	0.0000000000	0.0	0.0	6.99987706681	9.50977500433	False
stage okay instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition is satisfied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparing the register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
comparing rs address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means an instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register which matches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specification of instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
destination is matching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intends to write	0.2697516484	0.0	0.0	8.99985657795	11.094737505	False
source and destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reads the register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions like jump	0.0000000000	0.0	0.0	0.0	3.16992500144	False
read the registers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
back a jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refined little bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reads the registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
omitting those details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition another point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two alternative destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alternative destination addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses are multiplexed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of number	0.5017994859	0.0	0.0	5.99983608909	12.6797000058	False
bates and clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplex is showing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal pc write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal and bubble	0.0000000000	0.0	0.0	0.0	1.58496250072	False
considered as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data forwarding paths	0.4006568144	0.0	0.0	4.99991804454	6.33985000288	False
introducing two cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two consecutive instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two dependent instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are separated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case this match	0.0000000000	0.0	0.0	0.0	1.58496250072	False
match would occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction has reached	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reached dm stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find any conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data forwarding techniques	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall that idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is generated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated we pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeat those slides	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input of alu	0.5010266940	0.0	0.0	2.99991804454	6.33985000288	False
means two paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two paths leading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction like add	0.0000000000	0.0	0.0	0.0	3.16992500144	False
case the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state to alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction um requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires two registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required in fourth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly from alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dma and fourth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store so output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register to alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
datapath okay augmented	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paths and shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identify these paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs of alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two gets selected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
selected and coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bringing a copy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced an multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require three control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work out conditions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give proper value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit signal	0.0000000000	0.0	0.0	0.0	3.16992500144	False
paths are organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditions to energize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
energize these paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two the paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stages the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control we require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forward a equal	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
don t hold	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold by default	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holds the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar but first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction NN stage	0.0000000000	0.0	0.0	0.0	0.0	False
stage um intends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intending to write	0.0000000000	0.0	0.0	0.0	3.16992500144	False
taking special care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made this check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check in earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition without forwarding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digit one instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right or wrong	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wrong another instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write it intends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non zero address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is matching	0.0000000000	0.0	0.0	0.0	3.16992500144	False
back so instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction here intends	0.0000000000	0.0	0.0	0.0	3.16992500144	False
intends to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moved further intends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write into non	0.0000000000	0.0	0.0	0.0	3.16992500144	False
non zero register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
matches the destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matches the source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register where instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forward the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supposed to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced this additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional um check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matching that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition for defining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controlling the multiplexer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
relevant register field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place rs rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition that instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
destination there matches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require rt register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
checked by control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
energize or enable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enable the right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right forwarding paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paths having done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spite of forwarding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is ready	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ready after fourth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce um stall	0.0000000000	0.0	0.0	0.0	3.16992500144	False
condition when data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forwarding is happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
described the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifically a load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check is happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check when instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage that load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read is load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal is active	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
exercise our controls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controls for holding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holding the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle and introducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing a nop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction we don	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two different ways	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
notice that instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times um times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times time slabs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nops are inserted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inserted the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal were defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditions were defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined we check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check the hazard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazard and activate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activate those control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve the performance	0.5015416238	0.0	0.0	3.99987706681	9.50977500433	False
performance we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situations where stalls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stalls are required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditions for introducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically the conditions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
develop for stall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition we developed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of control	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
select these multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
special cases introduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce the stalls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling control hazards	0.0000000000	0.0	0.0	0.0	3.16992500144	False
discussing pipelined design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design for mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor um last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detect when hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards are occurring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the dependency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce appropriate control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals for today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify to handle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance in view	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of techniques	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibility of eliminating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution of branches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prediction of branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction level parallel	0.0000000000	0.0	0.0	9.99989755568	7.92481250361	False
level parallel architecture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
architecture and tha	0.0000000000	0.0	0.0	0.0	3.16992500144	False
view of branch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hazards and data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce um null	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or nop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions or bubbles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
stage wise view	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing various stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice that nops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two nop instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibly after multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
derive control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals which guide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
guide these multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enable this paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine a branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequentially or branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continues getting instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions in sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence is broken	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetch the target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entered the pipeline	0.0000000000	0.0	0.0	0.0	3.16992500144	False
generate a control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
datapath and controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed the branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition regarding tested	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tested in alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tested by alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated for feeding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end of fourth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetch cycle shifts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
trapping this output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making this pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register um consequences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determines the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
undergo a change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate and multiplexer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
borne in mind	0.0000000000	0.0	0.0	0.0	3.16992500144	False
flush the instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
loading the target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing um nop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards so similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
action somewhat similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle the branches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completed somewhere target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine is completed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inline that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activities are happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happening would determine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind these delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happening we started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically the computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the delay	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
mind another factor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectures where condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
evaluation and branching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branching are split	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set some flags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flags the branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test the flag	0.0000000000	0.0	0.0	0.0	3.16992500144	False
carry out branching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branching so condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fact the real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
real evaluation takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
evaluation takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
immediately preceding instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed up branch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
move these events	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events as early	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the gap	0.2860492380	0.0	0.0	7.99991804454	6.33985000288	False
making and actual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing is branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving a lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correctly you lose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improved the situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing dynamic predication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember the target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decision but calculation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustration of branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
testing some condition	0.0000000000	0.0	0.0	0.0	3.16992500144	False
condition is false	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
instruction or predicated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attach a condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two you attached	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attached the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
true the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction gets done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifies which condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tested so condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition being tested	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of previous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flag is set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch to current	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means you skip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set nz means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
removing this branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch instruction explicit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction explicit branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
explicit branch instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting that condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
testing is part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preparation for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing the addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition and depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store the result	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
speed up execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution of branch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
speed up target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
target is calculation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation and condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculating the target	0.0000000000	0.0	0.0	0.0	3.16992500144	False
generate target address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decode the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
target address calculation	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
calculate target address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address in anticipation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching the registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex if virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory was involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation also involves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves um page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing that translation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translation from virtual	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address to real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply um address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply involve making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making um doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing an addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting in anticipation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing a part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design okay last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced a comparator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle because alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu was free	0.0000000000	0.0	0.0	0.0	1.58496250072	False
utilize the alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving that adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving and introducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing a comparator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of clock	0.0000000000	0.0	0.0	1.99991804454	6.33985000288	False
coming in series	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiplexer these dont	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main um effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay of register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
remember that testing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
testing for equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simpler as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared to testing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
greater than right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit by bit	0.4106399888	0.0	0.0	5.99981560022	14.2646625065	False
afford um equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equality or inequality	0.0000000000	0.0	0.0	0.0	3.16992500144	False
greater than comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done within alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu the fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq bna kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing this right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting a simpler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison here comparator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design with slight	0.0000000000	0.0	0.0	0.0	1.58496250072	False
losing one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically when branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch actually occurs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gap between condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition code evaluation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions to evaluate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
setting the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data hazard situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is dependent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is setting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code other instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is testing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
waiting is cut	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction can calculate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculate its target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
assume that branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
true or false	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
cycles so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done whether condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
role of compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find um suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitable independent instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decision about branching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make branch effective	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effective one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technique of branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branches that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t worry	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
operation that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means um don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic idea question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ways of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find the branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
true and branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
criteria is fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depend upon situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predict um inline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predict the target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of branches	0.0000000000	0.0	0.0	0.0	3.16992500144	False
care of situations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide the dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dynamic branch prediction	0.5010266940	0.0	0.0	7.99991804454	6.33985000288	False
occurs several times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside a loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition was true	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minded um approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last several occurrences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurrences and based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving the programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bypassing the delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch with nullification	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predicting okay depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple branch prediction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
strict forward logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions which loops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose your strategy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enter the loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bra some loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find that last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition becomes false	0.0000000000	0.0	0.0	0.0	3.16992500144	False
make a mistake	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
entering the loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exiting the loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
static branch policy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predict that loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make one mistake	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mistake per loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dynamic prediction strategy	0.0000000000	0.0	0.0	0.0	3.16992500144	False
strategy does worse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worse than static	0.0000000000	0.0	0.0	0.0	1.58496250072	False
static prediction strategy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make branch dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch dynamic branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify our dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remembering what happened	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing a scheme	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remembering one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively two bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summary of last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last several outcomes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t change	0.0000000000	0.0	0.0	0.0	3.16992500144	False
change your decision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predicting that branch	0.2860492380	0.0	0.0	7.99991804454	6.33985000288	False
point um branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arcs are indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transiting the state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outcome and based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predict that branch	0.2001640689	0.0	0.0	7.99991804454	6.33985000288	False
taking the branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continue to predict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continue in state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
avoid making double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making double mistakes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping the history	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done in anticipation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
type of instruction	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
address is obtained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obtained by adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding a constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things are changing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping in mind	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
scheme will work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative or contrantive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contrantive decibel memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
current um instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field carries instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries instruction address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field carry prediction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry prediction statistics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
match that address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurs you pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store target address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store target instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction branch instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch instruction carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing in anticipation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
probability of changing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changing of target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ninety five percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predicted with hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred percent accuracy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basis of outcome	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history of branches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encode um outcome	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zeros which represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last few branches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accuracy the outcome	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve your prediction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware to carry	0.0000000000	0.0	0.0	0.0	3.16992500144	False
out these things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware to undo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
undo the effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect of wrong	0.0000000000	0.0	0.0	0.0	1.58496250072	False
due to data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards or branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyze the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and push	0.0000000000	0.0	0.0	0.0	1.58496250072	False
push those striking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
striking the pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
causing any stalls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right um wha	0.0000000000	0.0	0.0	0.0	3.16992500144	False
doing data forwarding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check the dependency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dependency between instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
built in hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is producing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pushed in pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done by compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete um picture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the order	0.0000000000	0.0	0.0	0.0	3.16992500144	False
order of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nicely support speculative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
support speculative execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution and dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prediction the kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of stuff	0.0000000000	0.0	0.0	0.0	3.16992500144	False
forms the basis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
super scalar architecture	0.0000000000	1	0.0	5.99993853341	4.75488750216	False
decode and execute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute several instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
necessarily a dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
window of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stream of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
idea of dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extended to multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction level parallelism	0.0000000000	1	0.0	5.99993853341	4.75488750216	False
talking of parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parallelism in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple processors doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors doing multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing multiple instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is capable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of fetching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching and decoding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decoding and executing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing several instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions and finds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out which instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware which executes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executes these instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results are obtained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming to ilp	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ilp or instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler to identify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identify what instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t leave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leave this query	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying multiple operations	0.0000000000	0.0	0.0	0.0	3.16992500144	False
long instruction word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word um whe	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coded multiple instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple instructions put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture very large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large instruction word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meaning of vliw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture with dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler driven vliw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driven vliw approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple functional units	0.0000000000	0.0	0.0	0.0	1.58496250072	False
units so multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle multiple instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access the register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
file so register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
support multiple read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple read write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read write ports	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parallel between vliw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vliw and super	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scalar the difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of vliw	0.0000000000	0.0	0.0	0.0	3.16992500144	False
long instructions carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions carrying multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand um super	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scalar um architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decode and issue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetched simultaneously pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing that multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of stream	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vliw each instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two alternative architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alternative architecture versus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture versus timing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top picture shows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four stage pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage pipeline lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stages are instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction fetch decode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetch decode execute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute and write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overlapping this manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions in flight	0.0000000000	0.0	0.0	0.0	3.16992500144	False
super scalar suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
degree of parallelism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching three instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decoding three instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing three instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions doing write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing write back	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions um biw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction being fetched	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetched single instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction being decoded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out multiple operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place three architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
super scalar processors	0.0000000000	0.0	0.0	0.0	3.16992500144	False
ibm s power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high performance desktop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance desktop computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desktop computing machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scalar processors vliw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specialized in varied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applications so question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scalar is popular	0.0000000000	0.0	0.0	0.0	1.58496250072	False
popular for general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general purpose computing	0.5015416238	0.0	0.0	5.99987706681	9.50977500433	False
binary code compatibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighty six processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pentium a super	0.0000000000	0.0	0.0	0.0	1.58496250072	False
super scalar version	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code compatibility exists	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made to work	0.0000000000	0.0	0.0	0.0	3.16992500144	False
machine and run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
series as long	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long as instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine doing executing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed through vliw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
regenerate the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detect um parallelism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parallelism at instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction level pack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pack the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source level compatibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
object level compatibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vliw um processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require very specialize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impossible to code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code normal scalar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normal scalar machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine by hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code super scalar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require anything extra	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed for super	0.0000000000	0.0	0.0	0.0	1.58496250072	False
super scalar processor	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
account some features	0.0000000000	0.0	0.0	0.0	1.58496250072	False
features and produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce better code	0.0000000000	0.0	0.0	0.0	3.16992500144	False
machine is super	0.0000000000	0.0	0.0	0.0	1.58496250072	False
busy the compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler can produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specially for super	0.0000000000	0.0	0.0	0.0	1.58496250072	False
density in vliw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find many instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost super scalars	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieve a higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
degree of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance in vlwi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vlwi technique provided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words about exception	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed exceptional handling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of multi	0.0000000000	0.0	0.0	4.99991804454	6.33985000288	False
case of pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design in fact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fact in pipeline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline design exception	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design exception handling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions in processing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is showing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow another instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing um page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fault or illegal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of exceptions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show an exception	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results in overflow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
overflow okay overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done the arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supposed to occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things very difficult	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt or imprecise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of precise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precise interrupt means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupts or exception	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions are occurring	0.0000000000	0.0	0.0	0.0	3.16992500144	False
insist on precise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupts to happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving of status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
naturally very complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle the exception	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back in resume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resume the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions were executed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out and restart	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of possibilities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point um realizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally to summarize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stalls which occurred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
due to branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques to improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve branch performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch performance including	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance including branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
including branch elimination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch elimination branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
elimination branch speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
static or dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dyna dynamic scheduling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
superscalar and vliw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically instruction level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level parallel architectures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance beyond cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ideally it lies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lies to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpi one barrier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
super scalar manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
science and engineering,iit	0.5025746653	0.0	0.0	9.99979511136	15.8496250072	False
engineering,iit delhi lecture	0.5025746653	0.0	0.0	9.99979511136	15.8496250072	False
set architecture-1 today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussion on instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set arhitecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lecture instructions form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface between hardware	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hardware and software	0.4388771118	0.0	0.0	5.99985657795	11.094737505	False
software instructions provide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide the primitive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic behaviour definitions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
definitions which hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand what action	0.0000000000	0.0	0.0	0.0	1.58496250072	False
action they perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying out arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out arithmetic operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic operations simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data the data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and registers	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
decisions are made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made in program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control is defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined using instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle constant operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situations where constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
participate in computations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry the distinction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembly and machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relationship between machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language um machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic building blocks	0.0000000000	0.0	0.0	0.0	3.16992500144	False
harware can interpret	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing an instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
goal certain goal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide a set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of operations	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
operations where computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximize performance maximize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance maximize efficiency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost of implementing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implementing these instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
goals as power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose of reaching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes a toy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine and describe	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed by people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people at stanford	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stanford in early	0.0000000000	0.0	0.0	0.0	1.58496250072	False
risk reduced instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduced instruction set	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
instruction set computers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lines and mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
video games silicon	0.0000000000	0.0	0.0	0.0	1.58496250072	False
games silicon graphics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
silicon graphics computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sony play station	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin with arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplest arithmetic operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add and subtract	0.4388771118	0.0	0.0	5.99985657795	11.094737505	False
add two numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers to produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce the result	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
equivalently in mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips assembly language	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register name dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two another register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
association between registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
established by compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbitarily some decision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers of mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are appearing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting the result	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
simple and infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture and simplicity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplicity favors regularity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow certain uniformity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
uniformity various operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow similar format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which adds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adds two numbers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
operands in mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips are thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two bit	0.3959665700	0.0	0.0	46.9982584465	134.721812561	False
two bit numbers	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
registers are thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit registers	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
registers um question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction can add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add two number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
limit the size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size because working	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working on arbitary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
commonly your numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers can fit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fit within thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition of thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add larger numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involve several operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement which subtracts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additions being done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two the result	0.0000000000	0.0	0.0	0.0	3.16992500144	False
high level language	0.4281695956	0.0	0.0	16.9995902227	31.6992500144	False
level language program	0.4175579704	0.0	0.0	9.99979511136	15.8496250072	False
done by putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done in straight	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward manner	0.5012840267	0.0	0.0	1.99989755568	7.92481250361	False
hold the program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
program but memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold bulk data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger data structures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
records structures arrays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complexing you build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of registers	0.4518750965	0.0	0.0	10.9998156002	14.2646625065	False
registers is limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited in mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two registers	0.4641724794	0.0	0.0	12.9997541336	19.0195500087	False
talking of arrays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions to move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data between memory	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
data from specific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locations of memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory so memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large one dimensional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dimensional array consisting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consisting of bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte whereas operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half the word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word of thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressability is provided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resolution that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address each individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressed so addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of byte	0.0000000000	0.0	0.0	2.99987706681	9.50977500433	False
bits of address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
raised to power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two bytes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
raised power thirty	0.2697516484	0.0	0.0	6.99985657795	11.094737505	False
thirty two minus	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
talking of words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit words	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
words each consisting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power thirty words	0.0000000000	0.0	0.0	0.0	3.16992500144	False
relationship of bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes with word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different conventions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignore this spelling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
error little endian	0.0000000000	0.0	0.0	0.0	1.58496250072	False
endian or big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
endian little endian	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word you start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start numbering bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are reverse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing most significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
big endian convention	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lsb least significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
significant bit end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow different conventions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intel processors follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow little endian	0.0000000000	0.0	0.0	0.0	1.58496250072	False
endian convention spark	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convention spark processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor follows big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work in lab	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lab with simulator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adapts the convention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running on pentiums	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find one convention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty in computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find different convention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words are aligned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situations where words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aligned to address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physically these bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes are grouped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grouped as shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word which consists	0.0000000000	0.0	0.0	0.0	3.16992500144	False
consists of byte	0.0000000000	0.0	0.0	0.0	3.16992500144	False
logically can pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word from byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consisting of byte	0.0000000000	0.0	0.0	0.0	3.16992500144	False
word is spread	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions which excess	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moved between registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
element okay lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for load	0.0000000000	0.0	0.0	0.0	3.16992500144	False
load w stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loading a word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets not worry	0.0000000000	0.0	0.0	0.0	3.16992500144	False
writing a number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagining that register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holds the starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
elements of type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte of thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers one number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two another number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contained in register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
added and define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is loaded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform an addition	0.0000000000	0.0	0.0	0.0	3.16992500144	False
loaded from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is put	0.0000000000	0.0	0.0	0.0	3.16992500144	False
put in register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
writes this value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction sw stand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stand for store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word the address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
change this constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
described a simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index of array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory perform arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform arithmetic put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the result	0.5012840267	0.0	0.0	4.99985657795	11.094737505	False
back in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply a matter	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
matter of moving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interchange two elements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking an array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variable to interchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programming for interchanging	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interchanging two variables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
temporary and cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically its clear	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require two loads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first two instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contents of register	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
multiply instruction takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes one value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset we require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address of array	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
four to begin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is prepared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prepared in register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset zero offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done entire address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire address calculation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load a word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
word you pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifteen this loads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loads second load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store in opposite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen is stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifteen is stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two get interchanged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
explicitly used temporary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put in reverse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order um ignore	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
written in symbolic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine machine instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions in binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form are thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
uniformity the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions also thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation is add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers involved registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total of thirty	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
etcetera are numbered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
etcetera numbered sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbered sixteen seventeen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly by number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register two register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register five register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit word	0.0000000000	0.0	0.0	5.99989755568	7.92481250361	False
word is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields each field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
short this specifies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifies which operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done which operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code op code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code for add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limit the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
real machine requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact subtract instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pattern here contrary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction add subtract	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
fields five bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field because registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit numbers numbering	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction this filed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
filed is unused	0.0000000000	0.0	0.0	0.0	1.58496250072	False
short for shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register fields correspond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for register	0.3337893297	0.0	0.0	7.99991804454	6.33985000288	False
code for seventeen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit number	0.0000000000	0.0	0.0	7.99985657795	11.094737505	False
number which defines	0.0000000000	0.0	0.0	0.0	3.16992500144	False
defines this instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so add	0.0000000000	0.0	0.0	0.0	3.16992500144	False
machine is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing a long	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write in compact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form in hexa	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hexa decimal form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store in machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow same form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a deviation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of regularity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
realize that good	0.0000000000	0.0	0.0	0.0	1.58496250072	False
good design demands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
demands a compromise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
format r stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constants so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically four fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit field	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
instruction like load	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thirty two dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field so corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing in binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put decimal equivalents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code of eighteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming in load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit number	0.5017994859	0.0	0.0	5.99985657795	11.094737505	False
instructions and instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for moving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two simple instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bne and beq	0.0000000000	0.0	0.0	0.0	3.16992500144	False
beq bne stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for branch	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
equal and beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch if equal	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
equal to illustrate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustrate this lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple if statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform this addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make this comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
appearing as equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language or symbolic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
symbolic assembly language	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal then branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two a statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbitary in names	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t hold	0.3577974925	0.0	0.0	3.99989755568	7.92481250361	False
label is linked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
symbol j stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for jump	0.0000000000	0.0	0.0	0.0	3.16992500144	False
operand for comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply say unconditional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branching to label	0.0000000000	0.0	0.0	0.0	1.58496250072	False
puts the result	0.0000000000	0.0	0.0	0.0	3.16992500144	False
result this adds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition we don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump here jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump to lab	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two this label	0.0000000000	0.0	0.0	0.0	1.58496250072	False
label is label	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction after subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jumps to lab	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two so lab	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control is organised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison for equality	0.5015416238	0.0	0.0	5.99987706681	9.50977500433	False
greater than type	0.0000000000	0.0	0.0	0.0	3.16992500144	False
type of comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction called slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt which stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for set	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
set a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register to value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depending upon comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alter the flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq or bna	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bna to achieve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieve an effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say blt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spirit as beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare two register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register for equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equality and branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition holds suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose the comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combine a comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq or bne	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make compare make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare make comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make comparison result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register is equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced this jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump instruction lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced for decision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making and flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control so bne	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code two register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
defines the label	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pick the data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
define an address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address but address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembly form symbolic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form symbolic form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written a label	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number which appears	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially an offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
destination where jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code and remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty six bits	0.4297035515	0.0	0.0	2.99987706681	9.50977500433	False
jump address slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address slt instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code three register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register fields shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields shift amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift amount field	0.0000000000	0.0	0.0	0.0	3.16992500144	False
field and function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function together define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define slt instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move to handling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling of constants	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of cases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deal with constants	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow different approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is loaded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory this constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the constants	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constants as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting same instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register or memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
described the meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meaning is obvious	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions also follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow i format	0.0000000000	0.0	0.0	0.0	3.16992500144	False
code two registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constants are sixteen	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hardwared to register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register whose contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose you write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write an add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction with register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leave it unchanged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform add operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
simply moving data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate move instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction um add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving by virtue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written as dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contained in sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit constants	0.0000000000	0.0	0.0	0.0	3.16992500144	False
deal with sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit constant	0.4297035515	0.0	0.0	4.99985657795	11.094737505	False
bit constant rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed for larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighteen twenty twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single instruction handling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction handling thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit constant	0.0000000000	0.0	0.0	5.99989755568	7.92481250361	False
instructions one instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left half left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half left sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen another instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half right sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right sixteen bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extraction called lui	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lui which stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lui upper means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means it loads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loads upper part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register left half	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant so lui	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant this instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction will bring	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bring this constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant into upper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half or left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant which corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happening is shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is executed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
half the right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking this constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right half left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are odd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
odd which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load a constant	0.0000000000	0.0	0.0	0.0	3.16992500144	False
work with single	0.0000000000	0.0	0.0	0.0	3.16992500144	False
binary or machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract immediate add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow r format	0.0000000000	0.0	0.0	0.0	3.16992500144	False
add immediate subtract	0.0000000000	0.0	0.0	0.0	3.16992500144	False
subtract immediate follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two branch instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed the format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unconditional branch instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction called jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump the format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out here load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load word store	0.0000000000	0.0	0.0	0.0	3.16992500144	False
word store word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
word also form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
format lui load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lui load upper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of bne	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bne is branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq is branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller in size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size adding smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding smaller numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers the circuitory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware for adding	0.0000000000	0.0	0.0	0.0	3.16992500144	False
adding two thirty	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
numbers is faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster than hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding two sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit numbers	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
swap instruction swap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction swap operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically the key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two load instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two store instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading two words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words from memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sixteen and writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
swapped what remains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preparing the addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array is constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array where compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler would put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four and index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers are concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concerned they occupy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupy one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressing is byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first multiply instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preparing four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two so register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four are added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two has complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional four offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes two thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words and performs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performs or operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes one register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits but actual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
operation so remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining sixteen positions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positions are filled	0.0000000000	0.0	0.0	0.0	3.16992500144	False
filled with zeros	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
number first number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is contained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is obtained	0.0000000000	0.0	0.0	0.0	3.16992500144	False
obtained by prefixing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prefixing sixteen zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put two parts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a thirty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
market the natural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance which performs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer is designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed the question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alternatives which alternative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of performance	0.4006568144	0.0	0.0	5.99991804454	6.33985000288	False
relationship between performance	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
performance and architectural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance the question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perspective okay user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view of design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basis for comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare one versus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
definition is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand the relationship	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purchasers perpesctive suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buy a computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of variety	0.0000000000	0.0	0.0	0.0	3.16992500144	False
manufacturers different vendors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of choices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range of machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare performance wise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance and cost	0.0000000000	0.0	0.0	0.0	3.16992500144	False
performance price ratio	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pose this question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand from designers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
major styles load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
styles load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load store style	0.0000000000	0.0	0.0	0.0	1.58496250072	False
style or memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory memory style	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory style stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
style stack style	0.0000000000	0.0	0.0	0.0	1.58496250072	False
style okay accumulator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
philosophies of designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing and instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choices on cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost and performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction design stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fix the price	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out different ways	0.0000000000	0.0	0.0	0.0	1.58496250072	False
study of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantitative and precised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measuring the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measurement may involve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number which summarizes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
experiment and based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make good choices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two issues involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issues involved performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a judgement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
market a system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
project certain things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
account your requirements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
evaluation or definition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
method of measurement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
method of summarizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
method of comparing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparing is isimportant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view of understanding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding various design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
piece of hardware	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
design choice performs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing word processing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things may happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influencing the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance are related	0.0000000000	0.0	0.0	0.0	1.58496250072	False
related to hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factors are related	0.0000000000	0.0	0.0	0.0	1.58496250072	False
related to architectural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance okay including	0.0000000000	0.0	0.0	0.0	1.58496250072	False
including certain instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence on performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
performance or instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
develop certain understanding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring some basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points into attention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of aircrafts	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shows a set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of perfomance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first three columns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignore the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last two columns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moment the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first second column	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aircraft okay expressed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expressed in miles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
terms of miles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of passengers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
matter of telling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
target was speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed then concorde	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interested in long	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect two airports	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non stop flight	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of passenger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four fifty passengers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choice is boeing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four seven right	0.0000000000	0.0	0.0	0.0	3.16992500144	False
make two trips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fix your targets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area of interest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
whats your application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hours to connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect two points	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two points lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four thousand miles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of hours	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput okay number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carried into miles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of composite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two the figures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination of capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
criteria okay multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
context of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question how long	0.0000000000	0.0	0.0	0.0	1.58496250072	False
job to run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run so moment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run it takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes certain amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute the program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
interactive environment lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say database	0.0000000000	0.0	0.0	0.0	1.58496250072	False
query or atm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of environment	0.0000000000	0.0	0.0	0.0	3.16992500144	False
give a command	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds or minutes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
minutes or hours	0.0000000000	0.0	0.0	0.0	3.16992500144	False
type of measure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the rate	0.0000000000	0.0	0.0	0.0	3.16992500144	False
carried out number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of tasks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tasks per unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average execution rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shoes of computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer system manager	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run every hour	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wait or user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collection of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput some waiting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times are introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replace all computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput more important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important than execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depends upon perhas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perhas the person	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concern of response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number a larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger number represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents better performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reciprocal of execution	0.0000000000	0.0	0.0	0.0	3.16992500144	False
performance of lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long it takes	0.4175579704	0.0	0.0	4.99989755568	7.92481250361	False
simple and straight	0.0000000000	0.0	0.0	0.0	3.16992500144	False
straight forward definition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of relative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two performance numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance numbers performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine a runs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
runs the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program in twenty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
seconds and machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine b runs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty five seconds	0.0000000000	0.0	0.0	0.0	3.16992500144	False
twenty times faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four or twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty five percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point eight times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concorde versus boeing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratio of speeds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratio which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point two times	0.3130010904	0.0	0.0	9.99989755568	7.92481250361	False
two times faster	0.0000000000	0.0	0.0	0.0	3.16992500144	False
twenty percent times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent times faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster than boeing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point five hours	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput okay suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chart as persons	0.0000000000	0.0	0.0	0.0	1.58496250072	False
persons or passengers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passengers carried multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by miles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pmph figure passenger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure passenger capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passenger capacity multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
boeing so concorde	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concorde is point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent time faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster than concorde	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison was faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster in speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense or travel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
travel time sense	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand the question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order to improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upgrading a machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point eight giga	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hertz is replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaced by pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point zero giga	0.0000000000	0.0	0.0	0.0	1.58496250072	False
response time change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve okay increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasing the number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of jobs	0.0000000000	0.0	0.0	0.0	3.16992500144	False
running a sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of jobs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jobs all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right so imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine that people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start taking multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking multiple jobs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve the throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead of switching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing time sharing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incurring some overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incurring so response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deteriorate okay suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines five machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines are lying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add a couple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput certainly throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput will improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve more jobs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
response time doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wait in front	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes to execute	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
execute your job	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines or ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines or fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
network of atm	0.0000000000	0.0	0.0	0.0	3.16992500144	False
increase the number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of processors	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
number of network	0.0000000000	0.0	0.0	0.0	1.58496250072	False
network of atmmachines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end for supporting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supporting this atm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right more machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fire a transcaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transcaction on atm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
atm but processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is busy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors take care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fast so continuing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of practical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question now suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors two machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vendors the pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes eight seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes ten seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reasons to buy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
budget limiting budget	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fairly complicated depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output to happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi tasking environment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultimately is sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand the cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu actually spends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing your program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exclude the disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exclude the waiting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent actually executing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing your instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing some service	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loads your program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program it takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of communication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incurrs is attributable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speaking the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total cpu execution	0.0000000000	0.0	0.0	0.0	3.16992500144	False
spent on user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executed to serve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
serve your program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factors which influence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially user cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long a cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give an architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run that program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clarify these points	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty two seconds	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two seconds user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds user component	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component is ninety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred twelve seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total one sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty two seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent in executing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
executing a user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
express in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is running	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two giga hertz	0.2781736305	0.0	0.0	5.99989755568	7.92481250361	False
hertz that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half ano seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ano seconds cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place at discrete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock changes state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two hundred mega	0.3899765968	0.0	0.0	14.9996721782	25.3594000115	False
hundred mega hertz	0.3140081076	0.0	0.0	13.999692667	23.7744375108	False
hertz the cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute to cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu clock cycles	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
cycles into clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose your cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu will spend	0.0000000000	0.0	0.0	0.0	3.16992500144	False
spend one milli	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock cycles divivded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divivded by clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frequency or clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing because clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate and cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rewritten as cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock cycles depend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
product of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count and cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles per instruction	0.4308416716	0.0	0.0	11.9997336448	20.6045125094	False
number of cycles	0.2811758044	0.0	0.0	17.9994058229	45.9639125209	False
takes to run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run a program	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
cpu time equal	0.0000000000	0.0	0.0	0.0	3.16992500144	False
equal to instruction	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
instruction count multiplied	0.4006568144	0.0	0.0	5.99991804454	6.33985000288	False
multiplied by cpi	0.4175579704	0.0	0.0	5.99989755568	7.92481250361	False
multiplied by clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period alternatively cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided by clock	0.0000000000	0.0	0.0	0.0	3.16992500144	False
rate or clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frequency so units	0.0000000000	0.0	0.0	0.0	1.58496250072	False
units of thee	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu time seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions per program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cpi is cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate is seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds per clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
balanced okay instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cancel with instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction um cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles get cancel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cancel with cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds per program	0.4006568144	0.0	0.0	5.99991804454	6.33985000288	False
left hand side	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand side seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side seconds required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to execute	0.0000000000	0.0	0.0	0.0	3.16992500144	False
execute a program	0.4006568144	0.0	0.0	3.99991804454	6.33985000288	False
program or seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor with clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of fifty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fifty mega hertz	0.3899765968	0.0	0.0	7.99985657795	11.094737505	False
talking of cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles everything happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happening in cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of average	0.0000000000	0.0	0.0	0.0	1.58496250072	False
substituting the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count is thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate is fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hertz so fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty into ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten raised power	0.0000000000	0.0	0.0	0.0	3.16992500144	False
seventy into ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raised power minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus six seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds or seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy macro seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock frequency increases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asked this kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two fifty mega	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hertz other factors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factors others remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratio of inverse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rates or direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratio of clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two five times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point of fractional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned that cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice that hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware takes longer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions and shorter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find an average	0.0000000000	0.0	0.0	0.0	3.16992500144	False
average so cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially a waited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average of cpis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpis of individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individual instructions suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions or instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frequently this instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is occuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
categories of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions arithmetic instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
present fifty percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half the instruction	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
program are add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract multiply divide	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
category twenty percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent of instructions	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
load ten percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store twenty percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty percent branches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred the cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu instruction cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic logic unit	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
logic unit instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetical or logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle load takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes five cycles	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cycles store takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes three cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles branch takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes two cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction while computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two into point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average an instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spends two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point two cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu would spend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend doing alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing alu instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend doing load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing load instrution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided by total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two so point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty three percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty five percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor will spend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write a program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
attention on minimizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minimizing the loads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions take longer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions take shorter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group all alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situations where multiplications	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplications and divisions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
longer than addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition and subtraction	0.5025746653	0.0	0.0	8.99979511136	15.8496250072	False
operations and floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point operations	0.4460694698	0.0	0.0	7.99983608909	12.6797000058	False
point operations floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations floating point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
longer than integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer operations memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations memory accesses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accesses take longer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
longer than accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding one picks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picks up operands	0.0000000000	0.0	0.0	0.0	3.16992500144	False
operands from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory one picks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands from registers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
taking from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change your cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
redesign a faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles because number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing an instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide into cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles would determine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make your cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work per cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
product of clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt to pull	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantity and hoping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change can influence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles per program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds per cycle	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiplied by cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce this seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the clock	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
make a move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complicated statement lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program which runs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
runs in ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds on computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four hundred mega	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
design and build	0.0000000000	0.0	0.0	0.0	3.16992500144	False
run this program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is concerned	0.0000000000	0.0	0.0	0.0	3.16992500144	False
increase will effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect the rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu design causing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design causing machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require one point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program what clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designer to target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
answer is giving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sir the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds by executing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing n instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set is instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure would change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times four hundred	0.0000000000	0.0	0.0	0.0	3.16992500144	False
four hundred multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by ten	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
answer all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference between system	0.0000000000	0.0	0.0	0.0	3.16992500144	False
system cpu execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system means operating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means operating system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing just word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer architecture today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
walks of life	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shapes and sizes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer of today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today it packs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power more storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer of nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupied a big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hall much bigger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
weather prediction nuclear	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prediction nuclear simulation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulation for astronomical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation and bio	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tiny and small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
home appliances cameras	0.0000000000	0.0	0.0	0.0	1.58496250072	False
appliances cameras mobile	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cameras mobile phones	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remote to control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control this projector	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers entire diversity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diversity in space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
principle which binds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forms of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
motivation for studying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the term	0.0000000000	0.0	0.0	0.0	3.16992500144	False
term computer architecture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
propose to learn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find this basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
principle is common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small and large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
learn how computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people have developed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed wrong notion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed or built	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design and construction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aspects of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important in todays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
responsible for giving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure into cahes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cahes and virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipelined how instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put in parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build a computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opportunity for designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design an improved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors getting designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software stream understanding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding of architecture	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
influences the performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
relationship between hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manager or administrator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buy a set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
knowledge of basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relations with basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area of embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers where computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer is part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
application where computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture um simplest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving an idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea what computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectural buildings building	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buildings building architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically a plan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts of building	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components of building	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a plan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand a civil	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stand it shouldn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shouldn t fall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of stresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stresses and strains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design or circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
realise this functionality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
realise this plan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put basic components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components together transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transistors registers capacitors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move little bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers are designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed and built	0.0000000000	0.0	0.0	0.0	1.58496250072	False
immediately it brings	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disciplines of engineering	0.0000000000	0.0	0.0	0.0	1.58496250072	False
engineering and science	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture you find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
layers and layers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
layers of abstraction	0.4006568144	0.0	0.0	5.99989755568	7.92481250361	False
abstraction what abstraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leave out details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relevant and focus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focus on matters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matters and issues	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstraction by information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information is reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relationship between architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture and circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly the architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software are seperated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
layers of abstractions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstractions the abstractions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer at level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components from circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
millions and millions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
millions of basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defining your computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex and mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers and returns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
returns the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level language programmer	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
solution but computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly this solution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language which computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer can understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce an eqivalent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation is broken	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of steps	0.0000000000	0.0	0.0	0.0	3.16992500144	False
preparing the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data before addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuitary inside processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor can perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
link this function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function to main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program called assembler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine language program	0.0000000000	1	0.0	0.0	1.58496250072	False
program or machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially a number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number number notation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hexa decimal number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two hexa decimal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hexa decimal digits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number or bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of bytes	0.5010266940	0.0	0.0	4.99991804454	6.33985000288	False
bytes which represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn it represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents this program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written by programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zeros but hexa	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hexa decimal notation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds with binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
binary notation inside	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside a computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or instructions	0.5010266940	0.0	0.0	2.99993853341	4.75488750216	False
instructions the numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t distinguish	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understands the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstraction one major	0.0000000000	0.0	0.0	0.0	1.58496250072	False
central processing unit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
input output devices	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
mouse keyboard display	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keyboard display disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
display disk drive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected to memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
program counter register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file alu	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
alu and bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus interface program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface program counter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter keeps track	0.0000000000	0.0	0.0	0.0	3.16992500144	False
track of current	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction being executed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
executed register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file stores	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file stores operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations arithmetical logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetical logical relational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logical relational comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relational comparison operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation and bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connects these modules	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates or gates	0.0000000000	0.0	0.0	0.0	3.16992500144	False
exclusive or gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates not gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consisting of basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic devices transistor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices transistor register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eventually you reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach a level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transistors of basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown these pictures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floppy disk drive	0.5015416238	0.0	0.0	4.99987706681	9.50977500433	False
disk drive hard	0.0000000000	0.0	0.0	0.0	3.16992500144	False
drive hard disk	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hard disk drive	0.4441882339	0.0	0.0	18.9996721782	25.3594000115	False
disk drive cdrom	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive cdrom drive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fins of heat	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input output cards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bottom some part	0.0000000000	0.0	0.0	0.0	3.16992500144	False
part is visible	0.0000000000	0.0	0.0	0.0	3.16992500144	False
slots where zoomed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plug in input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pci slots pci	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cards are connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected various controllers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controllers are connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory individual memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individual memory chips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put together form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the complete	0.0000000000	0.0	0.0	0.0	3.16992500144	False
complete memory system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seagate hard disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive okay shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recording is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level language programs	0.0000000000	0.0	0.0	0.0	3.16992500144	False
major building block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
building block registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block registers adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components and transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware software boundary	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions which define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
major harware components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand those instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels of hierarchy	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
hierarchy within software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set level	0.5010266940	0.0	0.0	4.99991804454	6.33985000288	False
micro architecture level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level so instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set architecture	0.4641724794	0.0	0.0	19.999692667	23.7744375108	False
set architecture refers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lowest level visible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
visible to programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmer so programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flops or adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit of computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction whereas micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concerns a hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define any instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made to flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defines the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software and hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware at top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to translate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translate these high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high level programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs to machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to manage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manage the resources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resources and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compile compile load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load and execute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design the broad	0.0000000000	0.0	0.0	0.0	1.58496250072	False
broad cpu design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fabricating the circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place the transistor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place a wire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
network but physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical dimension physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dimension physical manifestation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manifestation is assigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier assembly language	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembly language view	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language view defines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction to instruction	0.5010266940	0.0	0.0	1.99991804454	6.33985000288	False
state defined state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state is defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers and flip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor so memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory whereas memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program what registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing an addition	0.0000000000	0.0	0.0	0.0	3.16992500144	False
typically the operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are represented	0.0000000000	0.0	0.0	0.0	3.16992500144	False
set of instruction	0.0000000000	0.0	0.0	8.99965168931	26.9443625123	False
instruction is represented	0.0000000000	0.0	0.0	0.0	3.16992500144	False
represented in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zeros or hexa	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digits for convenience	0.0000000000	0.0	0.0	0.0	1.58496250072	False
layer of abstraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware components high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components high level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level as register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register files alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level as transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transistors and resistances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make this instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set posssible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put these components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components these blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of tricks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tricks and techniques	0.0000000000	0.0	0.0	0.0	1.58496250072	False
employed to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make everything happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand held devices	0.0000000000	0.0	0.0	0.0	3.16992500144	False
held devices devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small computers lap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers lap tops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lap tops mobile	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tops mobile phones	0.0000000000	0.0	0.0	0.0	3.16992500144	False
consumption is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last very long	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation while consuming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue sometime power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extreme power saving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultimately the cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find different ways	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ways of executing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing same instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots and lots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lies in making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making right choice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choice while designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
works is captured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code or program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program in machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supposed to operate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means to bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computations are done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure called stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
functions about hierarchy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system is cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter and alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu registers condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers condition codes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform all arithematic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithematic and logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands are contained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contained in registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu will carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the desired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of instruction	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
instruction will differ	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encoded what operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations they invoke	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation is done	0.0000000000	0.0	0.0	0.0	3.16992500144	False
subsequently for decision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
helps in providing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branches and loops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high level languages	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
processor or simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk little bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
make an abstraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
works in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstraction some details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making an abstraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of simplification	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers or memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store supposedly integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers and reals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mathematics are unbounded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs and real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bounded okay integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer in mathematics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers and finite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand these differences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
properties which real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number would satisfy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working in mathematical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add three numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers as abstracted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand to understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand its assembly	0.0000000000	0.0	0.0	0.0	1.58496250072	False
real life program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programming is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind to understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand how programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
model of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of bytes	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
bytes or words	0.5010266940	0.0	0.0	2.99991804454	6.33985000288	False
memory is bound	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of word	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
word or limit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of bytes	0.5010266940	0.0	0.0	2.99991804454	6.33985000288	False
fast to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read different words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory one acess	0.0000000000	0.0	0.0	0.0	1.58496250072	False
acess to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes that happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure in real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
performance in program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture how long	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute that program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of milli	0.0000000000	0.0	0.0	0.0	1.58496250072	False
milli seconds seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds and minutes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minutes if program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long i mentioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned about embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
embedded computers domain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide you opportunities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opportunities for making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making new designs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically require designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require designing hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
harder than designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing just software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software or designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing just hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issues so embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components okay embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system it appears	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component which performs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performs some intelligent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control a proces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information or perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform some communication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opens up lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
embedded computer domain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry about real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
real time operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer in embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
appears in real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
customize a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add or subtract	0.5015416238	0.0	0.0	5.99987706681	9.50977500433	False
part the key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applications from tiny	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desk top computers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
top computers lap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers lap top	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lap top computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top computers mobile	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers mobile phones	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mobile phones washing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
phones washing machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set and executing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference in instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference in terms	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
performance or speed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lot of difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power consumption cost	0.0000000000	0.0	0.0	0.0	3.16992500144	False
terms of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
general purpose general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose general purpose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general purpose means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of application	0.0000000000	0.0	0.0	0.0	3.16992500144	False
desk top computer	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
power point presentation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
listening to music	0.0000000000	0.0	0.0	0.0	1.58496250072	False
music whereas special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
special purpose computer	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
process the calls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function is unchanged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unlike in desk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desk top processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
phone the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different cpus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intel same manufacturer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of processor	0.0000000000	0.0	0.0	0.0	3.16992500144	False
typically in embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
application the actual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small rectangular tcq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tcq see inside	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside this circular	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the actual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size this big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing like forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accommodate forty pins	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made so big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device same circuitory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
packages roughly lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approximately this size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two contrasting devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general purpose processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high performance consumes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance consumes lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
special purpose applications	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower power consumption	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consumption um doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care about performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left would work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work at giga	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hertz of frequency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially a quartz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
erase the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside its memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make some upgrade	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultra violet light	0.0000000000	0.0	0.0	0.0	1.58496250072	False
light the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program will remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t chage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summarize with list	0.0000000000	0.0	0.0	0.0	1.58496250072	False
list of major	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forms an outline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meant by performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specific instruction set	0.0000000000	0.0	0.0	0.0	3.16992500144	False
set a simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple but powerful	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture at instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations are carried	0.0000000000	0.0	0.0	0.0	3.16992500144	False
out in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
terms of binary	0.0000000000	0.0	0.0	0.0	3.16992500144	False
circuitory to carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out those numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations then based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
based around based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build a processor	0.0000000000	0.0	0.0	0.0	3.16992500144	False
processor to execute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put program counter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow of data	0.5012840267	0.0	0.0	3.99989755568	7.92481250361	False
technique of pipelining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high performance system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today have pipelining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component is memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output devices input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices input output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input output controllers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect to memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory and processors	0.0000000000	0.0	0.0	0.0	3.16992500144	False
out various announcements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overview similar list	0.0000000000	0.0	0.0	0.0	1.58496250072	False
list of topics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incidently doctor kolin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doctor kolin paul	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preparing presentation material	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maintain a lab	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions about lab	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first lab exercise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a submission	0.0000000000	0.0	0.0	0.0	1.58496250072	False
submission so guidelines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
submission of assignment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initial few exercises	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulator called spin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
account but don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer services centre	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer organisation design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware software interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
book other books	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refered to computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer system design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design and architecture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
architecture by huring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huring and jordan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jordan and computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture and organisation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms computer design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer design computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design computer organisation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer organisation computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organisation computer architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
list a book	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rigerously the term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of describing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
functionality whereas design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware building aspects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minors majors lab	0.0000000000	0.0	0.0	0.0	1.58496250072	False
majors lab exercises	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exercises um weightage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
weightage of lab	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent and quizs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface peripheral computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripheral computer interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mobile phone mobile	0.0000000000	0.0	0.0	0.0	1.58496250072	False
phone mobile phone	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer okay infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact many mobiles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
palm palm top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top yes palm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general purpose computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generally a gap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delivered same day	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history of computers	0.2860492380	0.0	0.0	3.99991804454	6.33985000288	False
lecture i talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
political history economic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history economic history	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history or history	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history of science	0.0000000000	0.0	0.0	0.0	1.58496250072	False
science or history	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place in past	0.0000000000	0.0	0.0	0.0	1.58496250072	False
past have made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made um significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tommorow so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half a century	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period gets divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impact on history	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interesting old pictures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pictures of computers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
briefly this mentioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned what technology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide what kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of computers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
future this period	0.0000000000	0.0	0.0	0.0	1.58496250072	False
differences of opinion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people only recognize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generation as recognised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
develop computer systems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
systems or electronic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
major technological development	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technological development takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
development takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
significant very drastic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drastic sudden change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of cost	0.0000000000	0.0	0.0	0.999918044543	6.33985000288	False
cost the affordability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
affordable by large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organisations now large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people can afford	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers and infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count all computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices all appliances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
appliances mobile phones	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equipment the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today the power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consumption has changed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large of magnitude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
efficiency in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers can work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reliabily for extended	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beginning in forties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forties to fifties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device was vacuum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vacuum tube vacuum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tube vacuum tube	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bulb like device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic electronic device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
voltage at current	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bulky and reliable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reliable and powerguzzlers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
powerguzzlers the computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer is built	0.0000000000	0.0	0.0	0.0	1.58496250072	False
roomful of system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices were punched	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cards and paper	0.0000000000	0.0	0.0	0.0	3.16992500144	False
tapes the memories	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rotating drum magnetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drum magnetic rotating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnetic rotating drum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program was machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first generation computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice a period	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating are overlapping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suddenly on day	0.0000000000	0.0	0.0	0.0	1.58496250072	False
growth development improvement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change is marked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abrupt but rapid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change here accord	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accord with arrival	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrival of transistor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transitor from texas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruments these transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform roughly similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
roughly similar function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function what vacuum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller faster cheaper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
efficient in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of energy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
energy also reliability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
development in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine language people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language people started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period some languages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
languages high level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
languages the early	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put several transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single silicon chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integrate many transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device the picture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture here shows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows the layout	0.0000000000	0.0	0.0	0.0	1.58496250072	False
early chip depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of integration	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
characterised as ssi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
msi or lsi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lsi ssi stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for small	0.0000000000	0.0	0.0	0.0	3.16992500144	False
small scale integration	0.0000000000	0.0	0.0	0.0	3.16992500144	False
scale integration medium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integration medium scale	0.0000000000	0.0	0.0	0.0	1.58496250072	False
medium scale integration	0.0000000000	0.0	0.0	0.0	3.16992500144	False
integration and large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large scale integration	0.0000000000	0.0	0.0	0.0	3.16992500144	False
integration or small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices few transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tens of transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transistors large scale	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scale would scale	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scale few thousands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousands of transistors	0.0000000000	0.0	0.0	0.0	3.16992500144	False
naturally equipment computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compact the speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increased the efficiency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
efficiency increased additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increased additional peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interactive with cards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
batch processing environment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
submit your program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program for running	0.0000000000	0.0	0.0	0.0	1.58496250072	False
days later depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load and efficiency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
press a button	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prepare a deck	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deck of cards	0.0000000000	0.0	0.0	0.0	3.16992500144	False
progam is punched	0.0000000000	0.0	0.0	0.0	1.58496250072	False
punched and data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
punched or prepare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prepare a roll	0.0000000000	0.0	0.0	0.0	1.58496250072	False
roll of paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape by punching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small syntactic mistakes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is nil	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make that correction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terminals and keyboards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interactive and online	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode and operating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system also evolved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change next major	0.0000000000	0.0	0.0	0.0	1.58496250072	False
major change occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make entire processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chip the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of transistors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chip was large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lsi to vlsi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vlsi vlsi stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large scale integrated	0.0000000000	0.0	0.0	0.0	3.16992500144	False
scale integrated circuits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
vlsi also terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined like ulsi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ulsi ultra large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultra large scale	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventies late seventies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of vlsi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of times	0.5012840267	0.0	0.0	3.99989755568	7.92481250361	False
million um infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tending to hundreds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundreds of millions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vlsi basically meant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tens and hundreds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundreds of thousands	0.0000000000	0.0	0.0	0.0	3.16992500144	False
level of change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
owning their computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers personal computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
personal computing home	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing home computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
home computing embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing embedded computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
posible when processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor really shrunk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of capablities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capablities of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
emphasis on graphics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphics graphical user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphical user interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mouse um hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices also started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically same microprocessor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
literature you find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mention fifth generation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of capability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capability of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers um computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processing to increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
performance and input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
natural in human	0.0000000000	0.0	0.0	0.0	1.58496250072	False
life so infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
undertaken in japan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unlike previous definition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
definition of previous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined by change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
style of computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing and level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of performance	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
performance has increased	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost has decreased	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combine the effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost per unit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
technologies are compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared here vacuum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vacuum tube transistor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tube transistor integrated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transistor integrated circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit and vlsi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four different generation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
years nineteen fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty one sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty five seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance per cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit cost raises	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of progress	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rupee or dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity has changed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dram or dynamic	0.0000000000	0.0	0.0	0.0	3.16992500144	False
ram the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic semiconductor memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changed in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of capacity	0.0000000000	0.0	0.0	0.0	3.16992500144	False
talking of capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity per chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity as theyears	0.0000000000	0.0	0.0	0.0	1.58496250072	False
theyears have passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen k capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four million bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
year to year	0.0000000000	0.0	0.0	0.0	1.58496250072	False
years the capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frequency of processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scale of complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete computer system	0.0000000000	0.0	0.0	0.0	3.16992500144	False
include performance contribution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance contribution made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made by cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten years period	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rise in performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decade um sunfour	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sunfour two sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mix machines ibm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines ibm machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine hp bakel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bakel for twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty one thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand two sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of generation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events the significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events which occur	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
impact so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of slides	0.0000000000	0.0	0.0	0.0	1.58496250072	False
major events beginning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beginning with introduction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first programmable computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer by konrad	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four um computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer called harvard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture essentially means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory which accomodates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program and data	0.3508807971	0.0	0.0	3.99985657795	11.094737505	False
two different memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
units for program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea even today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caches for program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
okat this basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eniac one computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developers were eckert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared to previous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
periods of forties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
researching on development	0.0000000000	0.0	0.0	0.0	1.58496250072	False
development of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
significant in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size its capabilities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult to pin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inventor of computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
john fon newman	0.0000000000	0.0	0.0	0.0	3.16992500144	False
involved in developing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precisely the concept	0.0000000000	0.0	0.0	0.0	1.58496250072	False
principle of computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor takes instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and executes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stated by john	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plug in wires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slot to change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the functionality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easy to program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program then nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transistor was invented	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event which changed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first commercial computer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
computer is considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
considered as univac	0.0000000000	0.0	0.0	0.0	1.58496250072	False
univac and people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involved with eniac	0.0000000000	0.0	0.0	0.0	1.58496250072	False
responsible for development	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buy then ibms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ibms first computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer is ibm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enters the history	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remained very significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
industry the language	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first high level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language which easy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four fortran seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
original um event	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event is nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version was made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stanford research institute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
institute and bank	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bank of america	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer was developed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micr was made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnetic ink corrector	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ink corrector reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ics integrated circuits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integrated circuits date	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first computer game	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer game nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
game nineteen sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty two spacewar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spacewar um invention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invention of computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty four first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four first computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first computer network	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer network arpanet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arpanet in nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed by defence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defence funding arpa	0.0000000000	0.0	0.0	0.0	1.58496250072	False
funding arpa stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for advanced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
advanced research project	0.0000000000	0.0	0.0	0.0	1.58496250072	False
research project agency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
agency which funds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
funds research projects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
projects in usa	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usa um large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scale integration begins	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intel first memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first memory chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first dynamic ram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dynamic ram chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chip and first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
microprocessor is intel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flexible storage unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storage unit flexible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit flexible disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nature um ethernet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ethernet computer networking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consumer so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first home computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer or consumer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers in seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy four seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
span many years	0.0000000000	0.0	0.0	0.0	1.58496250072	False
years from apple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apple trs eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighty and commodore	0.0000000000	0.0	0.0	0.0	1.58496250072	False
commodore um spreadsheet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spreadsheet was visicalc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed in nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first word processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word processor wordstar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor wordstar nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wordstar nineteen seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level a series	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing the earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier consumer computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing also moved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moved to individuals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reaped maximum benefit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event were microsoft	0.0000000000	0.0	0.0	0.0	1.58496250072	False
microsoft and intel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first operating system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system first version	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version of microsoft	0.0000000000	0.0	0.0	0.0	1.58496250072	False
microsoft operating system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operating system msdos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apple lisa computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer with extensive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extensive gui graphic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gui graphic user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphic user interface	0.0000000000	0.0	0.0	0.0	3.16992500144	False
convenient another popular	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer of apple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apple apple macintosh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
macintosh um windows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
appeared in nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history of events	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events took place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer from ibm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ibm s ssec	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compute tables indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tables indicating moon	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating moon positions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flight to moon	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moon in nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of millions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
millions of operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input and output	0.4019769357	0.0	0.0	7.99975413363	19.0195500087	False
cards and pumched	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape the technology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tubes and relays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relays are devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
voltage the current	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required floor space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space of twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty feet twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty five feet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feet by forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty feet univac	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand of operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of magnetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnetic tape printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape printer memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer memory size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand words thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words thousand numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storage was delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vacuum tubes magnetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tubes magnetic tapes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand us dollars	0.0000000000	0.0	0.0	0.0	1.58496250072	False
orders of magnitude	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
magnitude as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared to todays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost of printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two very popular	0.0000000000	0.0	0.0	0.0	1.58496250072	False
popular systems ibm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ibm three sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left and cdc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecturally cdc sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced the idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of pipelening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipelening and idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modern day processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectural details illiac	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system a parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parallel system developed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed by university	0.0000000000	0.0	0.0	0.0	1.58496250072	False
university of illionos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illionos urbana champaign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first major attempt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt to develop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
develop a large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large parallel system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventies the level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integration became high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high computers computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers computers shrunk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shrunk from room	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writer like device	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
acts as terminal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture xerox alto	0.0000000000	0.0	0.0	0.0	1.58496250072	False
xerox alto machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first work stations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stations so work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically powerful desk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
powerful desk top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
full fledged capability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capability of large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer but good	0.0000000000	0.0	0.0	0.0	1.58496250072	False
good user interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user interface graphic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface graphic user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface so xerox	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work in developing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developing window based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
window based interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
early super computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
super computers cray	0.0000000000	0.0	0.0	0.0	1.58496250072	False
company called clay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clay which fall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
category of super	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high performance computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
highest performance computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of cabinets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the length	0.0000000000	0.0	0.0	0.0	1.58496250072	False
length of wire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
length of cables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cables which connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect back panels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reason for keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping this cable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required extensive cooling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cooling to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make it work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers of aragon	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of technology	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lot of things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things which research	0.0000000000	0.0	0.0	0.0	1.58496250072	False
research is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place the devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices are shrinking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reaching the atomic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nano technology area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technology area nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area nano technology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nano technology means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means all dimensions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meters um grid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grid computing refers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refers to computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousands of billions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
billions of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers all netrworked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solve a single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extended quantum computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantum computing based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
based on quantum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
promise of solving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tough computing problems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shorter time dna	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure and computing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extent and depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
totally different kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers in future	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design a part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussing instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set level architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple instruction set	0.0000000000	0.0	0.0	0.0	3.16992500144	False
set for mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture has thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform arithmetic add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic add subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summary of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add subtract add	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions one operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equality and inequality	0.0000000000	0.0	0.0	0.0	3.16992500144	False
beq and bne	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction or jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction for moving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts and first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loads upper half	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back the remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into fields	0.0000000000	0.0	0.0	0.0	3.16992500144	False
format or register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto three registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers i format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
format is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing an operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field of sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction where twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point and talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of structures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically beq bne	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq bne instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibily in conjuction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conjuction with slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loops we don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce new instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop you access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access an array	0.0000000000	0.0	0.0	0.0	3.16992500144	False
accessed with index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of statements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variation from instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
differences so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programming is summing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form where instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure have put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of conditions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
elements we begin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin by intialising	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intialising a variable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold the sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
element of array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array and submit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
update the index	0.0000000000	0.0	0.0	0.0	3.16992500144	False
index and perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform loop termination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop termination check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test in today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions these steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
steps are implemented	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forward move instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember the correlation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register for holding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holding the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register to hold	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hold the value	0.0000000000	0.0	0.0	0.0	3.16992500144	False
written a single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement s equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repair the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make an excess	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupy four bytes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
array the offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a comment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address of first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two were added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added together give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are added	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
added the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing the job	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two we branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start the loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of blt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blt instruction blt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compares two registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two real instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
slt slt compares	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value is stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch will occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implemented using slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt and beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq or slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt and bne	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kinds of comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply use blt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembler which expands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced another register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for assembler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expecting that blt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold some temporary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value some intermediate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify the contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convention is good	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly and leave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directives which define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area so dot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define some data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembler directive dot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directive dot space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four hundred bytes	0.3337893297	0.0	0.0	5.99991804454	6.33985000288	False
data area leave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area leave space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of size	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
assume we assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
symbolic language programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembly language programmer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
assembler to figure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembler will assign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assign some address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
default data area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbitary size thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lecture that loading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loading a large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires two steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
steps first step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first step loads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loads the upper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half next step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loads the lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right a upper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upper is loaded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loaded by lui	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction into upper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply um superposes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
superposes the lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initialization i wanted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two hundred hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction get loaded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code to input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform the sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code for computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done the summation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
skipping the details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
details of input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written some code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code which works	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointers or addresses	0.0000000000	0.0	0.0	0.0	3.16992500144	False
code or improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointing to starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indexing the array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dereferencing the pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition to incrementing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incrementing the index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incrementing the pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer and rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two extra statements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initialization of pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updation of pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer the summation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summation gets replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing more statements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translate this summation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gain is occuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worried about making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making the loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done several times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions has reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump two steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load address dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement gets expressed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expressed in terms	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
terms of real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply a loading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loading the word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word and performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing the addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition because address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply the index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two initial address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initial address preparation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address preparation steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight away load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opportunity for improving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improving the code	0.0000000000	0.0	0.0	0.0	3.16992500144	False
notice whats happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working with pointer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
simply to control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control the termination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maintaining a index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access a array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reached the final	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt to improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve the code	0.0000000000	0.0	0.0	0.0	3.16992500144	False
removed i equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added a statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement which computes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computes the final	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced a statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preparing the final	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is equivalent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
careful to add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place of hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop is programmed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two nested loops	0.0000000000	0.0	0.0	0.0	3.16992500144	False
simple sorting algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array okay finds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the smallest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smallest one smallest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smallest one place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put for structures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison then jumps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes a pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array the main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seperately main step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanning and compares	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interchange is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first outer loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop first iteration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first with encoded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encoded the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array then anchor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scan the array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and interchange	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
indices are changing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working with pointers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer to begin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four please correct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically comparing elements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparing elements pointed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison is done	0.0000000000	0.0	0.0	0.0	3.16992500144	False
repeat this process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply the pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initialization is load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prepares next statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ninety six right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is initialized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal to comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparing limits pointed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limit or element	0.0000000000	0.0	0.0	0.0	1.58496250072	False
skip this integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require three assignments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store the values	0.0000000000	0.0	0.0	0.0	3.16992500144	False
four the order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically that statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand how comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch and jump	0.4388771118	0.0	0.0	4.99985657795	11.094737505	False
unlike boolean comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
true and false	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pieces of code	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means after performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing f equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end you put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a break	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make repeated comparisons	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right you compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
action then compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement had lots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of cases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tedious and messy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing a multiway	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump on register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
table and jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value k falls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
skip second comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison is made	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shown it whats	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prepare an index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obtain four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing a multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doubling the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value so add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four is assumed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump table starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table starting address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prepared the index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array same thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing is done	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
done starting address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added and final	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contents of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory location address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table we pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table is shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made to point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
find straight forward	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forward code doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction another subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
btehe more statements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally you jumped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jumped to exit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case but problems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values were relevant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non continuos values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
waste the space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range is compact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compact that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values of range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bodies or cases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blanks to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose um suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose these addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses are thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand twenty thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty thousand fourty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fourty and thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting address thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand plus twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses are arbitary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compute the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address by taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking a base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
built using beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address j instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
format j format	0.0000000000	0.0	0.0	0.0	3.16992500144	False
twenty six bit	0.5015416238	0.0	0.0	9.99975413363	19.0195500087	False
format provides fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers we require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields are unused	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first lets begin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin with load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine a instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type load word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register or base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressed is obtained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive or negative	0.4202549087	0.0	0.0	21.9995902227	31.6992500144	False
number the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range two minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two fifteen minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twos complement form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
familiar with twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twos complement notation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address in beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worried about word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of bytes	0.5012840267	0.0	0.0	2.99989755568	7.92481250361	False
words or double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
varieties may exist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors where instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
located at aligned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
boundaries the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fact is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset again positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative with respect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jumping four instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give a positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write a table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
label of destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
current instruction assembler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative the offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
addresses for instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown here beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two c compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register specifying address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
strictly speaking notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice that depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depending on outcome	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outcome of comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number as destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
full fledged thirty	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
two bit address	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
terms of hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is computed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction dot dot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dot dot twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty six lsbs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two to twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unchanged and bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined by twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty eight byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty eight bits	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
range of jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment of size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is divivded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divivded into segments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segments with thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory two raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four gb imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four gb space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into segments	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
segments of size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size two fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump is occuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment then jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump will occur	0.0000000000	0.0	0.0	0.0	3.16992500144	False
segment and jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word will occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit register	0.0000000000	0.0	0.0	4.99989755568	7.92481250361	False
doing is transfering	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfering the contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fledged thirty bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thirty bit address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
carrying out jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today i began	0.0000000000	0.0	0.0	0.0	1.58496250072	False
began with examples	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare and branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statements to carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out simple loops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple loops nested	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loops nested loops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opportunities for improving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop the body	0.0000000000	0.0	0.0	0.0	1.58496250072	False
whats the importance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language in practice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point in bothering	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small nitty gritty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nitty gritty improvements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required for compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transformations these improvements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind by code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code is generated	0.0000000000	0.0	0.0	0.0	3.16992500144	False
beginning actually comppiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate the final	0.0000000000	0.0	0.0	0.0	1.58496250072	False
final improved code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program we wrote	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write using index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index but compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement a switch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address the memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
point computer architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set architecture-3 today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important programming language	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programming language abstraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstraction namely function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function or procedure	0.4175579704	0.0	0.0	5.99987706681	9.50977500433	False
bottom up fashion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
construct large program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impossible the set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
learnt is summarized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
includes arithmetic instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions and logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first two rows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands are registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and branch	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
branch unconditional jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unconditional jump load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load store load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store load upper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump with register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means to jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism to carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out multiway branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined are shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown here move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving a data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially a copy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
copy of value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made load address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load address load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loads a constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variations of branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch these instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are implemented	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
discuss in tutorials	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today will talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstraction to implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement a procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require what activities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of functions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order to develop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
develop a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstraction essentially procedural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially procedural abstraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
procedural abstraction means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
piece of code	0.4006568144	0.0	0.0	4.99991804454	6.33985000288	False
defined well identified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation either single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation or single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ease and convenience	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation is performed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require several things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry about flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means from main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tranfer the control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
ends the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made a call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made because call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call may occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points and ruturn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
everytime you invoke	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invoke a procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameters of procedures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
procedures called sub	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sub data flows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameter which carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
local storage decorations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside a procedural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call a function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function multiple times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocation of storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
procure may make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make an access	0.4076358008	0.0	0.0	21.9996516893	26.9443625123	False
case where main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter gets complicated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recursion and indirect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recursion that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct or indirect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issues of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control flow data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow data flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data flow organising	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow organising local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
local and global	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recursion so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organize the flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple minded sorting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minded sorting program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply had double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main operation inside	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside the loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interchange we suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling as xchg	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically this exchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level um rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and exchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically a set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump and link	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
link jal stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
xchg as label	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect of jal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tranfer the call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing it saves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saves the current	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
special in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of functionality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return address register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return after completing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completing the prodedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and link	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back so rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call as main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
returning any values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value is void	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameter being passed	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
values and doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added a return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which takes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
destination or target	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored return address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide control flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow and linkage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
linkage of caller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of passing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arguments the parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done the simplest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designated for passing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
procedure are loaded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of register	0.0000000000	0.0	0.0	8.99985657795	11.094737505	False
convey the parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changed the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of parameters	0.0000000000	0.0	0.0	0.0	3.16992500144	False
parameters the convention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto four parameters	0.0000000000	0.0	0.0	0.0	3.16992500144	False
four registers designated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values being returned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
procedure or function	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resort to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specific memory locations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function is restricted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restricted to load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
partly through registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
returned to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defining local storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
local storage suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function or procedures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data area code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area code area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and code	0.0000000000	0.0	0.0	0.0	3.16992500144	False
functions or procedures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler would follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convention and produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of nested	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calls that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means a function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function can call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call another function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control gets tranferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dollar ra brings	0.0000000000	0.0	0.0	0.0	3.16992500144	False
happen when first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first call occurs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurs the ddress	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jal gets stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach this point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array gets replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaced by address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call will occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correctly this return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return will occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preserves its return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address all right	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
calls can occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of saving	0.0000000000	0.0	0.0	0.0	3.16992500144	False
enter the procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh you save	0.0000000000	0.0	0.0	0.0	1.58496250072	False
save the contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory location load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array is free	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make any calls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a call	0.4142112283	0.0	0.0	20.9997131559	22.1894750101	False
nesting of calls	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
sorting case sorting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case sorting problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find a minimum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minimum and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of elements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer to place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place where minimum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area in array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
onwards and bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring the minimum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single loop call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call to min	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
min um min	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performs that exchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exchange condition conditional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition conditional exchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditional exchange compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare and exchange	0.0000000000	0.0	0.0	0.0	3.16992500144	False
jal to min	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes a call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call to exchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updates r compares	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically forms body	0.0000000000	0.0	0.0	0.0	1.58496250072	False
save and load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving ra value	0.0000000000	0.0	0.0	0.0	3.16992500144	False
call ra save	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant or large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembler will translate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibly two instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prepare the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move a step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means a procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changed this loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
min into recursive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improving the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump to exchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value of parameter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exchange or exchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceeds final value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finding this false	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chain of return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return will happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow this program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translation in minutes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restoring this right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making this comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and looping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making a call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed memory location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored is value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside so subsequent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
everytime now return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
original entry point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lose any value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
natural structure natural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure natural data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
natural data structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last in first	0.0000000000	0.0	0.0	0.0	3.16992500144	False
first out structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
returns take place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first out manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enter into function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call is occuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occuring the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address gets pushed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
returning i popped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
popped the latest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calls are occuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pushing the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enter a function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
push the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address into stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack and return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pushing and popping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack is created	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register called stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement a stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make stack grow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grow towards reducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses or increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagining that lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
top and maximum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack and start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start building stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack towards lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point to top	0.0000000000	0.0	0.0	0.0	3.16992500144	False
decrement stack pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer to create	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space for putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting in data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store the value	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
stack so add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract immediate instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction you add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four from stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer and pop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pick up value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack as pointed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack pointer put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and update	0.0000000000	0.0	0.0	0.0	1.58496250072	False
update the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack pointer increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
save and restore	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restore the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values of return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
environment all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensuring that information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information about return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
previous example situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation was simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back i don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically um everytime	0.0000000000	0.0	0.0	0.0	1.58496250072	False
everytime a call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call is made	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
made the fresh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values are passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value i don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code after recursive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passed you passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passed on values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
afford to lose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lose whole values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passed through registers	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
registers if situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation is simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calls whole parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
save the parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pass the parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameters through stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
answered which memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locations so additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call you load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load the parameter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside the function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocating the local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enter the function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space which corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create local arrays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing a program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
program you assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call occurs control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program will continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine a situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation that main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
person one programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function is written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write in sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vision all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ease the task	0.0000000000	0.0	0.0	0.0	3.16992500144	False
save the registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing the calling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done partial computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation some results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back and continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caller should save	0.0000000000	0.0	0.0	0.0	1.58496250072	False
save or callee	0.0000000000	0.0	0.0	0.0	1.58496250072	False
callee should save	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question this conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs two people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people will write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
destroy the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fingers will point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saved temporary registers	0.0000000000	1	0.0	0.0	1.58496250072	False
caller can assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
safe to leave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preserved across calls	0.0000000000	0.0	0.0	0.0	3.16992500144	False
results for left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume that values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feels the necessity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
save the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
save the callers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value which work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restore those values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caller is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caller will stick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assumption that values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply temporary registers	0.0000000000	1	0.0	0.0	1.58496250072	False
registers where values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
responsibility of leaving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leaving these untempored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand if caller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires these values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saved across calls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caller is expected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expected to save	0.0000000000	0.0	0.0	0.0	1.58496250072	False
safely then make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recover that recover	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recover these values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saved by caller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values or touching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
touching the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values and saving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of lots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensured by hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value is constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing you missed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out here dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighty is register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expanding pseudo instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pseudo instructions requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires a temporary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preparation of address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address or storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storing the comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result then assembler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normal is expected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run into problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function many procedures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access various components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dollar zero dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dollar two dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dollar four etcetera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usage so hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensured that register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value and jal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jal instruction assumes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assumes that value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter of convention	0.0000000000	0.0	0.0	0.0	3.16992500144	False
convention the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convention and hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand this stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register for pointing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointing to stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute jal instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction it starts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifically for return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked abou putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned was stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack is organised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow different convention	0.0000000000	0.0	0.0	0.0	3.16992500144	False
create an activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record on top	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
return you clear	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nested calls occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build these activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer will point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned other register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frame pointer points	0.0000000000	1	0.0	0.0	1.58496250072	False
previous activation record	0.0000000000	0.0	0.0	0.0	3.16992500144	False
record okay convention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier the arguments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saved is saved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saved here local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is allocated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
local local data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
local data area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access is made	0.0000000000	0.0	0.0	0.0	3.16992500144	False
referenced in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing any dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dynamic storage allocation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose the program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
program is sophisticated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocation gets done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
act as reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reference point accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access is load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word some constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer the offsets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack is filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets summarize lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create procedural abstraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arranging procedure call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call and return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameters are passed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
passed we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of complications	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complications which arise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recursion the solution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of conventions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustration and show	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex recursive procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activation record creation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
explain frame pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
piece of data	0.5010266940	0.0	0.0	2.99991804454	6.33985000288	False
accessed with constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset with respect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top of stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size may grow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grow or shrink	0.0000000000	0.0	0.0	0.0	3.16992500144	False
changing so stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part is constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant all right	0.0000000000	0.0	0.0	0.0	3.16992500144	False
methods but atleast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
atleast the part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unchanged whose location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location or seat	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seat is unchanged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access by constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
push and pop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couldn t calculate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms the pushes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
push different things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
push return address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made to grow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clear off activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space which isallocated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source of error	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pushes and pops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is allocated	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
stack pointer stack	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pointer stack stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack stack pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start at lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
areas two data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two data areas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
areas which grow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grow in opposite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack it grows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grows and shrinks	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
heap which grows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shrinks so heap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocations for malloc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocations when calls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calls and return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area for heap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area for stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area less heap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area less stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t clash	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of memory	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
answered this question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space you allocate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocate a fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space and leave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
class i discussed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed how sub	0.0000000000	0.0	0.0	0.0	1.58496250072	False
routines or procedures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembly language programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
link the flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about convention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convention of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usage which helps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
helps in usage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usage of temporary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
temporary areas temporary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
areas temporary words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure like stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
match the order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define an activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
layout of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory in stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kep the temporary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data um today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ideas and show	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show and illustrate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create activation records	0.0000000000	0.0	0.0	0.0	1.58496250072	False
records in order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order to define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define recursive procedures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call these records	0.0000000000	0.0	0.0	0.0	1.58496250072	False
records get created	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return some functions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples and rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling this picture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
funtions or procedures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calls could occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrange for flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner or non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non recursive manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustrate the point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implementation first describe	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin with description	0.0000000000	0.0	0.0	0.0	1.58496250072	False
description of main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of inputting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputting an array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers then call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call the sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of dimension	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dimension as input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of entering	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entering the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array or size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers and integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers are input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input and stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call to sort	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
output the sorted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function you input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform a sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort and output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output i don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function the merge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
merge function merge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function merge sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
merge sort function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sub matrices sub	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matrices sub arrays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose um special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
split the array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array that array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sorted when size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two parts sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out two integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
halves roughly equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
roughly equal halves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
halves of size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two sorted arrays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forward in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure one small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
permit a variable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variable size array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spliting the array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller and smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximum possible size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wastage of space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sake of simplicity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner so infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort it creates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
creates two local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two local arrays	0.0000000000	0.0	0.0	0.0	3.16992500144	False
arrays of size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order is maintained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output and small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small p small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small q give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give the dimensions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
local variables initialised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
element and pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
creating array sorted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array sorted array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array in ascending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer one element	0.0000000000	0.0	0.0	0.0	3.16992500144	False
reach a point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pass on elements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pass on remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement these recursive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
based on defining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defining activation records	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activation records creating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call and disposing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create activation record	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
parameters addresses starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses starting addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right the order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things are appearing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space on top	0.0000000000	0.0	0.0	0.0	3.16992500144	False
parameters return address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers for passing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put those put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
creating activation record	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
addresses are put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller activation record	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically my entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
split between registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit beyond convention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convention is defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers are concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameters through registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing has put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put into registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two array addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address b address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space for return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order the entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upper half upper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half upper part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initialising these locations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined activation records	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code of merge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encode this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part um keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin by accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location from top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word within offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically your stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack is stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointing to top	0.0000000000	0.0	0.0	0.0	3.16992500144	False
contents of stack	0.0000000000	0.0	0.0	0.0	3.16992500144	False
loading p keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping in register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pseudo instruction bge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction bge branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch if greater	0.0000000000	0.0	0.0	0.0	1.58496250072	False
greater than equal	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
prepare the indices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indices for arrays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four and add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done this kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two steps multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication and addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four then add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add the starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read from array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back in register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
back in array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture of activation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
record in front	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picking from activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required with respect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
respect to stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer and access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access that value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record for merge	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
merge was created	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside the procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
described the entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling this function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record of sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record of merge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieve that starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moment and execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call should result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result in creation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack and filling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passed the array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address of starting	0.0000000000	0.0	0.0	0.0	3.16992500144	False
statement takes care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of filling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting twenty word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means eighty bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array second parameter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty plus twenty	0.5010266940	0.0	0.0	7.99991804454	6.33985000288	False
forty one forty	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
forty two forty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
forty three forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leave a gap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gap of forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy six bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thethird statement requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement requires correction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put this address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storing the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read that location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
previous activation records	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first we bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer stack pointer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
twenty forty words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack which means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means one sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read from offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty from top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus eight offset	0.4006568144	0.0	0.0	7.99991804454	6.33985000288	False
offset from top	0.0000000000	0.0	0.0	0.0	3.16992500144	False
brought a value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset and stored	0.0000000000	0.0	0.0	0.0	3.16992500144	False
offset that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty four offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four offset bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus four offset	0.0000000000	0.0	0.0	0.0	3.16992500144	False
values to create	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create the activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record and stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer is raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raised by twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
created activation record	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words two words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach the beginning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address at top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of creating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
creating small activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small activation record	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activation record filling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call has occurred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple single statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return from merge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added one activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record for sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort and registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameters and temporary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statements before returning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first load statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load statement loads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement loads return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loads return address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer actually shrinks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shrinks the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically the activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record is disposed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump register brings	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brings the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back so return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point where sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calls to sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record which corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build another activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing only part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create a copy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing okay copy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value is filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call the parameter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prime b prime	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prime n prime	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement of sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
save the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address okay return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty eight offset	0.0000000000	0.0	0.0	0.0	3.16992500144	False
stack so twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty forty forty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two and forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty two times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store return address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location one sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty eight deep	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first lets pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset we load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus twelve offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
stored in minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored at minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty sorry eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty one sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four one sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two one seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
immediately one eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus four minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address in stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activation record generation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space for local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total space required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required just push	0.0000000000	0.0	0.0	0.0	1.58496250072	False
push the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two arrays twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total of forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty six words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighty four bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create the space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space simply tranfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return from sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recover the return	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address and dispose	0.0000000000	0.0	0.0	0.0	3.16992500144	False
dispose the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recovering the return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack pointer equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal to stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack pointer minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete this assembly	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exercise as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete this write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values of small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small m small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lectures you recall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write a pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write same thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing in pointers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
creating a large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large activation record	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record of size	0.0000000000	0.0	0.0	0.0	3.16992500144	False
size one eighty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
equal to twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially two times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times m words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes for rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depth of recursive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chain of calls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calls it grows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return it shrinks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shrinks so depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto certain depth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depth and based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximum use usage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usage of stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analytically all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
experimentally for analytical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depth of recursion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
describe the maximum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximum stack size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
experimentally by introducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing some additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address the minimum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
empty stack assign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grows the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocating an array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passed as parameter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space for output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
creating a local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space and reserve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvement is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rewrite this function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrays all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
present algorithm written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written the space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create array everytime	0.0000000000	0.0	0.0	0.0	1.58496250072	False
everytime you make	0.0000000000	0.0	0.0	0.0	3.16992500144	False
depth of calls	0.0000000000	0.0	0.0	0.0	3.16992500144	False
calls the space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space gets multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rewrite first first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usage is proportional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recursive functions entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
functions entire usage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usage of activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack and crucial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decisions are deciding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deciding a format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure of activation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decided the structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure the usage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offsets are constants	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easily access data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
appropriately create space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today computer architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture by taking	0.0000000000	0.0	0.0	0.0	3.16992500144	False
taking a simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main key features	0.0000000000	0.0	0.0	0.0	1.58496250072	False
learnt about mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summarize the key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
key points key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points key characteristics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
characteristics of mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two terms risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
risc and cisc	0.4006568144	0.0	0.0	7.99991804454	6.33985000288	False
cisc which stand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stand for reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set computer	0.3337893297	0.0	0.0	9.99987706681	9.50977500433	False
computer and complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex instruction set	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
broadly different architectural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples will elaborate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versus other architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things which characterize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
characterize a instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations or primitive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure is organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organized um storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of registers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
registers that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means the registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers are general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general purpose registers	0.5012840267	0.0	0.0	7.99989755568	7.92481250361	False
registers or special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
special purpose registers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory address space	0.4175579704	0.0	0.0	5.99989755568	7.92481250361	False
range of addresses	0.0000000000	0.0	0.0	0.0	3.16992500144	False
accessed by bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes or word	0.0000000000	0.0	0.0	4.99989755568	7.92481250361	False
operands three operands	0.0000000000	0.0	0.0	0.0	3.16992500144	False
operands less operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
characterize mips architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete mips architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
primarily about add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply and divide	0.0000000000	0.0	0.0	0.0	3.16992500144	False
divide logical operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations exist relational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exist relational operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch an equal	0.0000000000	0.0	0.0	0.0	3.16992500144	False
operation which compares	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump where flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control is changed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point another instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent the logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call the procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
procedure or return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
return from procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for movement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
movement of data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data bringing data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory to registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers or registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory or movement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations which work	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
work on non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
broadly this list	0.0000000000	0.0	0.0	0.0	1.58496250072	False
class of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
structure is shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register with equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two which requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field to access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put any registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
play a specific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exception is register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register number thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task of programming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of convention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address of curent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto two raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power thirty minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four okay sothis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call as address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty six mega	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes of memory	0.0000000000	0.0	0.0	3.99989755568	7.92481250361	False
means that rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physically have depends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of configuration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access the operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands which participate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results of arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
targets for branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch or jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressing mode register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode register addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register addressing mode	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
addressing mode base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base or index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index pc relative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relative pseudo direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand is put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of instruction	0.5012840267	0.0	0.0	55.9992624009	57.058650026	False
versions of arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions like add	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
instructions can work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provided as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of mips	0.5010266940	0.0	0.0	7.99991804454	6.33985000288	False
mips these constants	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode is register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first addressing mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode is applicable	0.5010266940	0.0	0.0	7.99991804454	6.33985000288	False
operand or destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source of operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applicable for source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field and source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiply divide slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide slt beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt beq bne	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand in registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base addressing involves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves two things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values are added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resulting address refers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
destination for variety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction which make	0.0000000000	0.0	0.0	0.0	3.16992500144	False
reference to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions or logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions always assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers or constants	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load and destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
destination in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of store	0.0000000000	0.0	0.0	0.0	3.16992500144	False
similar to base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant another difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant in base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base addressing refers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relative addressing refers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant is hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred bytes hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes hundred words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two byte	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
two byte address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add this constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant after multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two subtle differences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refers to data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data in memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory this refers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressing the meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meaning of direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction specifies address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source or destination	0.0000000000	0.0	0.0	0.0	3.16992500144	False
call it direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressing we call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call it pseudo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits from program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or jal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit constant field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty bit word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit word address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two zeros forms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forms a thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit byte	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bit byte address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
access an instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is accessed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stricly speaking direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speaking direct address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register indirect addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifies the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applicable to specific	0.0000000000	0.0	0.0	0.0	3.16992500144	False
specification of mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode and specification	0.0000000000	0.0	0.0	0.0	1.58496250072	False
totally independent manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve or sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completely orthogonal parts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feature we wanted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wanted to focus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provision of sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant j format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
format the largest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions actually follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add it means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means all arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logical and comparison	0.0000000000	0.0	0.0	0.0	3.16992500144	False
important to summarize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
firstly all instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose registers thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doan arithmetic operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow okay branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditional branch instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
comparison being made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simpler hardware wise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wise as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared to comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal or greater	0.0000000000	0.0	0.0	0.0	3.16992500144	False
done with branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing any arbitary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and branching	0.0000000000	0.0	0.0	0.0	3.16992500144	False
deliberately each instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited addressing modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed addressing modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic or logic	0.0000000000	0.0	0.0	7.99987706681	9.50977500433	False
operation so source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source one source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter which runs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequentially through instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store program computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
firstly in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors which define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define very complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation has single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes a variable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variable in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increments it compares	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value and branches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory access arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branching all happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happening in single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor which provide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide such instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
copying a block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block of data	0.4308416716	0.0	0.0	15.9997541336	19.0195500087	False
area in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
goal of including	0.0000000000	0.0	0.0	0.0	1.58496250072	False
including such instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compact and shorter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
danger the negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side the flip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giga hertz pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pentium that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic time reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giga hertz periodic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hertz periodic signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal and operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
include more complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock cycles required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lectures that performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance does depend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factors the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sufficient for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing any computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fortunately that universality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement any logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
express any computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decision to include	0.0000000000	0.0	0.0	0.0	1.58496250072	False
include a complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing an architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make it worse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction are located	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster to access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared to accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes much longer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions which work	0.0000000000	0.0	0.0	0.0	3.16992500144	False
work with register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register work faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
philosophy behind restricting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restricting arithmetic operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
support rr operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities do exist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refers to instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand both operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands in registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
linked in somwhere	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restricting the operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands to register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate out memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out memory access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access and arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fact that registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers and registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of operand	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
number the machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines or architectures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectures get classified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address two address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address one address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main computing instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two address machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two getting added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing becomes implicit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implicit so acc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register called accumulator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
acc is assumed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine where instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performed on operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lying on top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands are removed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
removed the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack so instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values from stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack perform addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition um put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prosessor an architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
classify the machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic and logical	0.5017994859	0.0	0.0	4.99985657795	11.094737505	False
basically three address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply a jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things two operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands being compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fair amount fair	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount fair number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
participating in operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine the stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind so registerless	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registerless which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means zero registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers accumulator based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accumulator based machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large then machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips like architectures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty six registers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
registers um sun	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers are divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into groups	0.0000000000	0.0	0.0	0.0	1.58496250072	False
groups each forms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of switching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
switching is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional addressing modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes which machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
orthogonality between addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes and opcodes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about pseudo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct addressing mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode the entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size becomes crucial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is thirty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
direct address instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two okay indirect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifically called register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indirect that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines which support	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply called indirect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indirect and meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picking up address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making another access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned pc relative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added to contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value the base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indexing mode interpretation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array is provided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant so constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index into array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array our case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call a base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times you perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform a sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order of address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address or decreasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
providing the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment or decrement	0.3758664955	0.0	0.0	7.99987706681	9.50977500433	False
decrement the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment or auto	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means that everytime	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understood that address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incrementing or decrementing	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
decrement or post	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decrement or pre	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment or post	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decrementing before making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making a memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
architecture is provide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of auto	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment and auto	0.0000000000	0.0	0.0	0.0	3.16992500144	False
register to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make memory access	0.0000000000	0.0	0.0	0.0	3.16992500144	False
processors which provide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide a stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack based addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressing with auto	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment and decrement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing a sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes or sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of textual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
textual data characters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing half words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing full word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access full words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing double words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double words lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point numbers	0.3584545321	0.0	0.0	17.9997951114	15.8496250072	False
complex in stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decrement we require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require with stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four or decrementing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty four depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocation or deallocation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deallocation we make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provisions for comon	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases are helpful	0.0000000000	0.0	0.0	0.0	1.58496250072	False
helpful but complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult at times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cisc risc stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer and cisc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coined in early	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighties by henassi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
henassi and patterson	0.0000000000	0.0	0.0	0.0	1.58496250072	False
day which existed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
argument in favor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
favor of risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
uniformity of instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of formats	0.0000000000	0.0	0.0	0.0	1.58496250072	False
formats simple set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations and addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register based architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choices on hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implementation and performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ideas were propagated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagated basically targeting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
targeting for achieving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieving high performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparitively lower cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine called architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture called risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
risc one risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
berkley by patterson	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contemporarily by henassi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture called mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips was designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture so mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versions of mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose computing application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ideas of risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
risc architectures developed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectures developed berkley	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed berkley found	0.0000000000	0.0	0.0	0.0	1.58496250072	False
found their place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place in sparc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beginning with eighties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developments new architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectures do continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intel x eighty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
eighty six architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
historical and commercial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
commercial reason describing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
describing so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mention so sun	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sun s sparc	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
roots in risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture of berkley	0.0000000000	0.0	0.0	0.0	1.58496250072	False
risc pa stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for precison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture from hewlett	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hewlett packard motorola	0.0000000000	0.0	0.0	0.0	1.58496250072	False
packard motorola developed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leading cisc machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cisc machine manufacturer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectures are risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to sixties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four the term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feature we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high performance machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture is vax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dec which stood	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stood for digital	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digital equipment coorporation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
coorporation so vax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
popular mini computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer called pdp	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size could vary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte to fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty four bytes	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
extent of non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right and hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programming some crucial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system program operating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program operating system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system many critical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire operating systems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
systems are written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written in high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language and considerations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make assembly language	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assembly language powerful	0.0000000000	0.0	0.0	0.0	1.58496250072	False
powerful and easy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
found it difficult	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundreds of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions to generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate optimal program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
optimal program generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program generate good	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate good code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions was difficult	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult for compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand with simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set compilers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate very efficient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs um compilers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compilers can produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce machine code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
efficient by hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand written code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs of substantial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples of cisc	0.0000000000	0.0	0.0	0.0	3.16992500144	False
series from motorola	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting with sixty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sixty eight thousand	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
thousand and sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty eight ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten twenty forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty forty sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit version	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
microprocessor four thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors now thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
features got added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place the architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
redesigned so carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying old baggage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes the architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clumsy and hard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hard to understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand and discuss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compatibility of code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibily still run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run on modern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compatibility has helped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
investment in technology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high performing processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing processors today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make things run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
close by summarizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set complexity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance by impact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles you require	0.0000000000	0.0	0.0	0.0	3.16992500144	False
good design principles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
regularity and uniformity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
uniformity um smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller is faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing smaller structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller structure working	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working on smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compromise and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceptions and good	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case more fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say ninety	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
make that fast	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fast as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining ten percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent the efforts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples we began	0.0000000000	0.0	0.0	0.0	1.58496250072	False
began understanding instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conceptually very simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directions architectural developments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place to bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of features	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned about risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stacks of architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
emphasis on simplicity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplicity and efficient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the emphasis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
emphasis on providing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
providing powerful features	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture and study	0.0000000000	0.0	0.0	0.0	1.58496250072	False
study in detail	0.0000000000	0.0	0.0	0.0	1.58496250072	False
studied in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deal with instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple and emphasis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
emphasis on uniformity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
uniformity of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are expressed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction performing arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic typically takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes three operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two for sources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples of risc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
style of architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture i mentioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned are sun	0.0000000000	0.0	0.0	0.0	1.58496250072	False
motorola s power	0.0000000000	0.0	0.0	0.0	3.16992500144	False
power pc dec	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dec s alpha	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine of nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixties namely cdc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of style	0.0000000000	0.0	0.0	0.0	1.58496250072	False
details of sun	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cisc particularly machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines of earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier times seventies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine which grew	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compact code minimize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minimize the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmer the variation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variation in instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
series of processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighty x eighty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
eighty six starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
origin the idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea we needed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
needed from earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit eight bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit macro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit macro processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vax and intel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting with power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power pc architecture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
company including ibm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
including ibm motorola	0.0000000000	0.0	0.0	0.0	1.58496250072	False
motorola and apple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apple so motorola	0.0000000000	0.0	0.0	0.0	1.58496250072	False
primarily the semiconductor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
business of macro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
macro processor development	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right from early	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rival of intel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intel apple started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
started with small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small desk top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desk top personal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top personal computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers and ibms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
based on xcxc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture called power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system six thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially a machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit architecture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
versions in late	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extensively in machintosh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versions which find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find a wide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of applications	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lots of similarities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarities between mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture roughly similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
roughly similar principles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
presented some instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch instruction area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register so condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set or reset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depending upon previous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic is put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put in special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register or flags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparing one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register would carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry the information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction is done	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
done or addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result was positive	0.0000000000	0.0	0.0	0.0	3.16992500144	False
result was odd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register called condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two other special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses are stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beginning the loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop address stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information to jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back you don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
explicitly the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register called count	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store iteration count	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decremented and tested	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution of loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iterations are driven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
formats of power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find again lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of similarity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit register filelds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations to provide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide an operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand then register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
format the idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opcode the main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main opcode field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expanding the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of instruction	0.5012840267	0.0	0.0	3.99987706681	9.50977500433	False
distinguished by opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten bit field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make an effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enable condition setting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disable condition setting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requiring to test	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disallow an instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction to modify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned in context	0.0000000000	0.0	0.0	0.0	1.58496250072	False
context of mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips that base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressing and index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two register contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contents are read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries the base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries an index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes or array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of words	0.0000000000	0.0	0.0	0.0	3.16992500144	False
byte or half	0.0000000000	0.0	0.0	0.0	3.16992500144	False
word or full	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word or double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information about size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition after adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding this index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
auto increment auto	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment auto decrement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decrement where address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address gets modified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field actually carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aspects and makes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two special bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
special bits rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means a twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty four bit	0.4006568144	0.0	0.0	15.9997131559	22.1894750101	False
four bit constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unconditional jump instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fourteen bit constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fourteen bit displacement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
displacement is absolute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making a link	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer of control	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
branch instructions unconditional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
setting this bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address gets saved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values are equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal or unequal	0.0000000000	0.0	0.0	0.0	3.16992500144	False
chck a condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control transfer based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contents of link	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and count	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register so count	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions will shorten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shorten the code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side corresponding instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computed by adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding two registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wasting this constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index index mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index both added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset also updates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop in power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch and count	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count to loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition being checked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
checked is count	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of conditions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done when counter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking is sparc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term sparc stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for scalable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scalable processor architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scalability here means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture would scale	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance also scale	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher word size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size so infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact this architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scaled to sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main one texas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
texas instruments toshiba	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruments toshiba fujitsu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
toshiba fujitsu cypress	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fujitsu cypress tatung	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cypress tatung etcetera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four different patterns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opcode extension fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit extension field	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fields and size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sizes thirteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirteen bit twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit twelve bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases and thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
uncnditional jump instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressability all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right you don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address entire memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire memory space	0.0000000000	0.0	0.0	0.0	3.16992500144	False
reason why opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceptions are made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made and extensions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extensions are made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
displacement of twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty two bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bit with reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited to thirteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirteen bit constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant is larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address arithmetic type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out by sparc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sees only thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
window of thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry a lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caller what register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share the registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of transfers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfers to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressed by register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call to aprocedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aprocedure or function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of registers	0.5015416238	0.0	0.0	7.99987706681	9.50977500433	False
callee can work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
linkages some flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data between caller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caller and callee	0.0000000000	0.0	0.0	0.0	1.58496250072	False
callee in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overlapping and overlap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts um input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input local output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
local output global	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the global	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state always part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
window and local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out are overlapping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
context you make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto eight values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call the window	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty four registers	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
registers the globals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
current window pointer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer or cwp	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointer is pointing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
window when return	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of windows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
window the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saved in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving and restoring	0.0000000000	0.0	0.0	0.0	3.16992500144	False
depth of lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry about saving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving or restoring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purposes the depth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
windows are fives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
efforts in saving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restoring the windows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
windows otherwise call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
procedure is speeded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed by dec	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dec or digital	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coorporation in nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
successor of pdp	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eleven a mini	0.0000000000	0.0	0.0	0.0	1.58496250072	False
successful mini computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eleven was sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discontinued um dec	0.0000000000	0.0	0.0	0.0	1.58496250072	False
started with architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture called alpha	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predominant pc manufacturer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manufacturer system manufacturer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
history un vax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discuss this topic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
topic in detail	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen general purpose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers okay unlike	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two in mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips or sparc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sparc or power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register also stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition codes similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar to power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
orthogonality that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands is independent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
support all addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specific addressing mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode all right	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions whole lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of addressing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
combinations are valid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hard to remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned the size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot one byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easy the opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifies many things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically a byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations which operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands two operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands six operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands different modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of operands	0.0000000000	0.0	0.0	0.0	3.16992500144	False
working on integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers reals double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reals double precison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double precison bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information is packed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data types varying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deal with character	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent a character	0.0000000000	0.0	0.0	0.0	1.58496250072	False
character or string	0.0000000000	0.0	0.0	0.0	1.58496250072	False
string of decimal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digits one digit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bits theer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
theer are lots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constants eight bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constants sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit constants	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit constants thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means register carries	0.0000000000	0.0	0.0	0.0	3.16992500144	False
carries the operand	0.0000000000	0.0	0.0	0.0	3.16992500144	False
find the term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes so deferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of indirection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indirection that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand so register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register mode means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means that register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand register deferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register deferred means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deferred means register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory access cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle so displacement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
displacement with respect	0.0000000000	0.0	0.0	0.0	3.16992500144	False
respect to registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relative and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit displacement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address so indexing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indexing with scaling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scaling that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two four depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depending upon operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand size autoincrement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size autoincrement autodecrement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
autodecrement with deferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data transfer variety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things like operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work on polynomials	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly or operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
insertion in queue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counting the destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit long integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long integer integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer here means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit they call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of addressing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thing naturally don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation the datatype	0.0000000000	0.0	0.0	0.0	1.58496250072	False
datatype and number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte two specifies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifies the mode	0.0000000000	0.0	0.0	0.0	3.16992500144	False
addresses and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits specified mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base addressing mode	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
means the constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two byte carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry the constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reason why instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction size varies	0.0000000000	0.0	0.0	0.0	3.16992500144	False
size varies depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depending upon modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes and number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes were registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction would occupy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupy less number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two additional bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant immediate mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry this constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vary in size	0.0000000000	0.0	0.0	0.0	3.16992500144	False
adding two decimal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two decimal numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is represented	0.0000000000	0.0	0.0	0.0	1.58496250072	False
string of digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digits packed digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
packed digits means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pack a digit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
destination each requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two two operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two operand specification	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the length	0.0000000000	0.0	0.0	0.0	1.58496250072	False
confined to thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits or sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
strings of digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digits and single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction could add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally lets talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of intel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting with sixeen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixeen bit processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit processor eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor eighty eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced in seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of compatibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
announced in seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit architecture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
companion floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point processor	0.0000000000	0.0	0.0	0.0	3.16992500144	False
point processor coprocessor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coprocessor was added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added in nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighty two eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced which increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space to twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty four bits	0.3223841157	0.0	0.0	12.9998156002	14.2646625065	False
sixty four kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four kilo bytes	0.5017994859	0.0	0.0	21.9996516893	26.9443625123	False
increased the space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty four byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four byte twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen mega bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added with eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
newer addressing modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes were defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paging in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of virtual	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
memory was introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighty forties eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pentium pentium pro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pentium pro pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding more instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compatibility is maintained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added for higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher performance mmx	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations on arrays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
core instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set has remained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remained so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read some interesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustrates the impact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handcuffs of compatibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compatibility the architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of constrained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding new features	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult to explain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
explain and impossible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impossible to love	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lacks in style	0.0000000000	0.0	0.0	0.0	1.58496250072	False
style is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size like vax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two address machine	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
sources also doubles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of architecture	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
architecture all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right you remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember i talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory so vax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex addressing modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes almost similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode or scaled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit or thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit and index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access in series	0.0000000000	0.0	0.0	0.0	1.58496250072	False
series of bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes or series	0.0000000000	0.0	0.0	0.0	1.58496250072	False
series of words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words now difficulty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extremes of mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of exceptions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult to remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember so lots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hard to learn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction on condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex and irregular	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frequently used instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult to build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build and compilers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compilers have learned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
learned to avoid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
avoid the portions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
portions of architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler also focus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
glimpse of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers of eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eax and ebx	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ebx ecx edx	0.0000000000	0.0	0.0	0.0	3.16992500144	False
stands for extension	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extension extended extended	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extended a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectures with registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high l stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty bit registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eax ebx ecx	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means take data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with quarters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ebp esp edi	0.0000000000	1	0.0	0.0	1.58496250072	False
stands for extended	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base pointer stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
referred to operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work on string	0.0000000000	0.0	0.0	0.0	1.58496250072	False
string and destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indexing individual element	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit segment registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code segment stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment stack segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack segment data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment data segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data so segmentation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought into earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture to address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address larger memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit address register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register is limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited to sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four k bytes	0.0000000000	0.0	0.0	5.99991804454	6.33985000288	False
access larger memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register you set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty four register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register sorry sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addres another area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move your base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address um sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty bit twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressing you imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine that segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register is shifted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add another address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
full fledged twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
flags and program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mention another peculiar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of prefix	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prefix that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code an instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modifies the meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto three prefixes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of modifications	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modifications these prefixes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
default data size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unlike vax case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size was carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carried as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size is set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prefixes can override	0.0000000000	0.0	0.0	0.0	1.58496250072	False
default segment register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
implementing some special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction like semaphore	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and bus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
locked um prefixes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction certain number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
default address size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify effective instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impression of infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact a large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conclude by summarizing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two important features	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beginning with power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions um sparc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register windows vax	0.0000000000	1	0.0	0.0	1.58496250072	False
modes and strength	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes are orthogonal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
orthogonal to opcodes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighty six intel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussion on performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
evaluation of processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
definitions may change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow the definition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individual users perspective	0.0000000000	0.0	0.0	0.0	3.16992500144	False
machine which matters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
community of architects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architects and users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
users could share	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share same ideas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interlink three aspects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aspects the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require to execute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program the number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
executing the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of clocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly higher level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstract less abstract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define which link	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relationship between instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions and cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expressed as cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles per instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions okay number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of collection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collection of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter is average	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpi or average	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program now remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program to program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ipc or instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions per cycle	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
talk of instructions	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
talking of basic	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two are reciprocal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conversely clock frequency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally the relationship	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes okay seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds per instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
seconds are required	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
talking of instruction	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
capture the entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program may execute	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions are done	0.4006568144	0.0	0.0	5.99991804454	6.33985000288	False
done so instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit you talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of million	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions per unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit or mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions get executed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
executed right reciprocal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spending per instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
talk of mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of peak	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions so peak	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance is determined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determined by execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmer or individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people have talked	0.0000000000	0.0	0.0	0.0	3.16992500144	False
variables truly represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities are number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles to execute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction average number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important the execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions in program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statistically a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes or kilo	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bytes it occupies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions that number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute certain number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
indicators or performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at last	0.0000000000	0.0	0.0	0.0	3.16992500144	False
today so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture or isa	0.0000000000	0.0	0.0	0.0	1.58496250072	False
isa lets call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ways of implementing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose a implementation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten nano seconds	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
twenty nano seconds	0.3899765968	0.0	0.0	4.99985657795	11.094737505	False
cpi the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions that executed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executed or number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction on average	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two in case	0.0000000000	0.0	0.0	0.0	3.16992500144	False
program which machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implementation is faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apply the formula	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions executed multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantities remain equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remain equal number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things could vary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vary clock rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
varying um mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done will vary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find relative performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially you product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figures okay ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions where twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty four nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four nano seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent per instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions would vary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shoes of compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two alternative sequences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequences of code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code to translate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level language computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statement in high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two alternative ways	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a choice	0.5010266940	0.0	0.0	1.99991804454	6.33985000288	False
architecture are first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first three classes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
classes of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
differ in terms	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
terms of cycles	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cycles the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases okay class	0.0000000000	0.0	0.0	0.0	1.58496250072	False
class a instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles and class	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designer is debating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two code sequences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequences first sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions of type	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
instruction of type	0.0000000000	0.0	0.0	0.0	3.16992500144	False
translate same computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
evaluate this choice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence the sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence will require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require a total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions first sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence is shorter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information you realize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two fast instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantify the difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence two faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counted the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide by number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two so cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of similarity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
frequency is ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten hundred mega	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions um similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler one produces	0.0000000000	0.0	0.0	0.0	3.16992500144	False
entire program situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation is similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program so compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
million of type	0.1668090925	0.0	0.0	9.99989755568	7.92481250361	False
compiler produces ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produces ten million	0.0000000000	0.0	0.0	0.0	1.58496250072	False
producing more instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add these add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add the cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles are running	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running is hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hertz so total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total of cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total ten million	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten million cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle takes point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point one nano	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
seconds all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nano sorry ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nano seconds multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten miliion cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten just check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check my calculations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips okay seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy million instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically fifteen million	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total time spent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point five times	0.4006568144	0.0	0.0	5.99991804454	6.33985000288	False
pose to point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point one seconds	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
instructions being done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done is twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
answers are seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips in first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case and eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving you faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips more mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total time spend	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two is producing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
producing a poor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower in first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips is higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock fifty mega	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy five mega	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apparently whats happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
longer clock cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find the composite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratio of execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factors two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two by seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
longer as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty one percent	0.0000000000	0.0	0.0	0.0	3.16992500144	False
percent more thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes now question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock rate keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping that cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor as unknown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unknown and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate you require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examine the combined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faced the question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long system works	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of programs	0.4006568144	0.0	0.0	7.99991804454	6.33985000288	False
kind of average	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average okay depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area of application	0.0000000000	0.0	0.0	0.0	3.16992500144	False
compilations editings run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run some scientific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
application so depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typical work load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks okay benchmarks	0.0000000000	0.0	0.0	0.0	3.16992500144	False
testing the performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bear in mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind that benchmark	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of benchmarks	0.4175579704	0.0	0.0	9.99989755568	7.92481250361	False
set of users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
users all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user runs commercial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
runs commercial applications	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applications and benchmarks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type if user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
application then benchmark	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmark should reflect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reflect that kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give a false	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvement of false	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense of related	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of features	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misrepresent the level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small simple benchmarks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usefulness would vary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defines these benchmarks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined by users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
agreed upon small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks are easy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nice for discussing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussing the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance by lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say designers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designers and architects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmark is performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases of small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks and cases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases where computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vendors would generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
highly optimized code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense of high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consortium was developed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed in middle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
middle of nineties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for system	0.0000000000	0.0	0.0	0.0	3.16992500144	False
system performance evaluation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance evaluation cooperative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of industries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hands to standardize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standardize this process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process of defining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defining benchmarks declaring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks declaring performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
declaring performance summarizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summarizing and tabulating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tabulating the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance and bringing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bringing a common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write small artificial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
artificial or synthetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs which users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard implementations define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define some test	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent on small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a machine	0.0000000000	0.0	0.0	0.0	3.16992500144	False
machine work faster	0.0000000000	0.0	0.0	0.0	3.16992500144	False
collection of benchmarks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
harder to pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the critical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abuse but chances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks are valuable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicators of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance of hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware plus software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine a hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler which generates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generates a code	0.0000000000	0.0	0.0	0.0	3.16992500144	False
defined in standard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard high level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine but compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out a set	0.0000000000	0.0	0.0	0.0	3.16992500144	False
set of benchmak	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine all right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison of benchmark	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different compilers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version of first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first one improved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number where higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher number means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number means higher	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means higher performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obtained by running	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pair of bars	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bars each pair	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes to compile	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compile a program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
compiler was compiled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rating you don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit optimization program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
optimization program spice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
orange and dark	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loops and give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give a dramatic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dramatic performance improvement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs get designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed a set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involved in integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation so spec	0.0000000000	0.0	0.0	0.0	1.58496250072	False
int and spec	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user who work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with floating	0.0000000000	0.0	0.0	0.0	3.16992500144	False
floating point heavy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point heavy numerical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
heavy numerical computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of typical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work in symbolic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non numeric computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation the set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things like compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler simulator lisp	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulator lisp interpreter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks and names	0.0000000000	0.0	0.0	0.0	1.58496250072	False
artificial intelligence program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intelligence program plays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plays the game	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulator so simulates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulates a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gcc is gnu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gnu c compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program for compression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compression and decompression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decompression of files	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lisp interpreter ijpeg	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interpreter ijpeg ijpeg	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ijpeg is graphics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphics compression decompresion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compression decompresion perl	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written in language	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perl it manipulates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
strings and prime	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prime numbers vortex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
database program tomcatv	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mesh generation program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shallow water model	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mixture of integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer and floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks from quantum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantum physics astrophysics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equations solver partial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solver partial differential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
partial differential equations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cube solves problems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problems regarding temperature	0.0000000000	0.0	0.0	0.0	1.58496250072	False
temperature wind velocity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
velocity and pollutant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of memory	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
prevalent in ninety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs different set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs to evaluate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
evaluate in benchmark	0.0000000000	0.0	0.0	0.0	1.58496250072	False
content ready machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meaningful to work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of questions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different versions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question whether doubling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doubling the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock rate doubles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doubles the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program of spec	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spec int set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set over pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pentium and pentium	0.0000000000	0.0	0.0	0.0	3.16992500144	False
refers to pentium	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pentium this refers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hertz one fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doubled from hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor what happened	0.0000000000	0.0	0.0	0.0	1.58496250072	False
account the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles for memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent if memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is slow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
doubling the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doubled the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory io perpherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks are run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run on physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program from end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end to end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end from input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagram the question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine with slower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance again simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two machines pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points the benchmarks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means for floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice that pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out performing pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions pentium pro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concerned about speeding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speeding up execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution of programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means by improving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improving the architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture improving instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improving instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set improving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improving the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware implementation improving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implementation improving compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind very simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple but important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
law called amdahls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first lets define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduced new execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speedup so simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratio of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance of load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speedup only part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
big rectangle represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents the entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend by entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attention was focussed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed your architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture of compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind which effects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining part remains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part remains unchanged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the fraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enhanced so fraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction subscript enhanced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task is speeded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor called speedup	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speedup subscript enhanced	0.0000000000	1	0.0	0.0	1.58496250072	False
taking three fourths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program or seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy five percent	0.0000000000	0.0	0.0	0.0	3.16992500144	False
program and speeding	0.0000000000	0.0	0.0	0.0	3.16992500144	False
minus this fraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction remains unchanged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enhanced is reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two five remains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unchanged and point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speeded up part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind the part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
big this fraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose your attention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
affected is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
runs in hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication instruction responsible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
responsible for eighty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplying and remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining twenty percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding subtracting loading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtracting loading data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory taking decision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking decision branching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply or multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication dominant program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve the speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed of multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four times faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speedup factor required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required for multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication alone pardon	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four times improvement	0.0000000000	0.0	0.0	0.0	3.16992500144	False
make it sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
principle which underlines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
good enough fraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned earlier fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier fifty percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine and enhance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enhance its floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point capability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capability okay suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point instructions	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
instructions are speeded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point enhancement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enhancement is ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds is spent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent executing floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half the instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make them run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run five times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds are remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining unchanged remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining five seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds are speeded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speedup is ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmark to show	0.0000000000	0.0	0.0	0.0	3.16992500144	False
floating point unit	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
point unit described	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show a speedup	0.0000000000	0.0	0.0	0.0	1.58496250072	False
runs for hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program in order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order to yield	0.0000000000	0.0	0.0	0.0	1.58496250072	False
yield the desired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions fifty percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent in floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose you wanted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wanted to project	0.0000000000	0.0	0.0	0.0	1.58496250072	False
project your floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point improvement	0.0000000000	0.0	0.0	0.0	3.16992500144	False
improvement what kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of benchmark	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choose a benchmark	0.0000000000	0.0	0.0	0.0	1.58496250072	False
runs three times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point computation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
eighty three percent	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
improvement which takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place with technology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor currently requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires ten seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds to run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance is improved	0.0000000000	0.0	0.0	0.0	3.16992500144	False
improved by fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent every year	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mega hertz today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times x mega	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor performance improves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point five raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
years would reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spot what assumtions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made what simplifying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
effectively assumed memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory also improves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicator which people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
past is mflops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mflops or mega	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point operations people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of mflops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mflops which stand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
million floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
metric again similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar to mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focus is floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relevant for people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
predominantly floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point so advantage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easy to understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measure and project	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
good benchmarks standardized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benchmarks standardized benchmarks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
industries for evaluation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
evaluation and performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance such aspect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measures like mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips and mega	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flops look easy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easy and simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind amdahls law	0.0000000000	0.0	0.0	0.0	1.58496250072	False
law while talking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of speedup	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mesures of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focussed on execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influenced by compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler technology instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technology instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set architecture micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture micro architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture which means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means how instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
implemented in hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic circuit technology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technology or fabrication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capture a large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction the common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer architecture prof.anshul	0.5025746653	0.0	0.0	10.9997951114	15.8496250072	False
architecture prof.anshul kumar	0.5025746653	0.0	0.0	10.9997951114	15.8496250072	False
prof.anshul kumar department	0.5025746653	0.0	0.0	10.9997951114	15.8496250072	False
alu design today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
topic our discussion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of architecture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
discussing about micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
realized in hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done in hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware will talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operators um logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor called alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu arithmetic logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit is built	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and whats	0.0000000000	0.0	0.0	0.0	1.58496250072	False
whats the functionality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
functionality they achieved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance is defined	0.0000000000	0.0	0.0	0.0	3.16992500144	False
performance and instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
develop and understanding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding micro architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture and relationship	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relationship between instruction	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
architecture and micro	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture and idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case for mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands and produces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produces a result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result under control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute this unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit will perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform some operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
perform addition subtraction	0.5012840267	0.0	0.0	5.99989755568	7.92481250361	False
addition subtraction multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction multiplication division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lectures the focus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of sub	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today starting today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk about binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic and design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design of alu	0.5012840267	0.0	0.0	2.99989755568	7.92481250361	False
include um idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceeds the limit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of multiplier	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiplier and divider	0.0000000000	0.0	0.0	0.0	3.16992500144	False
operation then simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple add subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques to speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation of addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition or subtraction	0.5028335909	0.0	0.0	9.99977462249	17.4345875079	False
non integer operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer operations floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers are represented	0.0000000000	0.0	0.0	0.0	3.16992500144	False
kind of operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations are performed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
finally the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting with binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction are done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit is built	0.0000000000	0.0	0.0	0.0	1.58496250072	False
built will talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison little bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit logical operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
familiar with binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside um computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represented in bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit um represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents two states	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meaning a assign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assign two bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit a bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit could represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent different things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
string of bit	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
represent an integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent a fractional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent a piece	0.0000000000	0.0	0.0	0.0	1.58496250072	False
piece of text	0.0000000000	0.0	0.0	0.0	1.58496250072	False
symbols in encoded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of bits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bits um dep	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference ways depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin with lets	0.0000000000	0.0	0.0	0.0	3.16992500144	False
talk of integers	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
represented as string	0.0000000000	0.0	0.0	0.0	1.58496250072	False
string of bits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
essentially from mathematical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two or base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits can represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent a number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent two raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range of numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers or non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non zero numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ticks you talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ranging from minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correspondent between integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mathematics and integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry about sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive and negative	0.4388771118	0.0	0.0	8.99985657795	11.094737505	False
negative numbers number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of choices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand the implication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pattern representing numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign and remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining n minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically could represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent as sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically zero corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds to negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pattern would corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnitude can range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bits gap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gap for magnitude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number ones compliment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive you represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling a positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits okay turn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side and minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
column here shows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
whats called twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twos compliment representation	0.4106399888	1	0.0	11.9997746225	17.4345875079	False
positive number coincide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation of positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive number identical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases but negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four okay minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus three minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and minus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
essentially this representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation um remove	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remove this ambiguity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ambiguity each number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range is unbalanced	0.0000000000	0.0	0.0	0.0	3.16992500144	False
right um range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unbalanced in sense	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits the range	0.0000000000	0.0	0.0	0.0	3.16992500144	False
range in negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important positive point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive point positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point positive feature	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easies the arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations and makes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware so work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compliment is defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number like minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obtained by inverting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows the range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values in decimal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
largest positive number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
raised for thirty	0.2653535933	0.0	0.0	9.99981560022	14.2646625065	False
thirty one minus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
smallest negative number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end and add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnitude is increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
largest negative number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus two raised	0.4388771118	0.0	0.0	9.99985657795	11.094737505	False
numbers are max	0.0000000000	0.0	0.0	0.0	1.58496250072	False
max int maximum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
int maximum positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximum positive integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive integer value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value and min	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative integer value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction with binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
presume some familiarity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
method you add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paper and pencil	0.5012840267	0.0	0.0	5.99989755568	7.92481250361	False
learnt in school	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent only thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right so lets	0.0000000000	0.0	0.0	0.0	3.16992500144	False
positive two adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding five subtracting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits are generated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated from left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right to left	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
left because carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry a borrow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
borrow will flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word can accompanied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring in negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding or subtracting	0.0000000000	0.0	0.0	0.0	3.16992500144	False
subtracting positive numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representing in twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twos compliment form	0.0000000000	0.0	0.0	0.0	3.16992500144	False
subtracting you continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers okay don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign twos compliment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twos compliment number	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
compliment number perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number perform addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract operation ignoring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignoring the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two we expect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically we adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction of minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two should give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give a negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation these number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation of minus	0.2860492380	0.0	0.0	3.99991804454	6.33985000288	False
compliment and add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invert all bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative or positive	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
thing is happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case let lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step by step	0.5012840267	0.0	0.0	5.99989755568	7.92481250361	False
borrow you gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultimately a borrow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent you find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples just listed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
listed the point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned earlier question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignore the fact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fact that design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design the answer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus x lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking about minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number a negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number with magnitude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large positive number	0.4175579704	0.0	0.0	5.99987706681	9.50977500433	False
positive number minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number minus positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus positive number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unsigned number systems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right um representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking four bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complimenting these bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract binary number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically each bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows the relationship	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing we adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding and subtracting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtracting twos compliment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus negative number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number are bringing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional two raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose in fact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying an extra	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extra two raised	0.0000000000	0.0	0.0	0.0	3.16992500144	False
series of number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number some positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive some negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out as super	0.0000000000	0.0	0.0	0.0	1.58496250072	False
super flows carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relating negative numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing subtraction suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically this subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction programmable add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require one operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer one small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common for add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add immediate instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
addition is added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bits number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rerepresented in thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is repeated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeated to fill	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional sixteen point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen point addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition sixteen places	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit negative number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
extension the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is extended	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extended to fill	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional bit spaces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and fills	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction load byte	0.0000000000	0.0	0.0	0.0	3.16992500144	False
load half word	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
word so load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load byte pixel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pixel one byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and places	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining three byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position or remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte and load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load byte unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte unsigned lbu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lbu so lbu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lbu will fill	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty four bites	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit bit number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thirty one bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
signed bit replicates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replicates and filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design a performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition the method	0.0000000000	0.0	0.0	0.0	1.58496250072	False
method is simples	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically we move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move from right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left and perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform addition bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means one bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bit position adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding two bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing for thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents ith bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum ci represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents the carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position from right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
module which performs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performs one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit two add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add two thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two such units	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries the carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect one unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit and form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change okay initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry for bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zooming that bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit and bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twos compliment notation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notation i don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signed number unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number unsigned numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design for unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit adder module	0.0000000000	0.0	0.0	0.0	1.58496250072	False
truth table defines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table defines row	0.0000000000	0.0	0.0	0.0	1.58496250072	False
row by row	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination of inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two column label	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum and carry	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two one make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make it equivalent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent of binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two which means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number three sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
describes the relationship	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relationship between input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
captured by boolean	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equations a boolean	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equation then defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined whats circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit you require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require to implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
familiar with crado	0.0000000000	0.0	0.0	0.0	1.58496250072	False
systematically by drawing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drawing a cardo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
map and finding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finding a minimal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum of product	0.5020576132	0.0	0.0	12.9997951114	15.8496250072	False
boolean expressions representing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expressions representing output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates you connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of possibilities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities is large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ways of writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing the boolean	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representing um depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two input gates	0.0000000000	0.0	0.0	0.0	3.16992500144	False
stages of logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two two stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two stage logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates a signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed different cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digital hardware design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
easy to comprehend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easy to rivet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rivet and comprehend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build an adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build a subtractor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two positive integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inverted before making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prime or adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding ones compliment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put these modules	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a thirteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirteen bits subtractor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care by making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making the initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is inverted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry is initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made one right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits for adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder and subtractor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplex what multiplex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case that choices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choices between taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer to choose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction depending depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control the multiplexer	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
multiplexer is choosing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choosing this right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right it requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires it control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling binv standing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer will select	0.0000000000	0.0	0.0	0.0	3.16992500144	False
select this input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction so putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing that details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
boxes is repeated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling at adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder or subtractor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
binv this control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two arithmetic operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied and divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move towards logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips and instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform logical operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logical operation bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit on thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit vectors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform and operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit and operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly or operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers will give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit is doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing for bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
out of thirty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two or gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition subtraction anding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction anding oring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put various thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add in multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder come subtractor	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
purpose of subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inverter and multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
module one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit of alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of performing	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
two possible values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two among addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing and operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cascade of thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu zero alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initial carry position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position and binv	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control also form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form another control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fact strictly speaking	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction but additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional four instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add negative constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effective low subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means seven instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ori and add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
utilize this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of circuit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two different types	0.5012840267	0.0	0.0	2.99989755568	7.92481250361	False
types of add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add instruction add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add and add	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
add and aadd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aadd and addu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two separate instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate instructions add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add and addu	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
reduction of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two very large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding two large	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
two large negative	0.0000000000	0.0	0.0	0.0	3.16992500144	False
large negative numbers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
exist the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtracting a large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large negative number	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
number or vice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract large positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limits were positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative numbers differ	0.0000000000	0.0	0.0	0.0	1.58496250072	False
differ or signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signed and unsigned	0.5012840267	0.0	0.0	4.99989755568	7.92481250361	False
unsigned numbers differ	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working with signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximum negative number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximum positive number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working with unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number the range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detection of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers are signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signed or unsigned	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
process of addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition subtraction remains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction remains unchanged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit will cater	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versions of coarse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addu and subtractu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version of add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add immediate addiu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sufficient to implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interpreting it storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storing the result	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
unit which performs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performs the operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked up twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation for signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brings unique representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplifies our mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism for performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation so circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit is simpler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice that addition	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hardware had lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of commonality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
included that design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply by putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting those gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates and multiplex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend the circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction like slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt or instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction like beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq so beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq makes comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
argument our alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generating a result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed on alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction and logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend this design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design to include	0.0000000000	0.0	0.0	0.0	3.16992500144	False
comparison um equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition which defers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defers from signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers and unsigned	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lectures on design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed binary arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic how numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represented in signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
started with alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare signed numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend the alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
include these operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of overflow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
detection for signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers in addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation and subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference between instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suffix which stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unsigned counter parts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manipulates the pattern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs each thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and produces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produces the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desired which operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done is desired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change of identical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design is shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inverter and small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate or gate	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bits to decide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require another signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit to decide	0.0000000000	0.0	0.0	0.0	3.16992500144	False
put these blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address the question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare two integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers one possibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform the subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position to design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design a circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly perform comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit which produces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly without resorting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resorting to subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ways of performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing a direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison for greater	0.0000000000	0.0	0.0	0.0	1.58496250072	False
greater than first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving a result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition is equivalent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent to comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison of bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibility other possibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define um result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bits interval	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lsb to msb	0.0000000000	0.0	0.0	0.0	3.16992500144	False
msb least significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
note that correction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit and updating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updating the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results of bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generating the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting from lsb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lsb and propagating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagating the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result to msb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reason is clear	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit which met	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple logic yields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
yields a result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side to lsb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal and comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional bit inclusive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inclusive is equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side to msb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparing these bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
product or product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense of logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty one means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
anding or conjuncting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individual bit comparisons	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign bit suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of subtraction	0.5012840267	0.0	0.0	4.99989755568	7.92481250361	False
strictly positive excluding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend alu design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
include slt instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt instructions slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions slt instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare first operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand and set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set the result	0.0000000000	0.0	0.0	0.0	3.16992500144	False
subtraction for alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output the msb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
explore but calling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set all bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer to include	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting these putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two alu thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input is connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
irrespective of comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison irrespective result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set these thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty one bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is negative	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
bits are set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute slt instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt instruction alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructive to perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select the fourth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing slt binv	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing does subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control to select	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put some thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output of subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asked the adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtractor to perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates will check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison a result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu is capable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of handling	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
handling this entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly move involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move involved issue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out is exceeding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceeding the range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing unsigned addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restarting this point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking a small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small word size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values can range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows the sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value will wrapper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown in red	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extreme left end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal to thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow in unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds to first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds to correct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds to overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction unsigned subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two unsigned numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers two positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two positive values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unsigned or positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zooming that subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out by adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding twos compliment	0.0000000000	0.0	0.0	0.0	3.16992500144	False
compliment ones compliment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of subtracting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put there twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers these results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive or unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
red region corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtracting is larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flip this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
red angle flips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger and larger	0.5010266940	0.0	0.0	1.99991804454	6.33985000288	False
lets cn equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly more involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range from minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two large positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large positive numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move you increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side beyond minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow condition lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top red region	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum is negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding two positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two positive numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive numbers positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive or non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non negative numbers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
adding to negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last two carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
msb it means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means that number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is turning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive number side	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is exceeding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turning the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign to negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry is turning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indication of normal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normal negative numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction um signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twos compliment value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pattern of numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers will remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one minus	0.4297035515	0.0	0.0	5.99987706681	9.50977500433	False
minus two minus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two three minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four will remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range is minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
color has changed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus four value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four from minus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
correct subtracting minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn to red	0.0000000000	0.0	0.0	0.0	1.58496250072	False
region which continuous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range this region	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving me wrong	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flips the rows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of signed	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
sign the indication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is wrong	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing is wrong	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change of sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
final bit position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow in signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signed case unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case unsigned case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow this result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow just reversive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply goes reverse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter part add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part add subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add immediate mult	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mult multiply divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed multiply divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide in detail	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding the meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word okay slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter part slti	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suffix means unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
differs from instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow is detected	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
suffix overflow detection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
green column overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
column overflow detection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detection is run	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen then overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
halting the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printing an error	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add or addu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addu or subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions the result	0.0000000000	0.0	0.0	0.0	3.16992500144	False
result would differ	0.0000000000	0.0	0.0	0.0	3.16992500144	False
notice that divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide actually falls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
category that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compliment of representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter of interpretation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers and perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interpret these numbers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
numbers as unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correct unsigned sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correct signed sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discarding the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result and taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking some special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow results identical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case with multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multu the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multu unsigned multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signed comparison unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison unsigned comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing sign interpretation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find that first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison differs depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interpreting this number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is signed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
load byte load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte load half	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load half words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words are concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loading a full	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part gets filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is lbu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lbu or lhu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lhu and signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extension is done	0.1877163739	0.0	0.0	5.99987706681	9.50977500433	False
treat the byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign will fill	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circle where signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant is sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits but operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performed over thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of filling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining sixteen bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits in add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add immediate unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases sign extension	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly a misnomer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number and extension	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant is sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases in slti	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slti um sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interpretation of unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions whether overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meaning in signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case and unsigned	0.0000000000	0.0	0.0	0.0	3.16992500144	False
done to covert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
covert small numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers into large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
manipulate bit pattern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pattern or extracting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extracting bit fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long bit pattern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation is shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift left logical	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
shows um shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty one shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifting at left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means all bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits up push	0.0000000000	0.0	0.0	0.0	1.58496250072	False
push to left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out and lost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part is shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift right logical	0.4006568144	0.0	0.0	3.99991804454	6.33985000288	False
shifting the pattern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zeros to write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write so zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zeros get filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interpreting these numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers as signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign could change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit left shift	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shift is multiplied	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two three bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two so shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers are unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interpreted as division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
division by power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two then problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem will occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changing the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift right arithmetic	0.0000000000	0.0	0.0	0.0	3.16992500144	False
right um shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feeling in zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vacated or filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
filled by sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture shows shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replicated to fill	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dividing a signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number a sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quotient the remainder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of overflow	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
number was large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left and remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose eight twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift left multiplying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping one keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping a thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allowing other bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits to enter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reducing the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
artificial putting zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions in mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction called sll	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sll shift left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logical it takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes two registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two registers destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers destination register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field you remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
labeled as shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field can carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry a number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of shift	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
instructions sll sllv	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sllv which stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left logical variable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
providing a constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
srl for shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logical and srlv	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right logical variable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variable and shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of hardware	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hardware is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing a circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer and wire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first two positions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select this set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs and passed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
out and zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zeros are filling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply a multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input can select	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift and shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put um multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precisely the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first one selects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift two shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift this selects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitably choosing combination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choosing combination suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit nine position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination will give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give you shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing the details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially a multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer with probate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mult this box	0.0000000000	0.0	0.0	0.0	1.58496250072	False
box is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitably can shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty one positions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detection in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of sign	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
sign addition subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction or unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unsigned addition subtraction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
discussed shift operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detection or action	0.0000000000	0.0	0.0	0.0	1.58496250072	False
action of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit to support	0.0000000000	0.0	0.0	0.0	1.58496250072	False
support the instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
g.sathis kumar computer	0.5015416238	0.0	0.0	8.99987706681	9.50977500433	False
kumar computer architecture	0.5015416238	0.0	0.0	8.99987706681	9.50977500433	False
discussed the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu with respect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
respect to addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition subtraction comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed other operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation like shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly more complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation namely multiplier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point talk talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple design shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift and add	0.0000000000	0.0	0.0	0.0	3.16992500144	False
build the circuit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
ways which defer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interms of cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost of hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplicity of hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk about signed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
directly um signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required for signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin with multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pencil okay simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple multiplication method	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translated to binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
binary in fact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vertex and simplify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied with left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left most bit	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
multiplication is multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents a partial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagately towards left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add first partial	0.0000000000	0.0	0.0	0.0	3.16992500144	False
first partial product	0.0000000000	0.0	0.0	0.0	3.16992500144	False
add second partial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying out addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition of initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initial zero value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positions and adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means um performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially and operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent to multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits um situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate actually represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents an array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing a single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single and gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking a vector	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vector of bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively an array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four and gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add this point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require um shifters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifter is doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right these shifter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select between shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter of wiring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively shift takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage is addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition so starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wiring it means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits are connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected at propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input of adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly or shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position or shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capturing this idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of summing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summing the partial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires n adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require n adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding one partial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify the circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping a count	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeated n times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done this loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two separate assignments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two in hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding a multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doubled or shifted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updating i doubling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit but move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move the bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detail is limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing this type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events will happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concurrently with edge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two n bit	0.4019769357	0.0	0.0	20.9996107116	30.1142875137	False
shifted to left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder of double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double the size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position and last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially double digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digits to accumulate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double the length	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end its reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require another register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
experience right shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iteration we shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work in conjunction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conjunction with control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
firstly takes care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count the process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing these red	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working under control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit will pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essence of circuits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step to step	0.0000000000	0.0	0.0	0.0	3.16992500144	False
step basically involves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves these things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition conditionally left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditionally left shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
explicitly its part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changing on right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changing on left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrange your information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value is positioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
denoting the high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high high end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifting the part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
partial product obtains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position and achieve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register a doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added to left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce another step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right and rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of summation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summation and shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single single step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clarity we assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume that first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pure um simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple right shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduced the size	0.0000000000	0.0	0.0	0.0	3.16992500144	False
size of adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition and shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits keep truckling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
product can added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entering the right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register is filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
filled with value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibility of combining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two actually match	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two n bits	0.3189095832	0.0	0.0	7.99985657795	11.094737505	False
right most bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put together performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift and rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single n bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mult multiplying instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes two operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two special register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two general purpose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output of multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specific registers high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high and low	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions for multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication which takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes three registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two for operand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expects um small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move towards sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign in magnitude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separately that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two signed numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers we find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find them magnitudes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
product and determine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determine the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign so sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers are opposite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign is negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign is positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagate form twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form twos compliment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly multiply sign	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiply sign integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twos compliment representations	0.0000000000	0.0	0.0	0.0	3.16992500144	False
compliment representations made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign and unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition subtraction process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process was oblivious	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device a method	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly multiply signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply signed numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common expressions representing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representing the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values of positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find some thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing which handles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers again representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation is shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of summation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit n minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is handled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done is put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive in non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non negative integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of analyses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically minus magnitude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prefix with minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find the magnitude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnitude by knowing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representations so twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compliment representation means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent um magnitude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value and subtracted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
definition of twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus two terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summation and bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds to sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times two raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference will correspond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing is equivalent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rewritten um bringing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one back	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write this multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expressed in twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expression which ignores	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct signed multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically a multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first on negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term in positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms are broken	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively have put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a factor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
verified by working	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus two common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combined the term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor two raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus n minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly this term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term will combine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involving bn minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus bi weighted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced a dummy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dummy b minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term will remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unpaired to combine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced zero term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write a multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require it requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires partial products	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus a means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means basically subtracting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtracting a right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
algorithm so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets compare unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare unsigned multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unsigned multiplication signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication signed multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform no addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition of perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done no addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition no subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing bi minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require no addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small change introduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing you remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown as adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and decides	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruct that circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit to perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition or addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned as booths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication its motivation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing some thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanning the bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit from lsb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run of zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write in number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
algorithm was devised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devised by booth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt was made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made to minimize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minimize the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involving in addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step not involving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involving the addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform one addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism to speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed up things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner and carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out signed multiplication	0.0000000000	0.0	0.0	0.0	3.16992500144	False
finally lets lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range of values	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiplication would produced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result would vary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
largest unsigned value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
largest um sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expressed i illustrated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first n minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers to hold	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
largest most negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two n minus	0.2781736305	0.0	0.0	4.99989755568	7.92481250361	False
multiply most negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first most positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
largest positive value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
largest negative value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half the value	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
bit fully oaky	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mult and multu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multu two instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lecture i ment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group where overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference in signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multu will interpret	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand as unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mult will treat	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers and perform	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiplication get results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand the pseudo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction these instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write this instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move from high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move from low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put different register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register can move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gprs the high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part another gpr	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which works	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply with overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results and ignoring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignoring the high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher n bits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
paper pencil method	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understood from earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier of school	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply the multiplicand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digits by digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translates to multiplying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplying the multiplicand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplicand by bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding these partial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of wrap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder performs addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gradually we made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made certain observation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve the circuits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement of addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holding the multiplicand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduced by sharing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically um derived	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representations for positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
algorithm was booths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discuss how binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
division is carried	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
circuit to carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out for processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussing various arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation and logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last we discussed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out multiplication	0.0000000000	0.0	0.0	0.0	3.16992500144	False
designs of multipliers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multipliers will continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
division and design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design of divider	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication and division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustrate division operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking two numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
derive the algorithms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correct and discuss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discuss the circuits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication we looked	0.0000000000	0.0	0.0	0.0	3.16992500144	False
work on paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process was captured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
captured by circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of refinements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit in algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially the multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation was broken	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifting and adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
absolute to add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about booths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed the range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of multiplication	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiplication then mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips which type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type to produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce signed result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result or unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single word output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers the output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output is exceeding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceeding one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
division by taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking two small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small four bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for thirteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
naturally this division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift and subtract	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiplier this divider	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit quotient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit divider	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dropping of zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally we subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction is carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction not carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mapping of normal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normal decimal division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require basically comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract we compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step we shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift the position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divisor um multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied with powers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifted three bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record the results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt was subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value being subtracted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initially is put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeat this comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positioned at propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one position	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shifted the divider	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left we comparing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold we don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quotient is recorded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply then step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic unsigned division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unsigned division algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing is correct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modification and improvements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transformations and implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing actually computes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invariant it maintains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invariant and first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reached a value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put i equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unique this equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equality a equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two given values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive non negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensuring the loop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quotient and remainder	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
remainder and remainder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inductively okay first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start after initialization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initialization this holds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initialization is making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making i equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put these values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initially we store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right which ensured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put r equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meet this condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order to ensure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two four bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bits divisor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit number	0.0000000000	0.0	0.0	2.99991804454	6.33985000288	False
number in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left n bits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
taking i working	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left four bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general in inductive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mathematical induction assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iteration this holes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iteration that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
checked action depend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume this condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holds this inequality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carried out subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus i minus	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
means that atleast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
atleast this equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equality also holds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition of subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction is ensuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inequality is ensured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part is ensured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noticing that invariant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtracted this quantity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract this quantity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iteration r lies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invariant both components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components of invariant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume that invariant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holds before iteration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
false that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
setting a bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition of omitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lies in range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case also invariant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitable hardware implementation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
algorithm which added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of multiplication	0.0000000000	0.0	0.0	0.0	3.16992500144	False
directions of shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position n minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making d shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison becomes comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction becomes subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
setting different bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifting q left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift um left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left and set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last bit set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically same thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move d right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
draw a circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit which carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out this operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
addition has replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaced by subtractions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space gets created	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtractor is doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing compressed comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically we assuming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indication that result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is positive	0.0000000000	0.0	0.0	0.0	3.16992500144	False
modify the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
captures the straight	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry similar kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of improvements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtractor is reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduced in size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left and graduality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graduality shifting right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits are significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change this situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make d stationary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect by shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping r stationary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stationary and shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interms of algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position is maintained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left n positions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two parts left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right n bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obtain this position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right not writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit shifted left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared and subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifting r left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply shifts left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
position get vacated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stuffing the bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
utilize the part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vacated to accumulate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accumulate the bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
omitted a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing r equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect of shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of combine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leads to circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifting another register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controls the operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce another form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced the shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non restoring approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract and alternative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out subtraction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
subtraction in anticipation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made a mistake	0.0000000000	0.0	0.0	0.0	3.16992500144	False
restore of making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making a correction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make r equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make any correction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part d equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change has occurred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced an unconditional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two clock cycles	0.3758664955	0.0	0.0	4.99987706681	9.50977500433	False
out um addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
steps the subtractor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
motivation for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
postponed this restorations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restoring by adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract d min	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing any restoration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iteration the initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initial unconditional subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaced by addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent to subtracting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtracting sorry adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wording an additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step of restoring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect by choosing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choosing the initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initial unconditional step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pending restoration requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtracted where subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative r value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative r implies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case we start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing a separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recording a bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completes the iteration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eliminated two steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care that restoration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
postponing your restoration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iterations are left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding a step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a final	0.0000000000	0.0	0.0	0.0	3.16992500144	False
doing initial addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make q equal	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two q minus	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
start with initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice is happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recording of bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieved by doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require a correction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correction is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples and works	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought the algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
iteration by adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring r closer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initially um large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract half subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dividend was negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding a positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative by subtracting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract or add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opposite sign values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
final correction step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step also makes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes a similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check it compares	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relationship between signs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signs of dividend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dividend divisor quotient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remainder so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dividend and divisor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two right columns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right columns show	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signs of quotient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quotient would follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow similar logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied two numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positive into positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative into negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dividing a positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quotient you divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide a negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number by negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number you gat	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gat a positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logic as multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signs are opposite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opposite the quotient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quotient is negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quotient is positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remainder always takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dividend because remainder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of dividend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the dividend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that remainder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prove that remainder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written several algorithms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of proof	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quotient would depend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign of divisor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divisor and dividend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done we started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically compare shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift and subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
develop basic algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
algorithm we analyze	0.0000000000	0.0	0.0	0.0	1.58496250072	False
derived the circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvements were made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made first improvement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtractor we reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvisation and reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultimately you work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of restoring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initially you carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out anticipatory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out anticipatory subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blindly you subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
postponed which simplify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify each iteration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restoration of final	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify this algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing addition subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction with twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long as representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation is twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two signed integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers and performed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out basic arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic arithmetic operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner without worrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worrying about performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of lecture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
discussed the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation and today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of speeding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speeding up addition	0.0000000000	0.0	0.0	0.0	3.16992500144	False
out to floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
govern the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compute the carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry save addition	0.5010266940	1	0.0	7.99989755568	7.92481250361	False
carry and wait	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple adder circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition using paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two operands perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit which adds	0.0000000000	0.0	0.0	0.0	3.16992500144	False
adds two individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two individual bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adders are cascaded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cascaded or change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two units	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit is dependent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is depend	0.0000000000	0.0	0.0	0.0	3.16992500144	False
dependents of carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
account to complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete the operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aspect of carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
edge one end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end from lsb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs ith bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raise to defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple combination circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
realization is shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of expression	0.0000000000	0.0	0.0	0.0	3.16992500144	False
simple a simpler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose the input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate has transistor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transistor which switch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates are driving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driving some loader	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loader some capacitance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dictates that delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay we assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
row of peek	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peek of seconds	0.0000000000	0.0	0.0	0.0	3.16992500144	False
tens of peek	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays of wired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal change propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagate over wire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
significant and comparable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates are working	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume that wired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays are significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
account that delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay which occurs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of gates	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
fitting another gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate that feeds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feeds another gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay gets accumulated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay would depend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger the delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ideal condition delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate is lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change k gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor d independent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs the gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates this gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate is feeding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means that delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay is function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function of fan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly more delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two input gate	0.0000000000	0.0	0.0	5.99991804454	6.33985000288	False
four input gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
varies it increases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slowly it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase but increases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of inputs	0.4175579704	0.0	0.0	5.99989755568	7.92481250361	False
inputs or outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making an approximation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate is effected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effected by number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed up circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit is effected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input to output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path the path	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of logic	0.0000000000	0.0	0.0	0.0	3.16992500144	False
express circuits boolean	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits boolean circuits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two level sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum of products	0.0000000000	0.0	0.0	0.0	3.16992500144	False
alternatively do product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
product of sum	0.0000000000	0.0	0.0	0.0	3.16992500144	False
parenthesis and deep	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ands and ors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depth of logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine that delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of anding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignoring again inverters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inverters this compliments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller as compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit can compute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compute this sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restructure this gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay is reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve your algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing same computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay is rippling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
avoid this ripple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write for examples	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four directly interms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets go step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two level expression	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
left that parenthesis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are anded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasing the level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low or number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form and substitute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four billion terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
assumption we made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate is constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of fan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two inputs	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thirty two input	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
input three input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input of gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things two level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assumption about delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay of individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate will break	0.0000000000	0.0	0.0	0.0	1.58496250072	False
atleast a primary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two a inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two b inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of fan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of term	0.0000000000	0.0	0.0	5.99991804454	6.33985000288	False
playing in determination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determination of carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit position digest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generates the carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry and condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition when carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry gets generated	0.4006568144	0.0	0.0	7.99991804454	6.33985000288	False
carry is coming	0.0000000000	0.0	0.0	0.0	3.16992500144	False
propagate to output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated by stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line and substitute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term this term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term we substitute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two stages	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
reason this out	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated at stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generated the stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generation at stage	0.2001640689	0.0	0.0	7.99991804454	6.33985000288	False
two which propagates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagates through stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry which propagates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
derive these expression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expression by substitution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
substitution or reason	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly um based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand the circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block which computes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computes all carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing the sums	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay this circuit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
first stage delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate single level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown for brevity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write as sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sums are coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
built larger adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents this sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collapsed three stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppressing internal retails	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build larger adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs one side	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ripple carry adder	0.0000000000	0.0	0.0	0.0	3.16992500144	False
four bit adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eleven d units	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allowed normal ripple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normal ripple carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry to operate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operate for sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving and saving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving will show	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rippling of carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extern this block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stages or thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increases the cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates become wider	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay also starts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
letting the carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent to propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagate and generate	0.3337893297	0.0	0.0	7.99991804454	6.33985000288	False
signal at block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level we generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate block propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small purple box	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries get generated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry gets propagated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks propagate generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagate generate signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals or group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group propagate generates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagate generates signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call this group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate or block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall that expression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block propagates carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate condition generation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition generation condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means that generation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generation takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage two stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stages and propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of capital	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generates a carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loop ahead manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stages gi propagating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve c sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically same form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term was exponential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the growth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
growth is linear	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and substitute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
substitute its value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term containing carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
substitution it grows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of abbreviated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term is essential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things um slow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added more stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reasonable and feasible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets move attention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attention to multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of multipliers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adders to add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add the partial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of orders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform addition store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
redo the addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interms of speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multipliers for natural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approaches for multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding four terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add two terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separately two terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add several term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
formed a tree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clause of multipliers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multipliers we focus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focus our attention	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
adding different terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition or multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing a multiplier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adds four numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication these number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number will happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four arbitrary values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder which adds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adds two terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adds fourth term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the usual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usual ripple carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count for propagation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals to propagate	0.0000000000	0.0	0.0	0.0	3.16992500144	False
propagation of carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent that lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right this adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
postponed this carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left we make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leftward carry propagation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last stage carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require one extra	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fed us carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
symmetrical with respect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling us carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two output adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduces three inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs are interchangeable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move diagonally sums	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input gets added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem is showing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing as minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner that delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays are smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare the delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noticing one extra	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accommodate for extra	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries you don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
don t throw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets take paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking for small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t show	0.0000000000	0.0	0.0	0.0	3.16992500144	False
path of length	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder see carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expensive but faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put extra logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logic for carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster and expensive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
principle is applied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied b equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal to sigma	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter of waiting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term simplify things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify things denoting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
denoting with pij	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added a multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require eight result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right these initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normal carry ripple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four this delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
length but easier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easier to quantify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagation some vertical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagation some horizontal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approximately n right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving you carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require same twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve adder units	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form okay takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes three inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
column the sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum of indices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term gets added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
true for subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction the key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels if suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four another unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
proposal to log	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting a base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incase of multiplier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move from delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing carry save	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
series of lectures	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lectures on arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation and arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic unit design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit design today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represented as integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers you represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation on floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
primarily integer arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers what kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit for carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
operation so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four then define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the concept	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow and underflow	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
underflow in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out will talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
primarily add subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide and talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of accuracy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important in floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally i conclude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of provisions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor like mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
familiar different data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encounter in programming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
world of mathematics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mathematics we talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subset of rational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subset of real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subset of complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word and integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
topic of today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of situation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
large in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of huge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets a pluto	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pluto and sun	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raised for twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement is limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large that integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantity like mars	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mars of electron	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raised for minus	0.2819813168	0.0	0.0	17.9998156002	14.2646625065	False
twenty eight grams	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend or thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing of deperent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deperent different representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accommodate large range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part so representing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representing fractions means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non integers value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value as rational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number let select	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus two forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty seven point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent um number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
left of decimal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decimal and propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of decimal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unlike this representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corrector to represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent that position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position this position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point actually lies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right okay soum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point is fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed point notation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extremely large value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extremely small value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power to represent	0.0000000000	0.0	0.0	0.0	3.16992500144	False
represent extremely high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extremely high values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values and negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent extremely low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extremely low values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits or digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically um values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent irrational quantities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
length of storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent only reasonable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infinite number bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits or bytes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
representing rational number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deeper and understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand the meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meaning of binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent decimal value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation but lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply this fraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collecting the integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part and point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining fractional part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fractional part point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer part point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fractional part repeat	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeat the process	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
follow same steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show the repetition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repetition have shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown different colors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of finite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pair of integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convenient to work	0.0000000000	0.0	0.0	0.0	3.16992500144	False
loss of accuracy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce the exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base and raise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically a floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one raised	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
care of sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part so faction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed point sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume binary point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking a binary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mantissa or significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept the question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word of memory	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
parts that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of options	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume the point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
standard has emerged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
acceptable and today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four standard ieee	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard ieee stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for institution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
institution of electrical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
electrical and electronics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
publishing the scientific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define various standards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard defines representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precision and double	0.0000000000	0.0	0.0	0.0	3.16992500144	False
double precision double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precision double precision	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of significant	0.0000000000	0.0	0.0	0.0	3.16992500144	False
twenty three bits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
mantissa in double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend the precision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes a big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bits representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation for double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precision so twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty remaining bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word together fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty two bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single precision case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits we assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sitting there invisible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point some thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide the range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point all zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly in double	0.0000000000	0.0	0.0	0.0	3.16992500144	False
invisible or implicit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implicit that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means you assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty three bit	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
two more precise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last bit twenty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
twenty third bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bit its equivalent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly for double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double precision numbers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
numbers we accept	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accept for twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representing the floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point number	0.5010266940	0.0	0.0	25.9997131559	22.1894750101	False
value actually falls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide by suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propagate just make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and adjusted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adjusted by increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasing the exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small you multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by powers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitably and decrement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decrement the exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value always lies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adjust the exponent	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
sim single precision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single precision number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
notation the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represented as twos	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one twenty	0.3337893297	0.0	0.0	7.99991804454	6.33985000288	False
carry a value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent two fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty four corresponds	0.0000000000	0.0	0.0	0.0	3.16992500144	False
corresponds to minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers the bias	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range in range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precision is minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
excluding the cases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume an explicit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decimal to left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits zero sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signifies floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
principle any number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value of exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent would represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds to multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation in ieee	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non zero positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare so test	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit which test	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test a number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number for integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test for sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two cases integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison now magnitude	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison also turns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar to integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choice wehave made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of significance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
significance its natural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare to floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point numbers treating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find that exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
msb s give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation so irrespective	0.0000000000	0.0	0.0	0.0	1.58496250072	False
irrespective of sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent this comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison will work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and unsigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unsigned comparison differ	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two floating point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
numbers which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
excluding the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign bit rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rest we compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnitudes of integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overflow we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large positive integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large negative integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceed the positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limit or negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of underflow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
limit of values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smallest floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point notation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer the smallest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and largest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
largest positive power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty seven interms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approximately ten raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of familiar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
familiar decimal system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten the smallest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing separate range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range of positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smallest f value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smallest e value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
powers of ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two two raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extremely large number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits as twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translate to equivalent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent decimal digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide this twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
log of ten	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digits similarly divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly divide fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two by log	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing eight digits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations on floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number be minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring the exponents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two okay find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent is made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the fraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prime is obtained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obtained by dividing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifically two raised	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power the difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dividing by power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
man y positions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position two adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two adder subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prime so depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum or difference	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
logic for determining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult to work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift it left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left and adjust	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lock diagram indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow of information	0.0000000000	0.0	0.0	0.0	3.16992500144	False
floating point adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtractor so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two register holding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two numbers sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers sign exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent and significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done is compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare the exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands it computes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computes the difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent get aligned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform right shift	0.0000000000	0.0	0.0	0.0	1.58496250072	False
selected is determined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control unit control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit control unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit is guided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out so knowing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is greater	0.0000000000	0.0	0.0	0.0	1.58496250072	False
big alu adds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adds or subtracts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
significants or mantissas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage where exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit is compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent is brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage where addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage where normalization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normalization takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place so normalization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normalization would involve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignore this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moment this output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two exponents selected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
selected and passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out for increment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rounding so rounding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throwing some thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make an adjustment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adjust the mantissa	0.0000000000	0.0	0.0	0.0	1.58496250072	False
round of normalization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back and multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
original value coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from top	0.0000000000	0.0	0.0	0.0	3.16992500144	False
finally the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware for add	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
consecutively multiply operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is exclusive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent gets summed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normalization and rounding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rounding the reason	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two the product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require one smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two you divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increment the exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponent terms divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide is similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar two numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers same thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing um sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign is determined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fractions get divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided the exponents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponents get subtracted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ration of fractions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fractions could lie	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of accuracy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accuracy and issue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of rounding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing an operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shifting the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplying two fractions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit or lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two twenty twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bits including	0.0000000000	0.0	0.0	0.0	1.58496250072	False
including the invisible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invisible one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit exponents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponents sorry twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty two twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bits fractions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplying the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty eight bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throw remaining bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and retain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loss of precision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working with finite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finite word length	0.0000000000	0.0	0.0	0.0	3.16992500144	False
minimize the loss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits for intermediate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally do round	0.0000000000	0.0	0.0	0.0	1.58496250072	False
round off based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for guard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two more bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation we retain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tells the distinguishes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
zeros and case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
atleast a single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relative sense lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense lets imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relative level lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level lets assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
weightage of point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lsb now lsb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corresponds to point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
dead at point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers are equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit this bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit being considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
considered as lsb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leave the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
odd you add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meaning of round	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gains may accumulate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
party on loss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rounding up takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes place half	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rounding down takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place other half	0.0000000000	0.0	0.0	0.0	1.58496250072	False
codes for exponents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exponents or reserved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reserved for special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double precision number	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
last one represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
object what kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high the highest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value two fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point you lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach a situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program would understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
method for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents a denormalized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement of normalization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation that exponent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty four mantissa	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non zero value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation which lead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lead to number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choosing some code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs specific meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give a summary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor to handle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point registers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
point registers labeled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
labeled as dollar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dollar f thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two register	0.0000000000	0.0	0.0	12.9997336448	20.6045125094	False
floating point activity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor whose special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task to work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usual operations add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations add subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply divide absolute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide absolute value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
absolute value negate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work on single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single precision data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or multi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi precision double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double precision data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dot d stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single precision addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition or double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double precision addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer mips addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition this requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires three floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working with double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
double precision arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form one pair	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form another pair	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor and floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions would load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit constant part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory address store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address store instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for true	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determine the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions to set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
condition so imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison was brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison is brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test for truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
truth and test	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test for false	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mead single precision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precision or double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for conversion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation integer single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integer single precision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number three point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation in single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precision some representation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representation double precision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit pattern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bit pattern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conversions or conversion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conversion to integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the integer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convert to floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point three point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
precision to lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lose some information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about range	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range of value	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
definition of overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
underflow we learnt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform various operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about accuracy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits for rounding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at notations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions mips processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last few lectures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focused on design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor namely alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu or arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add more pieces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pieces of hardware	0.0000000000	0.0	0.0	0.0	3.16992500144	False
hardware to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks including alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require to build	0.0000000000	0.0	0.0	0.0	3.16992500144	False
build the processor	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
put this building	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplest possible manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data would flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design more sophisticated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design this term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term multi cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two major parts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
major parts data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts data path	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path and control	0.0000000000	0.0	0.0	5.99981560022	14.2646625065	False
style of designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control called mac	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mac program control	0.0000000000	1	0.0	0.0	1.58496250072	False
small low level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enhance our design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing like overflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enhance the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design to accommodate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin with taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking a set	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions from mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design we talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple manageable design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discuss and understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand the class	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
types of building	0.0000000000	0.0	0.0	0.0	1.58496250072	False
building blocks combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combinational and sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock which times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock frequency puts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design what kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specific to mips	0.0000000000	0.0	0.0	0.0	3.16992500144	False
initially the initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing which required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specifically build mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions we learnt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets take add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two arithmetic instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions two logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two logical instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two memory reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory reference instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reference instructions load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions load word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word two control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two control flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control flow instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow instructions branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal and jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple comparison slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits that comp	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equality is simpler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simpler as compare	0.0000000000	0.0	0.0	0.0	3.16992500144	False
compare to comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparing for equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separately and check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written um recursive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recursive equation describing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
describing the comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison like equ	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test is combined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibly with branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design which cater	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design by making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making small incremental	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases the change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nature of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add an instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diverse from work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure overall outline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design then adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding other things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intend to implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is located	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching the instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file you read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values the instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions then tells	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done whether addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supply the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling a instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields some fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields specify registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers some fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields specify operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction we pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register resist access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing the operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of alu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
load or stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access data memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory a data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data memory accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing will required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required again address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantent of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu for doing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
doing this things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today all covered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory or data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hole one thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller so data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path so data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values or operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working so data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculations get done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu to perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction or comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller will instruct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components in data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data path works	0.0000000000	0.0	0.0	0.0	1.58496250072	False
works under instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller but controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kinds of signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals which flows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flows from controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller to data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
path and data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path to controller	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
controller in deciding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deciding the action	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of element	0.0000000000	0.0	0.0	0.0	1.58496250072	False
element which operate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operate only data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call them combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
elements so combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits have output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combinational circuit elements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs and respond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay you remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory the remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember what happened	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output is function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state contains state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents a summary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
past so summary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speaking the output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output of sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state encapsulates state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encapsulates state captures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
captures the relevant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give some examples	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples all gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates are combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case we assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume zero delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit have output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nand nor exclusive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exclusive or inverter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combinational circuits multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer which makes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combinational circuit decoder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit decoder decoder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input and identifies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identifies the bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit patterns suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four input decoder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input then components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components like adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder subtractor comparator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtractor comparator alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits okay multiplier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplier we discuss	0.0000000000	0.0	0.0	0.0	3.16992500144	False
discuss various designs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply a collection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collection of adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits the sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal which occurred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurred past counters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counters are sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequential circuits registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers so registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers are extension	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially flip flops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dimension okay register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
files and memories	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memories are extension	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extension of flip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of component	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits which work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with clock	0.0000000000	0.0	0.0	0.0	3.16992500144	False
clocked state elements	0.0000000000	0.0	0.0	0.0	3.16992500144	False
elements and unclocked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unclocked state elements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occur with clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
playing a special	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designated as clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change in state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
edges is assumed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
edge is considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transition alright suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convenience of keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping the rising	0.0000000000	0.0	0.0	0.0	1.58496250072	False
edge as active	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples of clocked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clocked and unclocked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplest um unclocked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two nor gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two nand gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates and cross	0.0000000000	0.0	0.0	0.0	1.58496250072	False
electronics we don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unclocked rs latch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for reset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reset s stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cross couple signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information gets stored	0.0000000000	0.0	0.0	0.0	3.16992500144	False
calling one signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose d signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal is changing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyses and convince	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock is high	0.0000000000	0.0	0.0	0.0	3.16992500144	False
output will change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holds the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend some times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clocked d flip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flop by putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two d latches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagram and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected to compliment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change it state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holding the last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
falling edge triggered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right in fact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call level trigger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level trigger circuits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
edge trigger circuits	0.0000000000	1	0.0	0.0	1.58496250072	False
edge triggered circuits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
triggered circuits edge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits edge triggered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require more hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give us nice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose a change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path that change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noticed that imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits from output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reflect a change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
observed when clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
edge this case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
trigger another change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brings this level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of convenience	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active because clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock is active	0.0000000000	0.0	0.0	0.0	3.16992500144	False
period of instability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock period relates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
portion or circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit we suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path through combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
element two resulting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allowed for signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays these circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold time requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flop may find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
close to react	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change becomes stable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instant and continuous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value or takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flops some flip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flop may react	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mixed of value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discuss the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance and timings	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create a design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design for implementing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions and lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require registers adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers adder alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder alu multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu multiplexer register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file program	0.0000000000	0.0	0.0	0.0	3.16992500144	False
file program memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
program memory data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory data memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components for bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manipulation so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value program counter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
elements so clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs and thirty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thirty two output	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two output thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit input	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bit input thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit output	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
output will address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change its value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock edge occurs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adders and alus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu will perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform main arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder will perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expressed in thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of zeros	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant but lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets no worry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put an adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding an offset	0.0000000000	0.0	0.0	0.0	3.16992500144	False
four for implementing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implementing branch instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying outer evaluate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outer evaluate branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions is added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit operand	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bit operand produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
told which operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi function unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function unit depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test for equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
test is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build the provision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provision for exception	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling will require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implemented by making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
crucial component register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of flip	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
two dimensional array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right a thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two by thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register being thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two into thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provision for reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading two thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values and writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing one thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
label read data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register which register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses for read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read one address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address for write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory for data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and instruction	0.0000000000	0.0	0.0	4.99991804454	6.33985000288	False
assume two separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two separate memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions we don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequential element memories	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memories are sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show any clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter and outcomes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outcomes the instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input and data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data output read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output read data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unlike register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which writes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writes into memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single address input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done whether read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done or write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require to put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete the picture	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
require sign instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine the instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform load operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address calculation requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires a sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit offset	0.0000000000	0.0	0.0	0.0	3.16992500144	False
added to quantent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty bit number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require any active	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wiring the inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs and outputs	0.4006568144	0.0	0.0	2.99991804454	6.33985000288	False
bits are input	0.0000000000	0.0	0.0	0.0	3.16992500144	False
input eight bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits are output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upper four bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word of set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte of set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four so multiplying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require ant active	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ant active element	0.0000000000	0.0	0.0	0.0	1.58496250072	False
element any gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two the output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task of putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summarize we began	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subset of instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of designing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interms of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits are distinguished	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinguished from sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits how sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuits are classified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
classified as clocked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clocked or unclocked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at generic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combinational sequential circuits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock and timing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
post by clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at specific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build mips processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor namely register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register multiplexer adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer adder alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder alu register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
required to construct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
construct the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplest possible solution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem of taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute those instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
build this design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions which includes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
includes arithmetic logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison add subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions by instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design will include	0.0000000000	0.0	0.0	0.0	1.58496250072	False
include other instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
include load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load store instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four five instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
include the jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump and branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the data	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
interms of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interconnect a controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out to considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
considered for building	0.0000000000	0.0	0.0	0.0	1.58496250072	False
building this data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract two arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions and slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result in register	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
store which access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is transferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferred between register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions which influence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence the flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditional jump instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
parts the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller the signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals and signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller i considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals so controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller um times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instant so status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information which controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path to decide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions add subtract	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory taking program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking program counter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program counter contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contents as address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address then depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file a passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce by alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu is passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions the format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field is opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register five bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bit third register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address of destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begins by fetching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counter a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory okay instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instantly the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right we assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact such memories	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read only memories	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process you load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load the contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require a clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function which transforms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transforms in input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output is fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feeds the address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions various field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field in instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember and bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of register	0.0000000000	0.0	0.0	0.0	3.16992500144	False
register with provision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provision of reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read two registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write one register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things two reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing or provided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside but register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file will respond	0.0000000000	0.0	0.0	0.0	3.16992500144	False
inputs are read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address one read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two data outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data outputs read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outputs read data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input write data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits so specific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit number twenty	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
address bit number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields which defines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is rad	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking two groups	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and connecting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connecting into register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
respond with data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of lecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction and operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation or operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose of slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside we understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand that design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build a larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outputs are forming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forming two inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produced by alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file for storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle of flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field and bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals to alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file okay port	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two read ports	0.0000000000	0.0	0.0	0.0	3.16992500144	False
file so bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle is complete	0.0000000000	0.0	0.0	0.0	3.16992500144	False
file this information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming that transition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets a complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete that part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantents and connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect the result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four one input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counting time interms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interms of clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
current instruction completes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completes by storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storing its value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value and ready	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completes one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle that instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important thing note	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock cycle remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked a figures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figures of cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpi which add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design where instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design is aimed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aimed at doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple possible design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
include more instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making a small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small incremental changing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism for calculation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number and contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defines the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exchange the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add more things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add load instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring in data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right unlike instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unlike instruction memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address read port	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read port write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
port write port	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two port memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform a read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single port memory	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
memory two read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single read write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read write port	0.0000000000	0.0	0.0	0.0	3.16992500144	False
write port infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of wires	0.4006568144	0.0	0.0	2.99991804454	6.33985000288	False
wires which connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send the data	0.5015416238	0.0	0.0	5.99987706681	9.50977500433	False
line and bidirectional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bidirectional data line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common address line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single read port	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positioned the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect the inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce by performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require other arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right um input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu for calculating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly connect register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output to alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing address calculation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing signed extensions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extensions it takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes sixteen bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits as input	0.0000000000	0.0	0.0	0.0	3.16992500144	False
input bit number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
labeled things assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit output thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bits exceptions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer to select	0.0000000000	0.0	0.0	0.0	3.16992500144	False
select this path	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load or store	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
multiplexer control input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add subtract instruction	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
two paths conversing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
responsibility of controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller to control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data gets passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part takes care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data memory address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory address input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrangements for performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing store word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store word instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address generation part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism same paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data from data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file at propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address so first	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instructions the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load instruction control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give the correct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correct write address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract instruction write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction write address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part okay bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decides the write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce a multiplexer	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
make a provision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remove this line	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
line and put	0.0000000000	0.0	0.0	0.0	3.16992500144	False
done and add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt and load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path is concerned	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction is chosen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
didn t modify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu for equality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done and alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu will produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce a bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs for equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added as word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
retain as common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce more options	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift this number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number from word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply wiring things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correct offset coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discuss the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moment we assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wiring of signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bits takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extension and shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active component involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component involved sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involved sign extension	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sign extension means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extension means repeating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit and shifting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means just rearranging	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supplying a constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagram the sign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially these kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of wiring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump instruction jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction jump instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fields the opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
retain some bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require another multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide one additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer here remove	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line and pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking this twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field okay shifted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number four bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four okay bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits are concatenated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counters so program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities either plain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single three input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apply control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer would require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exercise of identifying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identifying the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose of reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call this control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer as rdsd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rdsd or register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first five instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
distinguish whether alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normal arithmetic logical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic logical operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logical operations alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu would require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits to control	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
recall the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four input multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select and output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output or output	0.0000000000	0.0	0.0	0.0	3.16992500144	False
output for slt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits are required	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
bit to choose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choose between add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standing for operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view beq instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall of based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtraction and checking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control data memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data memory requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory requires control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control for read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for memory	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
read mw stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of arrangement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrangement where read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines are separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address same location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source pc source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require some circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eleven these eleven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve inputs infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete the task	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits are sufficient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sufficient to distinguish	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinguish between jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump branch load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add subtract etcetera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight away figure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect the output	0.0000000000	0.0	0.0	0.0	3.16992500144	False
show the outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outputs and connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write register file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinguish between load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller will activate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activate a signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal which tells	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output to control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passes the upper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch we don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller will make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make this output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison was true	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers are equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four will continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall the gross	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path and controller	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shown status signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
strictly speaking controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplifies a matter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separately with makes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer by figuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
left is opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation which alu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
kind of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller alu control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember that alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
class of instruction	0.0000000000	0.0	0.0	2.99991804454	6.33985000288	False
two bit information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
class instruction add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibility load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store together grouped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling it opc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opc which stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically this circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs eight inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs and producing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
producing three outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of input	0.0000000000	0.0	0.0	5.99985657795	11.094737505	False
lines and number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuit the complexity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worried about keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping the numbers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers of input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input as low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger numbers input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combine the results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information it requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires about opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enumerate what outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outputs you require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slt load word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store word beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table connect wires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wires and build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar in nature	0.0000000000	0.0	0.0	0.0	3.16992500144	False
control the alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store and load	0.0000000000	0.0	0.0	0.0	3.16992500144	False
added beq beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq and jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identified the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controllers which expected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expected to produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce this signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
boxes and design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor design simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design simple design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design of processor	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly different angle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
details of control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design so data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing the computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation and control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
guides or directories	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directories of computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right action takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
action takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction gets executed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data path design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction or group	0.0000000000	0.0	0.0	0.0	3.16992500144	False
merge the results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results or merge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
merge the outcome	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs are required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to drive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive various components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path and based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build the specification	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pla a programmable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmable logic array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance or analyze	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyze the delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand those limitation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design lets call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group namely arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic logical group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group we augmented	0.0000000000	0.0	0.0	0.0	1.58496250072	False
augmented or analyze	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyze the design	0.0000000000	0.0	0.0	0.0	3.16992500144	False
design by including	0.0000000000	0.0	0.0	0.0	1.58496250072	False
including store instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction we improved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
including the load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added on beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place j instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design the degradability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design this processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire instruction set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding or enhancing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enhancing the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separately then beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beq an isolation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part will remain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solutions and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point even yesterday	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing add subtract	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add subtract operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supply the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register address fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address fields fetch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetch two operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operands from register	0.0000000000	0.0	0.0	1.99991804454	6.33985000288	False
isolation here alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data memory component	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address for data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input i don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is found	0.0000000000	0.0	0.0	0.0	3.16992500144	False
found by adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding one register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data path portion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
portion of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored both word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register takes care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
destination of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from memories	0.0000000000	0.0	0.0	0.0	1.58496250072	False
omitted data memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data memory alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fed to alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the condition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculated by adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four and note	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two although similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally for jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting the right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the destination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address we don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require alu doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
circuitry to wire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wire the bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forming the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the final	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets quickly sight	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common each instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reconstruct the entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sheets of paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
naturally the thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common will fall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fall in place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
corrective of majors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different thing	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
identify the points	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points of conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different situations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point of conflict	0.2503848127	0.0	0.0	5.99987706681	9.50977500433	False
add subtract instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract instructions send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send one thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send some thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding two operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two operands coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back in load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load instruction output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address the right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifteen or ins	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty different fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are addressing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incase of branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally this point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point where jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculating address branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexers and multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driven by suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitable control signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect the signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conflict between non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put for branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provision of passing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four will suffice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suffice for non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets now remove	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remove the conflicting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connection in place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrive at yesterday	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convenient that approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow nothing secured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move towards working	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identified control points	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controlling the multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controlling read write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read write operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory um write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design is simplified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals what input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically arithmetic logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic logic instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logic instruction rdst	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address by bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give this control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tells the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file alu source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking the bottom	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagram in relation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump control multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal the polarity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call it jump	0.0000000000	0.0	0.0	0.0	3.16992500144	False
set of inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give at control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input we give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give to opi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separately but lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table of values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and repeat	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeat this exercise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value of rdst	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter if alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bottom input memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input memory write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store instruction memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction memory read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify your circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load instruction similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction similar exercise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back into register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
files so rdst	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking the top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file brn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brn and jmp	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write from data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file in compare	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought into consideration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brn will control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control pc source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source jmp continues	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction again doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active so rdst	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choosing alu doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give as input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer this control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control by jmp	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs so doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs for jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets now put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table for jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tabulate the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the opcodes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
derive this control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of compact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compact truth table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table for controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design a combinational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets a put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic logical instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part is common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two control boxes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller which controls	0.0000000000	0.0	0.0	0.0	3.16992500144	False
controls the alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completed that design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first um define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encoding opc opc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction one category	0.0000000000	0.0	0.0	0.0	1.58496250072	False
category load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store another category	0.0000000000	0.0	0.0	0.0	1.58496250072	False
category for jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choose some code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code or type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits as inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of opc	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
inputs ten outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten outputs circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and decide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide three bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits input control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type is instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field um opcode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
column shows individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows individual instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last column shows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows the function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field the function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give to alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu control circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs two bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function alu suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose to perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation for add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract for subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform subtract operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation for jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enumerated the action	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required by alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position two define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define what control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control input required	0.0000000000	0.0	0.0	0.0	3.16992500144	False
required for alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recollecting the alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control the output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing a subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form ones compliment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compliment and give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give initial carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bits control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation b invert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invert becomes don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
selecting the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping b invert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture is complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs eight bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage of design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design actually finishes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forward almost mechanical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement that truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate or gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow other realization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum on nand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow um pla	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pla based design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically it stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for programmable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmable logical array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array okay logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logic array means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ypu can program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
describe the pla	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restate the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plane which corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of implementation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implementation or sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plane has set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates which implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
representing the products	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plane actually sums	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sums those products	0.0000000000	0.0	0.0	0.0	1.58496250072	False
products to form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the sum	0.0000000000	0.0	0.0	0.0	3.16992500144	False
inside the plane	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs called abc	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement the products	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking every input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input and gate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form an arbitrary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means each literal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate is forming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forming the product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
product a bar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bar b bar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form um power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form enough number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required sub set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term and sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input gets connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly which product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate gates don	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wired and gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates or wired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wired or gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates and real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nand nand organization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concisely lets continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vertical line represents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represents one product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line is crossing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
crossing every input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line which correspond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms are crossing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connection is formed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outputs in product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place your dots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move this dots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term get formed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term get summed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of universal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
universal programmable logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
placing this dots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates of formed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing that exact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we leave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
details to coarse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coarse on digital	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interms of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculate that delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build it bottom	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register one register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume the delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify the analysis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay will assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets call lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call lets denote	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay of alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu will denote	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay of multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer will assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the expression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expression are analysis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analysis little simpler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay the delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file tr program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory ti data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally the bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit mani manipulation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mani manipulation components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gates or logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fast then wire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay becomes comparable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparable or significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplicity will ignore	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determined the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyze the paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
edge of clock	0.0000000000	0.0	0.0	0.0	3.16992500144	False
begins that data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultimately you write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file or write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information to propagate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference between register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay and register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register file delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collection of registers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
registers register delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register like program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file has additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving an address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address that address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out output end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory the bulk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access time register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influencing the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moment lets assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing we put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplification but lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build other components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components of processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays are comparable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put as non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplify the problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put the results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing the sum	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction memory register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summed other path	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder to compute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight away neglect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expression will dominant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period is max	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two the reason	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concerns since alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make this alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu very fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fast otherwise thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logic and stuff	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say cushion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay in carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition and delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry propagate addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
propositional to log	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing both incase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incase of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and incase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incase of register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of proportion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remains another path	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picking the offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison being done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put as max	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of expression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expression each row	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions second line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store third line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load fourth line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line for beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line for jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word lw dominates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dominates the big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expression the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming form load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form load word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term each individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor each individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individual t value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sake of arguments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds which means	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
means two hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mega hertz clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things standard moment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slow slowest instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is pulling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
utilization is poor	0.0000000000	0.0	0.0	0.0	3.16992500144	False
put two adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adders for doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing an operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
done so question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adders can alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing without loss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loss of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
answer that question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle the answer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple clock cycle	0.0000000000	0.0	0.0	1.99991804454	6.33985000288	False
instruction which read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constraint of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory with single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle or complex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which require	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
require a moving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving a block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area would require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require several reads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reads several writes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writes or instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required in similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar manner multi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner multi pole	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi pole operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
close with summarizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach to arrive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design and approaches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design and merge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conflict by putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examine the control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identified the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control parts specification	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specification as truth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tables we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally we analyze	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design from performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach the slowest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slowest instruction pushed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
discussed very simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design called single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lecture we ended	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ended by making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making some observation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design these observations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of instruction	0.5010266940	0.0	0.0	4.99987706681	9.50977500433	False
instruction so today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce another type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach call multi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call multi cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overcome this problems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plan and today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start by repeating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeating those problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reobserving those problems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
related to single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyzed the delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improved how clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improving the resource	0.0000000000	0.0	0.0	0.0	3.16992500144	False
utilization the resources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main hardware components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share these components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memories and alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half will lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers and multiplexers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction is completed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ends by updating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updating the state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor in register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running as glow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
glow as slowest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
full fledge alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data memory separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetch an instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
today on first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first two issues	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyzed the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance by taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking the delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays of individual	0.0000000000	0.0	0.0	0.0	3.16992500144	False
components some simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assigned zero delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand some significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
significant delay denoted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simples are denoting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
denoting the delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction we enumerated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enumerated various paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paths from storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
element to storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting these values	0.0000000000	0.0	0.0	0.0	3.16992500144	False
values in numeric	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show the delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involved in fetching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching the operands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file then doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing the arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dictate the clock	0.0000000000	0.0	0.0	0.0	3.16992500144	False
first three cases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dominate and dictate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
periods so clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember that horizontal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period is fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed all instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce multi cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution of instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
done in first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of choices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equivalent and largest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decides the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvement in performance	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
earlier okay earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking one clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking five clocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance or save	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reason the adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
jump branch instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach or instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes four cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period is larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sufficient to accommodate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking four cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case taking longer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
longer than single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle and beq	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of saving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
saving in jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add the cycle	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cycle per instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpi of individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction a class	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculate every cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ion a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single cycle case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implemented um multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple cycle design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identify the activity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part that kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done this action	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reserved two clocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of possibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward solution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find a suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitable clock period	0.0000000000	0.0	0.0	0.0	1.58496250072	False
due to quantization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock is minimized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identified the major	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow that approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach um keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back of mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue was improving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eliminate two adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resources a clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end of cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall two design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design of multiplier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplier we discussed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cascaded of adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
partial some flew	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flew through flows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active and signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals are propagating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand the sequential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store the results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results in register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and reuse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reuse that adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store one result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case is free	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind is register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file okay alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share this resources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate clock cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets a merge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
merge instruction memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory okay replace	0.0000000000	0.0	0.0	0.0	1.58496250072	False
route its inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supplying the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supply an alternative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rerouted and brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address for memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bringing a conflict	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bring all connections	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output old output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is removed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought from alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remove this multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer and reorganize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space for carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out an interconnection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing with thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eliminate this adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eliminate that adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
route the interconnection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remove that adder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remove that connection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connection from top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generating jump address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put all values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resource which computed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make that connection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of removing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
removing the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs again brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operand is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output second input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adder is removed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply get rid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output i make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make some space	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
main belated difficulty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition is meant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen is first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first this value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decision of sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinction will show	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applied to show	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resource is stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce a registers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
reading two things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small individual registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place one register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying an information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holds the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made the distinction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu is doing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
doing normal addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
normal addition subtraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculated for load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculate by adding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset will sit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose this register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register will serve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing which remains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduce the multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require fresh multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enhance the size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size or restructure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restructure the multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feeding the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer three input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input one output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer which appears	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physically just bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs one input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first i switch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
switch the output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result one input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu okay alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two input multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown from register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feeding second input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register the constant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four this offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction for calculating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculating the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction with signed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extension for branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two separate values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place a bigger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect this signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control value control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value control input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move over attention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
din to register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move that wire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two address resources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
res where load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load store address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend this line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top same thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path for multi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically more effort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that resources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collapse multiple components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feed different inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers were introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduced to break	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interval gets broken	0.0000000000	0.0	0.0	0.0	1.58496250072	False
considered for delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu to result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sources of delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
components memory register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rearrange this diagram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagram to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of multiplex	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control and multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require two bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usual control requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement for memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle we load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load this register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say add	0.0000000000	0.0	0.0	0.999938533407	4.75488750216	False
res gets loaded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end of first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly in jump	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require two bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
input so total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals we require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two for memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits for alu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply combinational box	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles four cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle five cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reason the single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design was considered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design to multi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared their performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attends to reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the cost	0.0000000000	0.0	0.0	0.0	3.16992500144	False
careful that losses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overshadow of gains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eliminated those adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eliminate one memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incurred extra cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extra cost interms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interms of registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead of sharing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation and ensure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overshadow the gain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path conceptually simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conceptually simple interms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interms of key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alu one memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and multiplexer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexer which glue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shobana computer architecture	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
architecture by prof	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
memory hierarchy basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hierarchy basic idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component of complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recent few lecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focused on increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasing the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
puts great demand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
demand on memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple pipeline case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case one instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction per cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction to fetch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fetch per cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer for instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction which access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory like load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume that memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory is flat	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flat that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply an array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words you give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write the word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technology if memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meet the demands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
demands of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start discussing today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice a point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variation in cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost and speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed and sizes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory hie hierarchy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt to put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
principle of locality	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
case of hierarchy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hierarchy or specific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of hierarchy	0.4006568144	0.0	0.0	4.99991804454	6.33985000288	False
hierarchy called cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple cache organization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameter called miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss rate varies	0.0000000000	1	0.0	0.0	1.58496250072	False
today for computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
online computer store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
items you note	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storage of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two cache ram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache ram fdd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technology or media	0.0000000000	0.0	0.0	0.0	1.58496250072	False
media for storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part are arid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part ge generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically several mega	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fdd or hdd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fast the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giga hertz spec	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point four giga	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four giga hertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory so size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of memory	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
configuration is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifteen inch monitor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventeen inch monitor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
briefly be notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solid state semiconductor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state semiconductor memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving parts involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find in floppy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
media for optical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
differences in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored here information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly in optical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory there region	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opaque or transparent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes a difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
movement is involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
whi which makes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things somewhat slower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparatively much faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference in organization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address it takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words are organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster some information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slower because things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things are organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organized along tracks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two factors mechanical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factors mechanical movement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
movement and sequentiality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make these memories	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnetic or optical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
optical memory case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory case order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order of magnitude	0.3340177960	0.0	0.0	7.99987706681	9.50977500433	False
cost of storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storage per bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte are powered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incase of magnetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnetic and optical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity than fdds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fdds also hdd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hdd is faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster than fdd	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memories and main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sram is faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster than dram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dram s sram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sram in sram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sram the information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information is stored	0.4006568144	0.0	0.0	1.99991804454	6.33985000288	False
stored in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
terms of flip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine cross coupled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cross coupled gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two stable states	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing are sensing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sensing the state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flop or changing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changing the state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happened in dram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dram where information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of charge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
longer to charge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
charge and discharge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed and cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offer you larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity and vise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of hierarchical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kinds of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically the fastest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fastest memory close	0.0000000000	0.0	0.0	0.0	1.58496250072	False
close to cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu next slow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slow zone farthest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smallest in size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size the cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost per bit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
largest in size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size and cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effective um feeling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost of cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost or size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developed over years	0.0000000000	0.0	0.0	0.0	1.58496250072	False
years in organizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organizing hierarchical memories	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memories um tend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tend to give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
enjoy the capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor would start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
considered a hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high hit rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small miss rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focus your attention	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thing will work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit the information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nt same thing	0.0000000000	0.0	0.0	0.0	0.0	False
thing will happen	0.0000000000	0.0	0.0	0.0	3.16992500144	False
unit of data	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
processor is accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of memory	0.5010266940	0.0	0.0	6.99991804454	6.33985000288	False
fetching an instruct	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
read a word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
information um keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping the future	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirements in mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind so unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit of transfer	0.4006568144	0.0	0.0	6.99991804454	6.33985000288	False
transfer may differ	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locality which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means that references	0.0000000000	0.0	0.0	0.0	1.58496250072	False
references to memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory or localized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
localized in sense	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space temporal locality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
temporal locality means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spatial locality means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing a word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access other word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address features close	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of spatial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locality that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
accessing um neighboring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analytical way suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels we call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level the size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size is increased	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increased the unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit cost decreases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out one thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
slower and slower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost and total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply are weighted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of simplifications	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adding the cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controllers or interfaces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give um broad	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead which lead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrayed in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
configuring a system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing a system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choices you make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
composed of individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels so tow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend at level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data at level	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sum of access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made that level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sum of tow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tow one tow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expect the hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratios or hit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
ninety percent chances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chances of finding	0.0000000000	0.0	0.0	0.0	3.16992500144	False
level but chances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level maybe ninety	0.0000000000	0.0	0.0	0.0	3.16992500144	False
ninety nine point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacities are larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information at level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses before level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit at level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terminates at level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right the chances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chances of misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss at levels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hitting at level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sor sorry level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher larger value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus one right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
probability one minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
probability so miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss at level	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
level one miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level two miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level i minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
considered the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost and effective	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically s values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values and tow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choose s values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
affect the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination of cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring this cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generally about hierarchy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hierarchy of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two particular hierarchal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory or first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first few levels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels of memory	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
forms a reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of cache	0.3337893297	0.0	0.0	5.99991804454	6.33985000288	False
cache two levels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels of cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
main memory virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory virtual memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
virtual memory interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache and main	0.5012840267	0.0	0.0	4.99989755568	7.92481250361	False
main memory interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start with cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache the idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache le lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first make reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reference to cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location you find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reference are made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fortunately that doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring in temporal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
records were consecutive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locations get accessed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessed some computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory main memory	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
larger size cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache of smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part you place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache one simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct map cache	0.4566722815	1	0.0	17.9997541336	19.0195500087	False
out its location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache of size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty two words	0.0000000000	0.0	0.0	0.0	3.16992500144	False
words just simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustrate the idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine the main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
portions or size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first eight words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory first quarter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and locations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locations of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four such quadrilles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory map	0.0000000000	0.0	0.0	0.0	1.58496250072	False
orange locations map	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes the task	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task very simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple given memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out which location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
job is done	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
showing this illustration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustration with thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty four words	0.0000000000	0.0	0.0	0.0	3.16992500144	False
addresses are thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four giga bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last two bits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number or byte	0.0000000000	0.0	0.0	0.0	3.16992500144	False
word so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining thirty word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty word define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rest per thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty memory main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address by ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits the lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower ten bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry some identity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address the lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index and reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach one point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two bit tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture the remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining twenty bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits will identify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
million possible words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words of main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry a twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty bit tag	0.0000000000	0.0	0.0	0.0	3.16992500144	False
store in thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of data	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
restruction we carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry additional twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional twenty bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinguish an empty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty bits address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remain twenty bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and match	0.0000000000	0.0	0.0	0.0	3.16992500144	False
valid that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
valid but tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read out write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out write process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface between cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer one word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
transfer more words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four word blocks	0.0000000000	0.0	0.0	0.0	3.16992500144	False
blocks that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locality ok locality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locality of space	0.0000000000	0.0	0.0	0.0	3.16992500144	False
structure i extend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data but multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words of data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data and rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism is sim	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sim sim similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field size change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming a larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming a twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve bit index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part will minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand are blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache each block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen k words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usual manner index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly tag matching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matching the tag	0.0000000000	0.0	0.0	0.0	3.16992500144	False
array ok pickup	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pickup one row	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matching and hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block of set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word is missed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry about miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block size increases	0.0000000000	0.0	0.0	0.0	3.16992500144	False
series of graphs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphs which show	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show miss rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss rate depicted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percentage versus block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versus block size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total cache size	0.0000000000	0.0	0.0	0.0	3.16992500144	False
notice for obvious	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
top one corresponds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen kb sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasing the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rates are lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size is increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capturing more spatial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decrease in miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate to increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pronounced in smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache get replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of localities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program would behave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing some data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large larger block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger block size	0.5010266940	0.0	0.0	6.99991804454	6.33985000288	False
block size means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size means fewer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means fewer blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throwing something throwing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of block	0.0000000000	0.0	0.0	10.9998770668	9.50977500433	False
point it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t pay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the block	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
gainfully also depends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caches are large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impact of block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size which doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process a miss	0.0000000000	0.0	0.0	0.0	3.16992500144	False
miss rate miss	0.0000000000	0.0	0.0	0.0	3.16992500144	False
rate miss rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
derive the expressions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impact um cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
key indicator cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spends more cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles in executing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence by miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throw some light	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer now multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words between memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and cache	0.4297035515	0.0	0.0	8.99987706681	9.50977500433	False
done one approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach is shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word width connecting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
width connecting cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu and cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache and cpu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cache and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu cache connection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer a multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple word block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block between memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of organization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four word wide	0.4006568144	0.0	0.0	6.99991804454	6.33985000288	False
memory gets organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word is thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring one twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make things expensive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
necessarily cpu cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory as banks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wide memory connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bank and interleave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interleave the addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bank zero address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bank one address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two in bank	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bank two address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses are interleaved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four word block	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
block is spread	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four memory banks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four will respond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words gets transferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
narrower but faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organization of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block of main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flexibility of placing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
showing a direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relay on tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing is sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word and place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
found in parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory so cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
supply the tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct map caches	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fully associated match	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative um cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t match	0.0000000000	0.0	0.0	0.0	3.16992500144	False
miss such memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory can turn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
match the tags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give a limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited fle flexibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduces to direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand you make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fully associative memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory so set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sets so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two places whi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
whi which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
skip the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
policies and stop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technologies get speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means same data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or instruction	0.0000000000	0.0	0.0	6.99987706681	9.50977500433	False
locality of addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct mapped cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
simple simplest cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simplest cache organization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
briefly the possibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibility of associative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss rate variation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lecture we discuss	0.0000000000	0.0	0.0	0.0	3.16992500144	False
discuss the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
principles of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locality of reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions from lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower level memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory to higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher level memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gain in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high level memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
attention on cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor and lies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
light of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accesses in light	0.0000000000	0.0	0.0	0.0	1.58496250072	False
light of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence of choosing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choosing different memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addition time analyze	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyze to spend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alternative which exist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stages read stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read stage load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stage load stage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically three levels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
closer to cpu	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cpu main memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster memory closer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory but giving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving large capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variation in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
registers with kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction of nanosecond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nanosecond to access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order of lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
point one nanosecond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure which change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change every year	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ball path figure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of exact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made of sram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache gets integrate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integrate with processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dynamic ram technology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically an order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slower as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared to cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build around hard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hard disc drive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of timing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk to reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach that point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
moving um med	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of milliseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point the transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer it takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes place faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of transfer	0.5010266940	0.0	0.0	2.99991804454	6.33985000288	False
ten mega bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organizing these levels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind that kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
magnitude of difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels of technologies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technologies which exists	0.0000000000	0.0	0.0	0.0	1.58496250072	False
map the addresses	0.0000000000	0.0	0.0	0.0	3.16992500144	False
instruction which reside	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory address modulo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modulo the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implication of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximum fl flexibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range of locations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of locations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory are set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locations in main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory compete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four location cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flexibility the degree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
degree of set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
degree of associativity	0.4308416716	0.0	0.0	19.9997541336	19.0195500087	False
associativity in set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set associative case	0.0000000000	0.0	0.0	0.0	3.16992500144	False
typically you talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eventually it shows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
redrawn the diagrams	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagrams of hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access with direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct access mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size or larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size and associative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address will vary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four k words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words cache size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right and main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory address	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
address we assuming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four k word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
word which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen k bytes	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
talking of sixteen	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sixteen k byte	0.0000000000	0.0	0.0	5.99991804454	6.33985000288	False
byte cache memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct access case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve bit field	0.0000000000	0.0	0.0	0.0	3.16992500144	False
field will select	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select one word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
access will require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
match the tag	0.0000000000	0.0	0.0	6.99991804454	6.33985000288	False
main memory addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address this cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location would differ	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit if tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call as valid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter of replacement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words they replace	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conditions are met	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit now lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets um extend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend the size	0.0000000000	0.0	0.0	0.0	3.16992500144	False
effectively each block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer each word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessible or addressable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache would involve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry a single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capturing some spatial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
advantages to transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work and reap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reap the advantages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case the index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduces to ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighteen bit tags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
neighborhood that entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire block absent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block is line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
line which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means same thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing as block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logically you imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set associative organization	0.0000000000	0.0	0.0	0.0	3.16992500144	False
diagram some lines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four way set	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
organization that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means each block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line here forms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty six sets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sets get indexed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two two bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
previous um situations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size have shrunk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four four blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing this entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done in parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading out tags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out tags matching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
match may occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show a match	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows a match	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pickup a word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
righ the required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four words coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
round of selection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals will enable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spending on tags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overheads of increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasing the degree	0.0000000000	0.0	0.0	0.0	3.16992500144	False
reduce the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associativity is lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of graphic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty bit tags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte address memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing there read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation right operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alignment again multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing a word	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
answer your question	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
memory address divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively three parts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call as tags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part is set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tag gets compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache set index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
select a set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts of word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field this selects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
selects an addressable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
characterize a performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hierarchy n level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hierarchy in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieve a suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination of effective	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost now lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case two levels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is tow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made an attempt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt at cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache level failed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made an access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level beyond main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss before level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start from level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply one minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
express t effective	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two by tow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit or miss	0.0000000000	0.0	0.0	0.0	3.16992500144	False
miss the addition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written as average	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average memory access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit plus miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measure of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance so ins	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count into cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically we talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory stall cycles	0.0000000000	1	0.0	0.0	1.58496250072	False
miss you hold	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back the cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu you similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazard you introduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles still data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle you spend	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
factor memory stalls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stalls per instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss rate multiplied	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
multiplied by miss	0.0000000000	0.0	0.0	0.0	3.16992500144	False
miss penalty multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accesses per instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access per instruction	0.3899765968	0.0	0.0	13.9998565779	11.094737505	False
instruction would dep	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction are executed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made to fetch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetch that instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store are instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make another access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find the average	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of memory	0.4175579704	0.0	0.0	9.99989755568	7.92481250361	False
instruction so miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate and miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times you make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend per instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
misses any question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance from cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache organization point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of subsumed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
account while counting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counting the cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change which reduces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that advantage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce miss penalty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty or reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce miss rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate or reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce this product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce a product	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty is dependant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word wide memory	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
word wide bus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bus other extreme	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory as wide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
degree of interleaving	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
block size suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size suppose block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose block size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size is sixteen	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
four way interleaving	0.0000000000	0.0	0.0	0.0	3.16992500144	False
larger the width	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger the degree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send the address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
required for ram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
internal that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means after address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address um ram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming that bus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bus also takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle for sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume that block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spending fifteen cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles for access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle for transferring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data so total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four factor reduces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four words transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend only seventeen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
banks of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus to send	0.0000000000	0.0	0.0	0.0	3.16992500144	False
imagine intermediate situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intermediate situation suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two words wide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words out spend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend two cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles in sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses are interlinked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dram in dynamic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dram the storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cells are organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two dimensional structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure in row	0.0000000000	0.0	0.0	0.0	1.58496250072	False
row and columns	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part row row	0.0000000000	0.0	0.0	0.0	1.58496250072	False
row row address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and column	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give row address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address an entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
row is accessed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pick out things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out things faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access one word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
make faster access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first word takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word takes longer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
longer but subsequent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster so reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading multiple bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give even column	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeatedly you give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give on column	0.0000000000	0.0	0.0	0.0	1.58496250072	False
randomly read bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
row by giving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving only column	0.0000000000	0.0	0.0	0.0	1.58496250072	False
column address row	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address row address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of variation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
varieties of ways	0.0000000000	0.0	0.0	0.0	3.16992500144	False
read that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means initiate data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data of initiate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate data transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer between memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache load means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data gets filled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache fetch means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate a transfer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
transfer replacement means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choose which block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading one variation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making an access	0.0000000000	0.0	0.0	0.0	3.16992500144	False
initiate an access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to main	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory in anticipation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache um shows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows a miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required for cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequential or concurrent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache one approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fill up entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block you give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing load word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire word entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word entire block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are sequentialized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of forwarding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory to processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle two cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle an ideal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically first level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load different words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words which form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple more simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forwarding the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data to cpu	0.0000000000	0.0	0.0	0.0	1.58496250072	False
advantageous to fill	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leave the words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
round robin fashion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
robin fashion start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back and fill	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wrap around fashion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start the transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encounter a miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetch the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prefetch which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prefetching or software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss and artificial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
force a hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate a prefetch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prefetch by software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
super flows work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory memory processor	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory processor bus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bus our question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matter of trade	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four way associative	0.0000000000	0.0	0.0	0.0	3.16992500144	False
commonly used policy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
policy is lru	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaced alternative strategies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply fifo approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought in earliest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of heuristics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
found in fact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kinds of write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focus our discussion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow two approaches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first lets assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases first lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first lets examine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets examine write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examine write hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write hit case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case so write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write hit means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write that block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block is present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write into cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write into main	0.0000000000	0.0	0.0	0.0	3.16992500144	False
consequence um main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
update the main	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory is updated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maintain a bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clean but moment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moment you write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write you call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call it dirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
trouble in write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write in cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cache in parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write in main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory um incase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incase of write	0.0000000000	0.0	0.0	0.0	3.16992500144	False
miss um write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back arrangement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrangement would require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require that first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block from main	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
serve the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocate and write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocate that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means now imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encounter more misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring a block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing in cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache because writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing into mein	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mein main memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
write into buffers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back policy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
policy the buffer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing one block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer would allocate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer would accommodate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accommodate a couple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach main memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer gets cleared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data you wanted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wanted to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read is waiting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer and read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complication arise moment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complication or side	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect which arise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing into main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempted to write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last um lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updation of main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terminating the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reason for transferring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word was modified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maintain one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
trouble of writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
experience with locality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dirtied many words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word is dirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maintain the set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set block level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of couple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of variations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right or separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache for instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically split cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
split cache unified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unified cache means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cons of split	0.0000000000	0.0	0.0	0.0	1.58496250072	False
split and unified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache allows specializing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
policy may suit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
suit instruction cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache different set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of policy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caches in unified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common policy split	0.0000000000	0.0	0.0	0.0	1.58496250072	False
policy split cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache also noted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two separate caches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate caches means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simultaneously accessing data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand a unified	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity ok suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a decision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decision eight byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte eight kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution your requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point more requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire sixteen kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen kilo bytes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data will share	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unified cache utilize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
utilize a capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incase of split	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words and instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
short in data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically in multi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi level caches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caches the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invariably um split	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of on-chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache or off-chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache ok cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
advantages of speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed so on-chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fast but small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small off-chip cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi level cache	0.0000000000	0.0	0.0	7.99991804454	6.33985000288	False
level two level	0.0000000000	0.0	0.0	0.0	3.16992500144	False
level three level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position multiple caches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses from main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory to cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache we looked	0.0000000000	0.0	0.0	0.0	3.16992500144	False
looked at direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct mapping associative	0.0000000000	0.0	0.0	0.0	3.16992500144	False
mapping associative mapping	0.0000000000	0.0	0.0	0.0	3.16992500144	False
set associative mapping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mapping we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expression for performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cycles or total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend for executing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss penalty depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dram s serves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
serves similar purpose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose as interleaving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of policies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
policies for reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading loading fetching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loading fetching replacement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replacement and writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed various aspects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aspects of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organization in today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today s lecture	0.0000000000	0.0	0.0	0.0	0.0	False
give some illustration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accesses are done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numerical problems pertaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pertaining to cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially like simulation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the block	0.0000000000	0.0	0.0	0.0	3.16992500144	False
change the associativity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individual access level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss gets converted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit or hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit gets converted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss by making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making a change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detailed view detailed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view detailed illustration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illustration is meant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism which works	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache accesses misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses and hits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
spend little bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organization in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits you required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required for holding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holding the tags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of numerical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache with sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worrying about bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes and words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words lets assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access a memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of accesses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of hits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
encountered and misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory the location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address modulo sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially which word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is sitting	0.0000000000	0.0	0.0	0.0	3.16992500144	False
supposed to sit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache was empty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record the addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
record the misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lost of misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses lets proceed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position eight sits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
column but assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numbers are sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen um address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
helped right nineteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position three fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty six replaces	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fifty six modulo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty three replaces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaces the eleven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quickly so twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four throws twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back again imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four and twenty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thirteen are misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size we increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size what block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continue with direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data was brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache with block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block size equal	0.0000000000	0.0	0.0	0.0	3.16992500144	False
split the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form one block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form another block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block level tags	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tags are stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find a miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and filling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block got filled	0.0000000000	0.0	0.0	0.0	3.16992500144	False
four was encountered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block get referred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fills another block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaces this block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four was replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaced by twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block as seventeen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block beginning fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss again eleven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remains a hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of blocks	0.4175579704	0.0	0.0	9.99989755568	7.92481250361	False
blocks is reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect of increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasing the block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hits maybe lost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown you variation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate by versus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versus a block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss rate decreases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase a block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
loosing and miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate may increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow lru policy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeated those addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively each row	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses now modulo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set so twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
short of space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extend the degree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associativity further lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen block cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block cache sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache sixteen word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen word cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capture same number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scenario is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concerned by increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of misses	0.0000000000	0.0	0.0	0.0	3.16992500144	False
compulsory miss compulsory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss compulsory misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting with empty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache they compel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compulsorily some misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses because noting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity misses capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses capacity misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache has limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limitation are categorized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
categorized as capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conflict misses conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses conflict miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specific mapping approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses so conflicts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples ok lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses are compulsory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of compulsory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compulsory misses lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses lets find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out which misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making second reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reference ok tha	0.0000000000	0.0	0.0	0.0	1.58496250072	False
due to conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conflict or limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compulsory miss misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduced compulsory misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call it capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss or conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss and conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hard to pinpoint	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pinpoint for individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conflict or capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ninety nine hits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compulsory misses point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity misses point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define um capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fully associative cache	0.4175579704	0.0	0.0	7.99989755568	7.92481250361	False
cache which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses and capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of average	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total gross behavior	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attributed to conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem to categorize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
categorize a miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets um move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of sizes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sizes and bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size certain organization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incur as overheads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overheads for storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storing the times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space is address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two and suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose cache size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache in bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of block	0.0000000000	0.0	0.0	0.0	3.16992500144	False
denote the degree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct mapping cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of sets	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two way set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half the num	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits you require	0.0000000000	0.0	0.0	0.0	3.16992500144	False
require to index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part um index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block to access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access a byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block so number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address a byte	0.0000000000	0.0	0.0	0.0	3.16992500144	False
block is log	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subtract the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte the remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining are tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define each tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increases the tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size will increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of tag	0.0000000000	0.0	0.0	7.99991804454	6.33985000288	False
tag bits equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tag size multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of tags	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
tags and number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculate the overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tag the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts cache directory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move to lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relate various performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpi in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles they depend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate miss penalty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means additional cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional cycles encountered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles encountered additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encountered additional stall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional stall cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stall cycles encountered	0.0000000000	0.0	0.0	0.0	3.16992500144	False
encountered per miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor is number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point two right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right um miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point five percent	0.0000000000	0.0	0.0	0.0	3.16992500144	False
percent and block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find miss penalty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
assume that number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty will depend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory cache interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wide and multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words can flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose it takes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cycle to transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer either data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or address	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
assuming a bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus bus cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu cycle assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency is ten	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cycle that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means once address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay of ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find out miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out miss penalty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty for case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word is accessed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word you spend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address ten cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back so total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total twelve cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen word block	0.0000000000	0.0	0.0	0.0	3.16992500144	False
block this process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total of miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means this cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty eight cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last case suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose we assume	0.0000000000	0.0	0.0	0.0	3.16992500144	False
wide that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transaction will send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle then memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory takes ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes ten cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpu so total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total of fifteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeated four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block of sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total miss penalty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty of sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
answers for cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction here miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
substitute the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
values and number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting the value	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two as miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case um miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty is forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty eight cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four third case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case miss penalty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty is sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variation from lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectures so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set associative cache	0.4006568144	0.0	0.0	5.99991804454	6.33985000288	False
two way associative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access the block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
misses and data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly we make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make hundred access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining cases miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases miss penalty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
details lets lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction make reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reference to data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes one reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reference for fetching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent of ins	0.0000000000	0.0	0.0	1.99991804454	6.33985000288	False
ins instruction make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction make data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
make data reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculate the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four for data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make data access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply by half	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty is ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten because block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two d miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case again similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor is reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arid over basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpi two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point zero point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stalls cache stalls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point zero minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of cycle	0.0000000000	0.0	0.0	17.9993648452	49.1338375224	False
clocks clock cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock cycle clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle clock period	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache the cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure is figure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
map caches clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caches clock period	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point four nanoseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply the cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making it associative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss getting reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two level caches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor in cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running at clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hertz the main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two hundred nanoseconds	0.3337893297	0.0	0.0	7.99991804454	6.33985000288	False
cache second level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access time data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache and suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty nanoseconds main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nanoseconds main memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is subsumed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nanoseconds to convert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles we divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two or hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty for making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus architectural block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectural block size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result is lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate into hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made an assumption	0.0000000000	0.0	0.0	0.0	3.16992500144	False
suppose we introduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty nanoseconds divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nanoseconds which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means ten cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpi plus stalls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
due to misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles you incur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cpi five percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reference per instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two level multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first one first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor has performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide um cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier six point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clarify certain terminology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two percent miss	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
level cache terminology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of ninety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ninety eight percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is receiving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
receiving some access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
receiving some requests	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term called solo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solo miss solo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss solo miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two level cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
level cache system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system you remove	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two solo means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inclusive of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically of larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold but suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose it holds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two will turn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss having put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request and reducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reducing the penalty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
global miss sponsored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose hundred request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request are made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss is forty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
percent right local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right local miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requests are coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
property the inclusion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
retain some data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure and replacement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
independently the degree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
policies like write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write through write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situations could arrive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulate um cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situations an idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attention on individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hits and misses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor is affecting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moved on quantify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantify the storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache organization countered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
countered the tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty um stall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles not miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss penalty stall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty stall cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect the cpi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
due to change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level how things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
educational technology services	0.5020576132	0.0	0.0	8.99983608909	12.6797000058	False
technology services centre	0.5020576132	0.0	0.0	8.99983608909	12.6797000058	False
services centre iit	0.5020576132	0.0	0.0	8.99983608909	12.6797000058	False
centre iit delhi	0.5020576132	0.0	0.0	8.99983608909	12.6797000058	False
iit delhi computer	0.5020576132	0.0	0.0	8.99983608909	12.6797000058	False
delhi computer architecture	0.5020576132	0.0	0.0	8.99983608909	12.6797000058	False
computer architecture lecture	0.5020576132	0.0	0.0	8.99983608909	12.6797000058	False
memory hierarchy huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organization we move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual memory huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
compare huh virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh virtual memory	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
make changes huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem of mapping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mapping virtual addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses to physical	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
virtual memory organization	0.4388771118	0.0	0.0	13.9998565779	11.094737505	False
organization is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start with virtual	0.0000000000	0.0	0.0	0.0	3.16992500144	False
addresses and map	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure of page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page tables huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh how huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one major	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle is due	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory are shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache primary memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory or main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back up memory	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
discussed the interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn may update	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structures at architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view main memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmer and cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and huh	0.5023160062	0.0	0.0	8.99981560022	14.2646625065	False
sense that programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically be aware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device a magic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory organization built	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh done huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner huh transparent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user program huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program or application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
totally huh unaware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large memory huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the objective	0.0000000000	0.0	0.0	0.0	3.16992500144	False
noticed the main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overcome the size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh most convenient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmer it huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bother about moving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction between virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh that disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data into portions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
portions and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh take huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of bringing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bringing the right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory at right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh old contents	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contents upto brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
automate this process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
objective another purpose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose virtual memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory organization serves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs to share	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share same physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical memory huh	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
personal typing type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processes which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh are serving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
serving the purpose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs or multiple	0.0000000000	0.0	0.0	0.0	3.16992500144	False
manner which provide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a task	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh it makes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
reposition or relocate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relocate a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- into earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state of program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flexibility of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem of relocation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relocation you call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language programming huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction in relation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is re-locatable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
position your data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shift your program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
on- one device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point of program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program plus data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
space is allocated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relocate the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bu- but virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flexible in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh our focus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of providing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
providing large size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual memory virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply an illusion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory so huh	0.5017994859	0.0	0.0	9.99985657795	11.094737505	False
basically a large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large virtual address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual address space	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
memory physically present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
present and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines are bought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bought with huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory five twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amounts of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor so huh	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
total physical space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupied for financial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine a larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger virtual space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh programmer huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh can place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh without worrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physically smaller amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- virtual address	0.4388771118	0.0	0.0	5.99983608909	12.6797000058	False
physical address space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
chance of equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pages so virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into pages	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
pages of equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mapping huh takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constitute the virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory some pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh physical memory	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
set could change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh i talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple processes multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processes multiple programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share some memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate virtual space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of dividing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spaces into huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
areas of equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal size huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibility of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of functions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure or group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of da-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
da- data structures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call as segment	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size an- an-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping some segments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the advantage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete logical entity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing a function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory whereas page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking a program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program and chopping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal parts huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh which makes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes things convenient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide into pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pages equally huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh implement huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement huh virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory you implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically by relying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relying on hard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
firstly a non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non volatile medium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost so we-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
we- we begin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
begin by assuming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pages are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made to change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change overtime huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture should support	0.0000000000	0.0	0.0	0.0	1.58496250072	False
support a larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger disk space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bits ok addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means four gigabyte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gigabyte of space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gigabytes of virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual space and-	0.4388771118	0.0	0.0	13.9998565779	11.094737505	False
work with smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megabytes so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh you takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rest its huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we- huh	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
basically the opening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opening system software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache the answer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hierarchy and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concerned huh things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things are similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind while huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fact that huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
speeds are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of speed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
difference between cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory we notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this figure	0.0000000000	0.0	0.0	0.0	3.16992500144	False
large ok so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques which worked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fact in mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory several orders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nt find things	0.0000000000	0.0	0.0	0.0	0.0	False
huh you expect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hold the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
needful and continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
special software doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles so hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and serve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
serve a miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
afford to switch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
context because context	0.0000000000	0.0	0.0	0.0	1.58496250072	False
context switch means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means that huh	0.5020576132	0.0	0.0	9.99983608909	12.6797000058	False
require huh large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh large amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working with virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk the times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
switch the context	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mille several milliseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
milliseconds of gap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gap the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task it switches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle by software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conveniently by software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the terminology	0.0000000000	0.0	0.0	0.0	1.58496250072	False
historical reasons things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
differently so we-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
talking of pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of huh	0.5015416238	0.0	0.0	5.99987706681	9.50977500433	False
huh we talk	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
talk of page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
efficient terminology difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh another implication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh miss rate	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
remember the expression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of effective	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty is small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles then point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point one miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate will make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
penalty is lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say huh	0.4607132129	0.0	0.0	15.9997746225	17.4345875079	False
ten to hundreds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousands then miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure at hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tremendously in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh miss miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss miss rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh large physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large physical memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical memory size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh small cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small cache size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
context of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
big the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh basically depends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large miss rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate is lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms kilo bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kilo bytes main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes main memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower huh miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organize other things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
helps in keeping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate as low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger than huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two larger block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words sixteen words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generally not larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large page size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page size huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capture much larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data from disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh it doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t make	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
spend few milliseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
milliseconds to reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer substantial amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of data	0.4175579704	0.0	0.0	6.99989755568	7.92481250361	False
huh four kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes to sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-two or sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty-four kilo bytes	0.3584545321	0.0	0.0	16.9997951114	15.8496250072	False
mapping in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of cache	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
mapping and set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common is set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative with degree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fully associative mapping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nt use associative	0.0000000000	0.0	0.0	0.0	0.0	False
flexibility in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of mapping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choice of write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back and write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write through huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back write	0.0000000000	0.0	0.0	0.0	3.16992500144	False
write through doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense to write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word into disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back choice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choice also reduces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduces the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of misses	0.0000000000	0.0	0.0	0.0	3.16992500144	False
point of write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back it caches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back is larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write a word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word is smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word and write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory with write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh what replacement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throwing back throwing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh wrong piece	0.0000000000	0.0	0.0	0.0	1.58496250072	False
piece of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the ideal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data for instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easy to implement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tagging each block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case each page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bound ok unbounded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
practical to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh use huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restrict huh programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited time huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people doing research	0.0000000000	0.0	0.0	0.0	1.58496250072	False
research who huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put their program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program for execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution for days	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh an order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call it number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
recently used call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shuffle the order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order as accesses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accesses take place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh again th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh su- suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sophisticate data structures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make one access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory you huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nicely so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware is infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact more difficult	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh and doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry about doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approximate policy huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
background lets huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture which shows	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shows virtual memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side and physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pages each page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page of virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory each virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual page huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mapped to physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk huh infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact strictly speaking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism which defines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address huh imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing thirty-two bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh page offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
offset and virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual page number	0.3264130071	0.0	0.0	25.9997336448	20.6045125094	False
suppose huh page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh page size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means a twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve bit number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits specifying page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number and twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits specifying address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical memory present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power thirty huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty huh bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh four gigabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gigabyte now physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory can physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical memory address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into page	0.0000000000	0.0	0.0	7.99991804454	6.33985000288	False
number and offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem now remains	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translate virtual page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number into physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical page number	0.3051851307	0.0	0.0	33.9996516893	26.9443625123	False
mechanism using page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table so page	0.0000000000	0.0	0.0	0.0	3.16992500144	False
page table huh	0.5020576132	0.0	0.0	7.99983608909	12.6797000058	False
page is located	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give you physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number huh	0.5010266940	0.0	0.0	7.99991804454	6.33985000288	False
page is present	0.4006568144	0.0	0.0	7.99991804454	6.33985000288	False
present in physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the disk	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
address or pointed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pointed to area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area where disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the location	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obtained from huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table register	0.0000000000	1	0.0	0.0	1.58496250072	False
process ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- in terms	0.0000000000	0.0	0.0	2.99991804454	6.33985000288	False
in- in cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache we huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we didn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
didn t huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cache where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tag bits huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access the huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh higher level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach the position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly reached huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct memory access	0.4006568144	1	0.0	5.99991804454	6.33985000288	False
locations are fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative cache whe-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making any comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entry per virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entry per cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of entries	0.3577974925	0.0	0.0	7.99989755568	7.92481250361	False
entries in cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directories is equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
blocks in high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of entry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equal to number	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number of pages	0.0000000000	0.0	0.0	0.0	3.16992500144	False
low level memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this picture	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shows the mapping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mapping process huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh virtual page	0.0000000000	0.0	0.0	0.0	3.16992500144	False
page number taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking it taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table is telling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fault and page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page fault result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh context switch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
context switch so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- so first	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh the current	0.0000000000	0.0	0.0	0.0	3.16992500144	False
made this request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request is suspended	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate a request	0.0000000000	0.0	0.0	0.0	3.16992500144	False
transfer meanwhile disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is ready	0.0000000000	0.0	0.0	0.0	3.16992500144	False
ready several milliseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute thousand thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction so control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control is transferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
waiting for execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand how big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
big that table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typical example suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose virtual address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-two bits page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits page size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table entry	0.3899765968	0.0	0.0	13.9998565779	11.094737505	False
bit and physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information about memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
protection in context	0.0000000000	0.0	0.0	0.0	1.58496250072	False
context of multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information per entry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of page	0.0000000000	0.0	0.0	9.99989755568	7.92481250361	False
page table entries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power thirty-two virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-two virtual memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual memory size	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory size divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided by page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obtained by multiplying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
million by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundreds and thousands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousands of processes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decided to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allocate same amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct separate memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory huh	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
huh but main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of huh	0.4184530955	0.0	0.0	14.9997951114	15.8496250072	False
megabytes few hundreds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundreds of megabytes	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
hundreds of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh page table	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
simply huh leave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leave no space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
listed here common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table size	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
table size exploit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exploit the sparseness	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sparseness that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh whole page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques like paging	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paging the page	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh you give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tens of megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bound and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory huh virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size also reduces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduces so allocate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expand or grow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement typically huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs are organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organized to grow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
area is stand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stand ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh which grows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grows or shrinks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shrinks as call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wh- which grows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shrinks as memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
randomly allocated reallocated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two opposite directions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opposite directions suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space huh stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh stack grows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grows in stack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direction keep grows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult to accomod-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two virtual memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
virtual memory segments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two page tables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stack and heap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement substantially huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one thing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
table because huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping one entry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pages actually present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh keep track	0.0000000000	0.0	0.0	0.0	3.16992500144	False
entries of page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh have current	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one possibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache like approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative memory huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entries would correspond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
correspond to number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size is impractical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impractical so alternative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
apply suitable hashing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitable hashing function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hashing function huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index which takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly the huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh physical page	0.0000000000	0.0	0.0	0.0	3.16992500144	False
inverted page table	0.0000000000	1	0.0	0.0	1.58496250072	False
table because you-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entries huh organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh more common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tabl- two level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two level page	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
level page table	0.0000000000	0.0	0.0	7.99991804454	6.33985000288	False
table or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organize the virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of segments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segments are divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier which correspond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
boundaries or function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function in data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segments of equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh entire virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire virtual memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reducing of space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement the segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this organization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table i page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table n minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller page table	0.0000000000	0.0	0.0	0.0	3.16992500144	False
form your good	0.0000000000	0.0	0.0	0.0	1.58496250072	False
good old single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single monolithic page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
monolithic page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tables is pointed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling segment table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first you make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table now imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine that virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual addresses divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts segment number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment number page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number page number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment and byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number you pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table is lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page- page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number and index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the physical	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address or physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh by making	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two step access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step access huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach the required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fault will occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point and first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring this page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table into physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory then make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right so the-	0.5020576132	0.0	0.0	9.99967217817	25.3594000115	False
the- the starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points two places	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encounter page fault	0.0000000000	0.0	0.0	0.0	3.16992500144	False
page fault huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh when accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing a page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table itself huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page page fault	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh lastly huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping the page	0.0000000000	0.0	0.0	0.0	3.16992500144	False
imagining page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh and worrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
automatically some part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make accesses huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh few entries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
locate this page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access any memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table if page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keeping page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user page table	0.2672508215	0.0	0.0	15.9998360891	12.6797000058	False
table in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh system virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system virtual space	0.3066114522	0.0	0.0	21.9997746225	17.4345875079	False
assigned a virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual space huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets keep user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ensure that huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh system space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system space table	0.0000000000	0.0	0.0	0.0	3.16992500144	False
entire page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find that part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table wh-	0.0000000000	0.0	0.0	13.9998156002	14.2646625065	False
the- the address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address of huh	0.4297035515	0.0	0.0	11.9998770668	9.50977500433	False
number so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh if lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times this number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh normally imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine if page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory directly read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entry and proceed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
physical counter part	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh systems page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
systems page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system page table	0.3508807971	0.0	0.0	13.9998565779	11.094737505	False
access that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the page	0.0000000000	0.0	0.0	0.0	3.16992500144	False
table entry huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entry huh hoping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory you make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access there huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out whether page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultimately is present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh two step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two step process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process one first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing the system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory then accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing huh users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh users page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
users page table	0.4006568144	0.0	0.0	7.99991804454	6.33985000288	False
access to physical	0.4297035515	0.0	0.0	7.99987706681	9.50977500433	False
totally three steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
steps are involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we started	0.0000000000	0.0	0.0	0.0	1.58496250072	False
started by virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organization and noticed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarities also noticed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noticed the differences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
differences are important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important otherwise things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translate virtual addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical addresses page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses page tables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tables are tend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large which poses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
poses a problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques to counter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques basically exploit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exploit the limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size the sparse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sparse sparseness locality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultimately the relevant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed virtual memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory as huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
mechanism to give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give an illusion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large huh adjustable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh adjustable space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance as good	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical memory today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism in organizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organizing a virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory which helps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translating virtual addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice that storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storage of page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large in size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size we looked	0.0000000000	0.0	0.0	0.0	3.16992500144	False
introduce another structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
present in hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translation lookaside buffer	0.4006568144	1	0.0	5.99991804454	6.33985000288	False
possibility of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh addressing cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache by virtual	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh physical addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
role of virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organization in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page is absent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page is stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored on hard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly disk track	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track and sector	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in concept	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large size we-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size we- notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
me- mega bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processes simultaneously active	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require a separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire physical memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tables so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we discussed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multilevel page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multilevel page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table structure	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
simple flat huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flat huh array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array but you-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
you- you structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level or larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tree like structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
helps in reducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reducing the requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table in virtual	0.0000000000	0.0	0.0	0.0	3.16992500144	False
problem is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire virtual space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual space divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thousand segments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segments each segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment containing thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table wi-	0.0000000000	0.0	0.0	9.99989755568	7.92481250361	False
thousand pages huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand such small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small small tables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tables and depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
existing somewhere huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table and huh	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
huh the entry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table will point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indication valid bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory or present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call this division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
division as segments	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segments and pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call it huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work it works	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the virtual	0.0000000000	0.0	0.0	0.0	3.16992500144	False
parts huh higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher few bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits will diff-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diff- will decide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decide which segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field you address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address this segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically this leads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table you index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagram where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made so starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh virtual address	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
segment field huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call segment register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing a multiplying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplying constant multiplying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constant multiplying factor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose each segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segment table entry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the idea	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh starting point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
weightage here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location of segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming that segment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller ok lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kilo bytes huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
storage to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit this address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
relevant page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find a page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number concatenated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete physical address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
access huh instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speaking three steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
steps one step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
making one access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access second access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned was huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh not structuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structuring into multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allowing the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fragmented ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consisting of pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area some data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data structure huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh and huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
pages so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism to work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table are present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory the rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
placing the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
avoid huh cyclic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh cyclic references	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user virtual space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space in system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assumption that huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address and huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
stands for users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
users virtual space	0.0000000000	0.0	0.0	0.0	3.16992500144	False
space s stands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point is virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usel- users virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consist of page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page part page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part page number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte number huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number huh notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a reference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address of user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for user	0.0000000000	0.0	0.0	0.0	3.16992500144	False
table in system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address plus page	0.0000000000	0.0	0.0	0.0	3.16992500144	False
thirty-two bit number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte number part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table base	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
table base address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find huh pointed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entry in system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming that system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system base system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base system page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location either tells	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh page number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number ok physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number that physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh users huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
users huh page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh translated part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two address translation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means one offset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual to physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical in system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically that edition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translating this virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address using users	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to da-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
da- huh data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
it- may huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh first translation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh user page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table base huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh with concatenation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concatenation of byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translation and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forming another address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh next level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
proceed but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh physical space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two mechanism huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
land up huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small huh miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate or page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page fault rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the effect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table structure suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require two physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two physical access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access two access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two memory accesses	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory accesses made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduce the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance by factor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit us huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times the physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical memory access	0.2061868115	0.0	0.0	5.99985657795	11.094737505	False
access time huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paged page table	0.0000000000	0.0	0.0	0.0	3.16992500144	False
access second memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access third memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory access assuming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory access to-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make three access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pretty bad huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the solution	0.0000000000	0.0	0.0	0.0	3.16992500144	False
special memory huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recent address translation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recently accessed entries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
preserved for future	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of locality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make this successful	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this buffer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for translation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lookaside buffer huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two column table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
column table huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling as tag	0.0000000000	0.0	0.0	0.0	1.58496250072	False
captured by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remembering the virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number physical page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number pairs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last few pairs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh associative memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
valid bit huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number field	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pick up physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process of translation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translation through page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dividing the process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh typically lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right and huh	0.5015416238	0.0	0.0	9.99983608909	12.6797000058	False
reduced the hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh time memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inaudible background noise	0.4184530955	0.0	0.0	10.9997951114	15.8496250072	False
suppose you miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache in principle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache so imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bringing in- bringing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual address consisting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-two bit address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically twenty bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size is twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and remaining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remaining twelve bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page so first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative memory comparing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check the valid	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh dirty bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is dirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit or clean	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation you remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remember in cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks are replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
date with respect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
respect to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entry is thrown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thrown page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit we read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out this huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page number stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored here concatenate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view of cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
differently into fields	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field and index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field you access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access the cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cache right huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh direct map	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location we match	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tag as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level then hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consequence of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finding a success	0.0000000000	0.0	0.0	0.0	1.58496250072	False
success or failure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagram first thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically a shortcut	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table access	0.0000000000	0.0	0.0	0.0	3.16992500144	False
showing two outcomes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outcomes here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access you notice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resort to page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access ok lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find a hit	0.0000000000	0.0	0.0	0.0	3.16992500144	False
made to physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ends at cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
miss here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ends here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access to cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively this branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
branch is leading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
service this page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fault so context	0.0000000000	0.0	0.0	0.0	1.58496250072	False
switch will occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occur and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels no physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process just done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done one physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory access huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make another physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two physical memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access are made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made one physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fault and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make another memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tests ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh together huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities a hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right so total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table ea-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities huh question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eventually you suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose you succeed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access cache huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply count huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leading here imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine huh repetition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a tree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming that inclusive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
property here suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume lets assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets assume inclusive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assume inclusive property	0.0000000000	0.0	0.0	0.0	1.58496250072	False
property that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is subset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assumption some huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit at cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
tha- that combination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination gets ruled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out so whi-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two combinations huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combinations huh miss	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit so tho-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two are huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say non-existent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leaves six huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh eventually subset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subset of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wont be holding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holding an entry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hit the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translate huh virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address to physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is organized	0.0000000000	0.0	0.0	0.0	3.16992500144	False
basis of physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organized as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in principle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight away access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the first	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
cache miss huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh main memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
path is short	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hope will occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access and cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first time huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fastest possible approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach so the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a merit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost somewhat huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh aliasing bu-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mention that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to achieve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinguish huh entries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processes because huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address space huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh or lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
for- for process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
confusion huh ho-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a process	0.0000000000	0.0	0.0	6.99989755568	7.92481250361	False
taking its virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extending another field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field that in-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinguish the entries	0.0000000000	0.0	0.0	0.0	3.16992500144	False
context switch occurs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process you start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start with clearing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
empty the cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start a fresh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lose by doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processes genuinely shared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and huh	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
huh part part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend more bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh having done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem of aliasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aliasing aliasing means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh shared object	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual addresses huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shared data structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure in process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process a virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lying somewhere process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process b virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processes are running	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mapped to huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two different areas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two copies exist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address gets translated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inconsistency one process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process may update	0.0000000000	0.0	0.0	0.0	1.58496250072	False
update one copy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read a wrong	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eliminate this kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtually address cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physically address cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtually indexed cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cache that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture huh cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh cache requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires two parts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tag so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difficult to imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
index ok you-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first need index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is dependent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address translation process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translation process in-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits of index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done the translation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
translation but suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose the picture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tag was larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits were independent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case huh index	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out from virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translation this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit the field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access immediately whe-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ready for comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physical address huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
index is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual address huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact it huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual and physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh very huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh inexpensive arrangement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit about huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory for expanding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expanding the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in spite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spite of limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited physical memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh another thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
helping in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting the protection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
protection in place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place protection means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processes huh data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh data area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area or ins-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ins- instruction area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area also huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh user processes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access restricted part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is allowed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh which huh	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
huh user program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control over page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table gets initialized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initialized by operating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updated automatically huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
automatically huh huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh huh as-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh as- huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
as- huh pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pages are brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out huh updation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page table takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place automatically user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
automatically user process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
protection gets maintained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a processor	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
supports two modes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes of execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution the kernel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode or supervisor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accesses all permissions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initializing the page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessible in user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is running	0.0000000000	0.0	0.0	0.0	3.16992500144	False
register some status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode or kernel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh naturally user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
naturally user program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
allowed to set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set a reset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running that bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit is reset	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reset that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh its running	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running in user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user mode huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes a system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system call th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call th- th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set that means	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
transiting from user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh system call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit will flip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit and user	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basis of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is protection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultimately actually huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
protection or security	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh deep huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deep huh multilayered	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multilayered mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes and restriction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operating system data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh communication processes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we began	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh the techniques	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques to handle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle the issue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two level structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure and paged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noticed that huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
table huh based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh based approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing these strategies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes it huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh see memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level three memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory accesses means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means your hit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high to improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache page table	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibility of accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly by virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional important role	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual memory mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduction huh today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input output subsystem	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
talked about processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor and memory	0.5017994859	0.0	0.0	9.99985657795	11.094737505	False
entire system huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs are executed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is essential	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essential in order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order to hold	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operate and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh input output	0.0000000000	0.0	0.0	0.0	3.16992500144	False
output is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important to connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect the computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means of input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output no information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information can enter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the memory	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
essential to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data you process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process and produce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce the results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk about performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
performance considerations huh	0.0000000000	1	0.0	0.0	1.58496250072	False
talk of peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer system huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data gets transformed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understandable by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer in form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk about interfaces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means to connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect the input	0.0000000000	0.0	0.0	0.0	3.16992500144	False
input output huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output huh devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices or peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripherals to rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output is carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first two aspects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is contributed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of huh	0.4297035515	0.0	0.0	8.99987706681	9.50977500433	False
huh your benefit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benefit of performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program which takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes hundred seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consume ninety percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh ten percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brought in results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
technological innovations huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the speed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
speed of processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improving and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty percent improvement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvement every year	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reduced to sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty forty twenty-seven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty twenty-seven eighteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eighteen and twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvement by factor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half time huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance remains unchanged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total time huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred next state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy next state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratio of hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvement so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh not improving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance could bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expected performance improvements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance improvements huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvements huh so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program is computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation bound computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bound computation bound	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation bound means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means that majority	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing computation arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation arithmetic logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic logic decision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparatively much small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bound where process-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially huh input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh scientific computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scientific computation huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say weather	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prediction or nuclear	0.0000000000	0.0	0.0	0.0	1.58496250072	False
crunching or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh heavy computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
business data processing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data processing huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processing huh or-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
or- or database	0.0000000000	0.0	0.0	0.0	1.58496250072	False
database oriented application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent in input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lets say ratios	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratios were reversed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten percent part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh its important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvement also huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perspective your requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirement huh the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput oriented measure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measure that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output gets done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer gets done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done per unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit time huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer in unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations per unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation may involve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involve some transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say maximize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfers take place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
action you give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give some command	0.0000000000	0.0	0.0	0.0	1.58496250072	False
command and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh it takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes to respond	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh reservation system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system for railways	0.0000000000	0.0	0.0	0.0	1.58496250072	False
railways or airlines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individual user huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
done as fast	0.0000000000	0.0	0.0	0.0	3.16992500144	False
requirements are fed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system to respond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
immediately so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
request are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
central database huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perspectives the huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interested in lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution for computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
super computing application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically huh scientific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh scientific application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically a computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computation bound application	0.0000000000	0.0	0.0	0.0	1.58496250072	False
application but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of results	0.0000000000	0.0	0.0	0.0	1.58496250072	False
results or simulation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measured in kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes or megabytes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh transaction processing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request for drawing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drawing some money	0.0000000000	0.0	0.0	0.0	1.58496250072	False
immediately so response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file server suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cluster of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
department and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
server would receive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request for creating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
creating files opening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
files opening files	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opening files reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
files reading writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation ok so-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
depending upon huh	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
describe your huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in terms	0.5012840267	0.0	0.0	6.99989755568	7.92481250361	False
huh while talking	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
discrepancy in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of units	0.0000000000	0.0	0.0	0.0	1.58496250072	False
we- we talk	0.0000000000	0.0	0.0	0.0	3.16992500144	False
talking of kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory size huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kilo byte huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two four bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two is power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly one megabyte	0.0000000000	0.0	0.0	0.0	3.16992500144	False
megabyte is huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two four kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two huh tenth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh tenth power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of thousands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousands and millions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
millions in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand kilo bytes	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
mind that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
domain so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word of caution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets huh move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move towards huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh peripheral devices	0.5015416238	0.0	0.0	6.99987706681	9.50977500433	False
conceive a stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored program computed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
classical block diagram	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block diagram showing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing five units	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control arithmetic memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arithmetic memory input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control and arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form the central	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bringing in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh two levels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the interconnection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point to point	0.3340177960	0.0	0.0	5.99987706681	9.50977500433	False
point here -like	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- the processor	0.5017994859	0.0	0.0	9.99985657795	11.094737505	False
huh in subsequent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two things involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices or peripheral	0.0000000000	0.0	0.0	0.0	3.16992500144	False
controllers which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices and rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices and controllers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses and huh	0.5012840267	0.0	0.0	4.99989755568	7.92481250361	False
huh other means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means of connection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally we talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attention on devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices and controller	0.0000000000	0.0	0.0	0.0	3.16992500144	False
things ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physically the controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller and device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speaking that devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say printer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
printer you send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits and bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printed page huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the processor	0.5012840267	0.0	0.0	6.99989755568	7.92481250361	False
processor and buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism so the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wh- which takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of movement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of peripheral	0.0000000000	0.0	0.0	6.99989755568	7.92481250361	False
ways so yo-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
behavior in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means bring information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information into processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor in memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
out or play	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input device printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output device huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
communicate or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices make processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make processor talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
human programmer human	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmer human operator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer another machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
environment in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine nor huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a human	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh some kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of internal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store information disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh human huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
human huh operators	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operators ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh network controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller will connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect one machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine huh environment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh environment huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
temperature or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn a motor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
motor huh storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a disk	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
characterized in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
kind of data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
speed some devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices very slow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megabytes getting huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the device	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
device is capable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of transferring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh that capability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ca- ca- capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity gets utilized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nt huh disk	0.0000000000	0.0	0.0	0.0	0.0	False
ready to transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data gets transferred	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
chunk one quantum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information goes bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit ok as-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits sixteen bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of encoding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encoding and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh whole variety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
current situation huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
years ago so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh paint huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh when huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exposed to computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices only peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device at hand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paper tape reader	0.0000000000	0.0	0.0	0.0	3.16992500144	False
reader and paper	0.0000000000	0.0	0.0	0.0	3.16992500144	False
paper tape punch	0.0000000000	0.0	0.0	0.0	3.16992500144	False
tape punch huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
punch huh huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the paper	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
strip of paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paper with holes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of holes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form one character	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device called huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a typewriter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typewriter like device	0.0000000000	0.0	0.0	0.0	3.16992500144	False
end so as-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run a punch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sheet of paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paper so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly connected peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripherals are paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
punch so eve-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eve- everything huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape the outputting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system the compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
punched on paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger room huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typewriter like devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prepare a programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
you- you print	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of years	0.0000000000	0.0	0.0	0.0	3.16992500144	False
additional device introduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape where program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stored for repeated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten twenty character	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer so li-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
li- line printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line printer huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred lines huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh per minute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
print one line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
life little easier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subsequently huh tape	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape got replaced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaced by punched	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system also moved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cards each card	0.0000000000	0.0	0.0	0.0	1.58496250072	False
one- one statement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put back huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh new cards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change a card	0.0000000000	0.0	0.0	0.0	1.58496250072	False
editing in paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paper tape environment	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape environment huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh was huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cut the tape	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape and patch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
surprising that people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some people	0.0000000000	0.0	0.0	0.0	3.16992500144	False
tape and read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
punched holes huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
holes huh disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh disk drive	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
disk drive was-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
was- again added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tape the tape	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequential but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track completely tape	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh twenty megabytes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory was huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thirty-two kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-two kilo bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes or sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes that order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of peripherals	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
peripherals and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh with huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of classification	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introduction with human	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beings ok human	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programmer or operator	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate or throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput rate huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh these peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripherals are dealing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design a complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a feel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things so huh	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
devices like keyboard	0.0000000000	0.0	0.0	0.0	3.16992500144	False
keyboard and mouse	0.0000000000	0.0	0.0	0.0	3.16992500144	False
limited by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type so it-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction of kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
is- the rate	0.4566722815	0.0	0.0	12.9997951114	15.8496250072	False
faster than huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input and voice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the trend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developing these type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of capabilities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capabilities voice input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
voice input voice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input voice output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
voice output huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output huh pictorial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh pictorial input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pictorial input pictorial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input pictorial output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pictorial output huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output huh wh-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh wh- wh-	0.0000000000	0.0	0.0	13.9998156002	14.2646625065	False
natural to human	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk to computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recognition of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spoken or generating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generating speech outputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speech outputs huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
voice input huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input huh voice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digitized and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of samples	0.0000000000	0.0	0.0	0.0	1.58496250072	False
textbook are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh twenty bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically the speech	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speech huh inputs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inputs are sampled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kilo ten sample	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sample is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten kilo bytes	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh a plain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
range of forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty fifty huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty huh thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thousand samples	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device is scanner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically scan huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scan huh text	0.0000000000	0.0	0.0	0.0	1.58496250072	False
text or image	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paper and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rates so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the resolution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accuracy here measured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measured in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
terms of dots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dots per inch	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
huh six hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- that means	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
finely the information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value is lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finer shaper picture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output devices line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices line printers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line printers laser	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printers laser printers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
laser printers huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printers huh graphic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh graphic display	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice graphic display	0.0000000000	0.0	0.0	0.0	1.58496250072	False
highly demanding huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
demanding huh peripheral	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shown as sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty thousand kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
screen suppose huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh roughly speaking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand by thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accurately thousand twenty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approximate calculation suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
settings so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte to represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent one pixel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means three bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes per pixel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
million pixel means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pixel means huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
present on screen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
persistent display huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of repetition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty-five huh frame	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh peripheral device	0.0000000000	0.0	0.0	9.99983608909	12.6797000058	False
variety of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices which connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect a computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
network of computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kinds of modems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax modem huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem huh cable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh cable modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cable modem cable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem cable modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cable modem connects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connects to huh	0.5010266940	0.0	0.0	5.99991804454	6.33985000288	False
cable ok fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax modem connects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem also connects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
telephone line huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
capable of carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying digital information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digital information huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh lan adapters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lan adapters local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adapters local area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
local area network	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area network adapters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
network adapters wired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wired or wireless	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data rates huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh for lans	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lans are higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher huh depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh ten megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lan or hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lan so typi-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
translated into bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reducing one order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of speeds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speeds huh th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem which works	0.0000000000	0.0	0.0	0.0	1.58496250072	False
works on telephone	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty-six kilo bauds	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bauds is fifty-six	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty-six kilo bits	0.0000000000	0.0	0.0	0.0	3.16992500144	False
heard the term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing as bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of communication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rates in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bauds are fifty-six	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices for storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storage huh floppy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh floppy disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk drive optical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive optical disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of optical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
optical so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transparent and depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh opaque region	0.0000000000	0.0	0.0	0.0	1.58496250072	False
region and transparent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits per huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh unit area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
much- of data	0.5020576132	0.0	0.0	10.9998360891	12.6797000058	False
out as huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the medium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices so information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end in serial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long time storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred kilo bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten thousand kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh hard disk	0.5012840267	0.0	0.0	7.99989755568	7.92481250361	False
huh another huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
list is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive the kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying my lecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lecture and plugged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plugged into huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a semiconductor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type called flash	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exact figure huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk drive huh	0.5012840267	0.0	0.0	7.99989755568	7.92481250361	False
group of rotating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows two platters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each platter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically is capable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of storing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of polarity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
polarity or magnetization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read write heads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rotation this end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
head can move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
center or move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tracks and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these heads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
heads get positioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positioned over huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some tracks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
heads are positioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
positioned on track	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track number ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
movement of head	0.0000000000	0.0	0.0	0.0	1.58496250072	False
head from track	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track to track	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
movement of disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is rotary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach some point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
head and head	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively this moves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done by information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recorded or read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
surfaces eight recording	0.0000000000	0.0	0.0	0.0	1.58496250072	False
surfaces and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point and so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
head will move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move outside outwards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outwards or inwards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move from track	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track the rotational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically huh the-	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
huh the- they-	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
they- they follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow certain standards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standards so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-six hundred revolution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
revolution per minute	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
change to fifty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty-four hundred revolution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy-two hundred revolution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point three thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand or fif-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fif- fifteen thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk from sea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh fifteen point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh highest speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed you find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find these days	0.0000000000	0.0	0.0	0.0	1.58496250072	False
commercially and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
that- that decides	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decides how fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh it inferences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes to reach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach the initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is rotating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right point huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the rate	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
determines the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encountering the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed is fifteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seek time seek	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach the desired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface also huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer three twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface huh th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- that interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk you connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rotating at huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
actual data generated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh very high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh somewhat slower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half the speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh but capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity is larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger so capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh two fifty	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh buffer size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor or memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
directly its first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size eight megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferred average latency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average latency huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point is determined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determined by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh two things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case four point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point two millisecond	0.0000000000	0.0	0.0	9.99987706681	9.50977500433	False
millisecond and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
revolutions per minute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average huh rotational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh rotational latency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point two milliseconds	0.2860492380	0.0	0.0	6.99991804454	6.33985000288	False
two milliseconds huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the seek	0.0000000000	0.0	0.0	0.0	3.16992500144	False
milliseconds and huh	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
move one track	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading eight point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point nine milliseconds	0.0000000000	0.0	0.0	0.0	3.16992500144	False
milliseconds and writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing ten point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically a huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reach the first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer the data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
point then things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things are faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer to disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-seven mega bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer to host	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface this takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes hundred megabyte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer between disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk and buffer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
busy in transferring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
busy in seeking	0.0000000000	0.0	0.0	0.0	3.16992500144	False
disk is faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in-between it spends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moving to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the desired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameters which define	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the storage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storage layout huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
layout huh cylinder	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of coinciding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
platters so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
platters on huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh you talk	0.0000000000	0.0	0.0	0.0	3.16992500144	False
talk of tenth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cylinder so of-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
of- often huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of tracks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tracks you talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of cylinders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of heads	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each surface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
surface is accessed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh then number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of sectors	0.0000000000	0.0	0.0	0.0	3.16992500144	False
western digital internet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digital internet site	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rest huh number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sectors per track	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh total capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes per sector	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half kilo byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh lets huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important peripheral device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device that disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
communicate with disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh from samsung	0.0000000000	0.0	0.0	0.0	1.58496250072	False
views are shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown huh interesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh interesting thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view which shows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows how thin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty into twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the viewing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited viewing angle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wireless lan adapters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
serial bus we-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside the computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh graphics card	0.0000000000	0.0	0.0	0.0	1.58496250072	False
card so th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cards which drive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive really high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high resolution monitors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show you huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh changing scenes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanners are characterized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of colors	0.0000000000	0.0	0.0	0.0	3.16992500144	False
forty-eight bit color	0.0000000000	0.0	0.0	0.0	1.58496250072	False
color six bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes huh the-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
the- these scanners	0.0000000000	0.0	0.0	0.0	1.58496250072	False
document feeder attached	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attached that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a bunch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bunch of papers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh automatically feed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh inkjet printers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effective and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continuously improving huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of dots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figures here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh direct network	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direct network interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture my idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inkjet printing mech-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printing mech- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mech- huh printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh printer mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer mechanism huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paper gets set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area where printing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printing gets done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially paper feed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feed and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happened over last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh ink ve-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drops of ink	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh huh thrown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thrown on paper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
paper to form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh high quality	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high quality pictures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh piezoelectric mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh that vibration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finely controlled droplet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controlled by huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh the electrical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
an- another view	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chamber where ink	0.0000000000	0.0	0.0	0.0	1.58496250072	False
droplet gets thrown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vibration of piezoelectric	0.0000000000	0.0	0.0	0.0	1.58496250072	False
piezoelectric huh disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the ink	0.0000000000	0.0	0.0	0.0	1.58496250072	False
droplet is thrown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
localized hitting process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hitted by electrical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
current and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh you remember	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of resolution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resolution of nature	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nature of twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twelve hundred dots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level of control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
droplet to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technology of peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices which existed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of decades	0.0000000000	0.0	0.0	0.0	1.58496250072	False
summarize we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
briefly we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
definition or response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
response time type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of definition	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we looked	0.0000000000	0.0	0.0	0.0	3.16992500144	False
looked at variety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
counts huh tired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data transfer rates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples of peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interfaces and buses	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lecture on input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subsystem we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sense trans- carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
trans- carrying information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information from huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
world and vice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versa and transforming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transforming the information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information into suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interfaced to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of alternatives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interconnect various subsystems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focus on buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses as huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of buses	0.4388771118	0.0	0.0	7.99985657795	11.094737505	False
buses how buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
role and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the information	0.5012840267	0.0	0.0	8.99989755568	7.92481250361	False
information which flows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses can follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow different types	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of protocol	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
synchronous or asynchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asynchronous synchronous means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock and asynchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh not synchronized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry the event	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event sequence information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different protocols	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh processor memory	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
processor memory cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically the case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connecting to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller may connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this open	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in-between which connects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow between huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh processor cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor cache combination	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combination and devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device directly huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side or vice	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alternatives which exist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
straight forward huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forward huh answer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory to talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk to huh	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
huh this device	0.0000000000	0.0	0.0	0.0	3.16992500144	False
device so establish	0.0000000000	0.0	0.0	0.0	1.58496250072	False
establish a connection	0.0000000000	0.0	0.0	0.0	3.16992500144	False
cache or processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor to talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connection also connection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connection between cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory so whichever	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pairs of devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices or subsystem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh shared set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus so bus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
shared communication link	0.0000000000	0.0	0.0	0.0	1.58496250072	False
link where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh different types	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of information	0.0000000000	0.0	0.0	0.0	3.16992500144	False
collection of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh basically wires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wires and signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wires would carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry different types	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the data	0.5012840267	0.0	0.0	6.99989755568	7.92481250361	False
direction and control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus huh so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the nature	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nature of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is determined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organize these signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of wires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information is carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carried the basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wires to connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one pair	0.0000000000	0.0	0.0	0.0	1.58496250072	False
anytime ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh they the-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
the- the- conversation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequenced but it-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convenient and cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of exchange	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cross bar switch	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
bar switch huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh make establish	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make establish connections	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pairs so- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- huh th-	0.5023160062	0.0	0.0	83.9988526236	88.7579000404	False
point connection bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and cross	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bar in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost bus offers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expensive the throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput is low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low in case	0.0000000000	0.0	0.0	0.0	3.16992500144	False
case of bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require multiple ports	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two separate ports	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinct isolated connections	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connections and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four five parties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
links but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question is expansion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expansion that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add more huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easier in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
create more links	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh three specific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the limitation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide multiple buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spectrum you form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completely low cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low cost low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly improve things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things by introducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
introducing more buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses you incur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incur more cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
monolithic single cross	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single cross bar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
switch which connects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide into huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a fewer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fewer but smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
smaller cross bar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cross bar switches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
switches and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device to talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete huh cross	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh cross bar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cross bar capability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multiple smaller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple smaller switches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively huh reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bar will make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh which means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pairs ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of communicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incur less lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point onwards huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
onwards huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh lets focus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system huh the-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
the- are the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mixes is characteristics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor memory bus	0.3776115553	1	0.0	27.9995902227	31.6992500144	False
bus whose responsibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory huh wh-	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
typically mean processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor and cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses are required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extremely high speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high speed buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
short in length	0.0000000000	0.0	0.0	0.0	1.58496250072	False
length that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard huh standardization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standardization is required	0.0000000000	0.0	0.0	0.0	3.16992500144	False
connect a large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of subsystems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
based on huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intel s pentium	0.0000000000	0.0	0.0	0.0	0.0	False
four so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pentium s behavior	0.0000000000	0.0	0.0	0.0	0.0	False
processor to huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sense that huh	0.5015416238	0.0	0.0	7.99987706681	9.50977500433	False
subsystem and plug-in	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected to peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
primarily it connects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices to rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and huh	0.4388771118	0.0	0.0	11.9998565779	11.094737505	False
huh this bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is com-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying comparatively huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparatively huh lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh lower huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower huh speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed of traffic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger in number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ph- physically spread	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out this necessarily	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expected that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manufactured by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh different manufacturers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
definition of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the bus	0.4006568144	0.0	0.0	4.99991804454	6.33985000288	False
operation the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus signals huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus width data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
width data rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multiple parties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parties to design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design their system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard are required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples of standard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
subsequent lectures huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh may connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect processor memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
backpanel back- back-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back- back- backplane	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back- backplane bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus a question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reasons because earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system was designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed was huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
box where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each subsystem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connecting a single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
front front side	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a dis-	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
board or multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single chip memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically one board	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically a bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
located the backside	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cabinet so no-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system like huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pentium four huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
which- which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh backplane bus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bus but in-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- logical sense	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plugged in huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
nt have huh	0.0000000000	0.0	0.0	0.0	0.0	False
huh processor board	0.0000000000	0.0	0.0	0.0	1.58496250072	False
board and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory board plug-in	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices all connecting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
co- complete subsystem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
physically integral part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transforms information huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory will understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
laser printer huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
characters of pictures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh binary encoded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connecting a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output is organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organized in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
buses so the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and backplane	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus takes care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected to processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adapters or interfaces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nt simply connect	0.0000000000	0.0	0.0	0.0	0.0	False
the- the reason	0.5017994859	0.0	0.0	5.99985657795	11.094737505	False
wo- the width	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring thirty-two bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit or sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty-four bit data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
character by character	0.0000000000	0.0	0.0	0.0	1.58496250072	False
character or byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte by byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte the speeds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slower the speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
catering for processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- they occupy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupy the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus mainly huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usage so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expensive in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of fits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fits huh design-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh design- cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh various reasons	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seperate infact multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infact multiple huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
storage devices disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
care of huh	0.4175579704	0.0	0.0	5.99989755568	7.92481250361	False
huh serial peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
serial peripheral lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect your scanner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh grouping peripheral	0.0000000000	0.0	0.0	0.0	3.16992500144	False
grouping peripheral devices	0.0000000000	0.0	0.0	0.0	3.16992500144	False
types of bus	0.0000000000	0.0	0.0	8.99983608909	12.6797000058	False
adapters which connect	0.0000000000	0.0	0.0	0.0	3.16992500144	False
connect backplane bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kinds of adapters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
definition of signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals the protocols	0.0000000000	0.0	0.0	0.0	1.58496250072	False
protocols the speeds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ends and make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make them match	0.0000000000	0.0	0.0	0.0	1.58496250072	False
match right huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- so infact	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh a typical	0.0000000000	0.0	0.0	0.0	3.16992500144	False
typical sophisticated system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh infact huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh our pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a bus	0.5010266940	0.0	0.0	4.99991804454	6.33985000288	False
the- the controllers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the device	0.0000000000	0.0	0.0	4.99991804454	6.33985000288	False
right that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multiple devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
no- now lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sharing of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information or sharing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus by multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
connecting multiple devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple devices huh	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
firstly as huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh would multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question and then-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system together are-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
are- are multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices simultaneously speak	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speak to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory some file	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory end huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading a word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word or writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word so how-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say localized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- the disk	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
data is flowing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sequentialized but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer its flowing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose this capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two different streams	0.0000000000	0.0	0.0	0.0	1.58496250072	False
streams of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of inter-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed this bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
traffic is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
road it merges	0.0000000000	0.0	0.0	0.0	1.58496250072	False
highway so on-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure huh brings	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer busy huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
utilized there huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh capacity huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
it- its managed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
managed in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure suppose backplane	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose backplane bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sake of argument	0.0000000000	0.0	0.0	0.0	3.16992500144	False
wide which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh every fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nano second huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data each byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte of data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data occupies fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupies fifty nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twent- yeah fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty nano seconds	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
huh each byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupies this bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus for huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred nano seconds	0.4388771118	0.0	0.0	6.99985657795	11.094737505	False
coming one byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two hundred nano	0.4106399888	0.0	0.0	8.99973364476	20.6045125094	False
huh every huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thousand nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is coming	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
someway sequenced right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequenced right huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inter- at huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level or group	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
byte level huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level huh tha-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tha- that depends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depends upon huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organize this bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this adapter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adapter may collect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collect several bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chance it puts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh own packet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus so huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh if bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus as higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things in sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh considering huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices like disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk are sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these ideas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus organization huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh but lets	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh and lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of variations	0.0000000000	0.0	0.0	0.0	3.16992500144	False
types of lines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines which tells	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address since the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words or memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes so huh	0.0000000000	0.0	0.0	4.99991804454	6.33985000288	False
show an output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transaction that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device so huh	0.5010266940	0.0	0.0	3.99991804454	6.33985000288	False
shade huh memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading or writing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
writing so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh if right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
half is shaded	0.0000000000	0.0	0.0	0.0	3.16992500144	False
begin with huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data so me-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
me- memory huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh internally pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word or byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressed and bring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data will flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is supposed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and absorb	0.0000000000	0.0	0.0	0.0	1.58496250072	False
absorb it write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the- the-	0.4414292175	0.0	0.0	106.998360891	126.797000058	False
sequence of huh	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
huh information flowing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shows the opposite	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk and writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address and told	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is told	0.0000000000	0.0	0.0	0.0	1.58496250072	False
told to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data this data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nature of signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organized huh asynchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asynchronous and synchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
synchronous in asynchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involved to synchronize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the events	0.0000000000	0.0	0.0	0.0	1.58496250072	False
party which involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory will huh	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
send a signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calling as read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal is activated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activated the meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation and send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send out data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out data huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data bus huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active is carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying the address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
parties that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is carrying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending the address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
receiving the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change of read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory would send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send an acknowledgement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in asynchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asynchronous huh transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
response to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nano seconds huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh this carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noticed that read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
originated from processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown by arrow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
done these events	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh since data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus becomes free	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh signal shape	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal shape indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurring here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh an individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bunch of signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change is occurring	0.0000000000	0.0	0.0	0.0	3.16992500144	False
worried about huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh what change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh level indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating that bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is free	0.4006568144	0.0	0.0	3.99991804454	6.33985000288	False
huh these buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses are organized	0.0000000000	0.0	0.0	0.0	3.16992500144	False
organized as huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high impedance state	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
impedance state huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state huh high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh high impedance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impedance state means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected its nei-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh floating state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh low impedance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
low impedance path	0.0000000000	0.0	0.0	0.0	3.16992500144	False
path to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level nor huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
path to power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto this point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point was floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is removed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is removed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh now huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh this sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completed by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lowering the acknowledge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal so memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh after raising	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raising acknowledge signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four which complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complete huh cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
homework and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back with data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and activate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activate the signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data is ready	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
device to acknowledge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read the data	0.4006568144	0.0	0.0	4.99991804454	6.33985000288	False
remove the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower the signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the data	0.0000000000	0.0	0.0	5.99981560022	14.2646625065	False
device will lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower the acknowledge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle is completed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recognized that data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four huh events	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lock lock manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus to bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variations in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of nomenclature	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pulse or negative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
negative pulse huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event is timing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event that event	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh transaction completes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
will- huh sort	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out aloud huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handshaking to occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh internally huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of states	0.0000000000	0.0	0.0	0.0	1.58496250072	False
states and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
state it response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
observed and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh the requesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device is putting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address on data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines and asserts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asserts read request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read request signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
waiting for read	0.0000000000	0.0	0.0	0.0	3.16992500144	False
state when read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh it observes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
observes the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address it remembers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remembers the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asserts the acknowledgement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done this huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
watching the acknowledgement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long as acknowledgement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this proceeds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
release the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines and reassert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reassert read request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
acknowledgement signal huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal huh memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remain in read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read request state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
remain in state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
long as read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the transitions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two state diagrams	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagrams are occurring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow these diagrams	0.0000000000	0.0	0.0	0.0	1.58496250072	False
previous huh wave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh wave form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form is captured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating how huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this action	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out inside the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inside the- memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and inside	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device so the-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh observe occurrences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry out state	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state changes inside	0.0000000000	0.0	0.0	0.0	1.58496250072	False
synchronous bus huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
buses and multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple synchronous buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty megahertz clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred megahertz clock	0.0000000000	0.0	0.0	0.0	3.16992500144	False
case all events	0.0000000000	0.0	0.0	0.0	1.58496250072	False
timed by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
show huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say raising	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occur here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle where transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal called start	0.0000000000	0.0	0.0	0.0	1.58496250072	False
start and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle or mu-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mu- multiple integral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple integral number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle most common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock cycles huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device can make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make this assumption	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assumption that bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
waiting to check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check whether memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh no confirmation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pick up data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assumed that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh memory understands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device huh sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form there huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed clock cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compare and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh how throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determined huh depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- so lets	0.5033522434	0.0	0.0	7.9997131559	22.1894750101	False
huh asynchronous bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running at fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megahertz and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the address	0.0000000000	0.0	0.0	0.0	3.16992500144	False
means one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle memory takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds to respond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
respond after bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh after address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed four clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles and suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose huh fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh fifty nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh entire sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clear one cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle you send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh four cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require six cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word lets assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes are transferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four bytes divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point three megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bandwidth or bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic operations lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar speed asynchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed asynchronous bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh no constraint	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constraint on timing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
timing in term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming in response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sake of calculation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation lets assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minimum of forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty nano seconds	0.2860492380	0.0	0.0	3.99991804454	6.33985000288	False
minimum time huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four five etcetera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these pertain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chain of events	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh first step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first step huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
step huh takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh takes forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes forty nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seconds its huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh basically delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay one event	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay this interval	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interval this interval	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interval effectively huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the interval	0.0000000000	0.0	0.0	0.0	3.16992500144	False
availability of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
protocol is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concerned is forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty plus forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantities three times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requiring forty nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the total	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
upto three sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty nano seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one word	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bandwidth of eleven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point one megabyte	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
huh well huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indicating is synchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picked up huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the relative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh synchronous buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster because huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
waiting for huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sensing the signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals and acknowledging	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase bus bandwidth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-two bit wide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit wide bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty-four bit wide	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
twenty-eight bit wide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh block transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer between cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer huh multi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multi block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi block words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer multiple words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
split transaction split	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transaction split transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
split transaction means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh between initiation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer and completion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noticed that buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses lie unutilized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay is large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate another transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transaction gets splits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- two parts	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
two parts initiation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parts initiation part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh le- lets	0.0000000000	0.0	0.0	0.0	3.16992500144	False
le- lets huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word but multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferred so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block size varying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty-four bits synchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits synchronous bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
synchronous bus frequency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two hundred megahertz	0.3472623048	0.0	0.0	14.9998156002	14.2646625065	False
hundred megahertz takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes one clock	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
clock to send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send either data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address two clocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clocks between huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each bus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two clock cycle	0.0000000000	0.0	0.0	5.99985657795	11.094737505	False
bus huh memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh memory access	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory access takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access takes huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first four words	0.0000000000	0.0	0.0	0.0	3.16992500144	False
words but subsequent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh faster lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say subsequent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two twenty nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inter-leaving or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh page mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh bus transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer and reading	0.0000000000	0.0	0.0	0.0	3.16992500144	False
reading next data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overlap that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh one data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bus meanwhile memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is working	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word are overlapping	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find the bandwidth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bandwidth and latency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency for transferring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two fifty-six words	0.3344756683	0.0	0.0	9.99979511136	15.8496250072	False
words ok total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks of size	0.0000000000	0.0	0.0	0.0	3.16992500144	False
four or blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require sixty-four transactions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
count the cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending address huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address huh forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty for memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock period huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles of idle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles are forty-five	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles is sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by forty-five	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require for entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh nano seconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effectively the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point one megabytes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh four word	0.0000000000	0.0	0.0	0.0	3.16992500144	False
blocks same exercise	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen word blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of transactions	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
sixteen and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen sixteen words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen words huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fifty-seven the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles is sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of transaction	0.0000000000	0.0	0.0	4.99989755568	7.92481250361	False
transaction into fifty-seven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency this number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate sixteen transactions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means three point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bandwidth is huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
two twenty-four point	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh and summarize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interconnection alternatives huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
alternatives huh bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh most popular	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses namely backplane	0.0000000000	0.0	0.0	0.0	1.58496250072	False
backplane bus processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus processor memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh standard buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard buses standard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
applicable across multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organizations whereas processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor memory buses	0.0000000000	0.0	0.0	0.0	3.16992500144	False
buses are proprietary	0.0000000000	0.0	0.0	0.0	3.16992500144	False
proprietary and backplane	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of protocols	0.0000000000	0.0	0.0	0.0	3.16992500144	False
synchronous and asynchronous	0.0000000000	0.0	0.0	0.0	3.16992500144	False
generally faster huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
effect of huh	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
choosing a suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suitable bla- block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bla- block size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improves the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output subsystem consist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consist of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
connected to huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
system through buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses so buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically the medium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
medium of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
communication between peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput or bandwidth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussion huh talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk about huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue of bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus we noticed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factors which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exploited to increase	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses sixteen bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixteen bit buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses thirty-two bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-two bit buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit buses sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- the rate	0.4460694698	0.0	0.0	10.9998360891	12.6797000058	False
proportional to width	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus maybe multiplexed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines are multiplexed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplexed that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus or data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
communicated so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh provide separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide separate lines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means additional cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asynchronous synchronous protocol	0.0000000000	0.0	0.0	0.0	1.58496250072	False
synchronous protocol implies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implies that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events occur huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh at active	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times are measured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asynchronous bus huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus huh th-	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
interlocked response huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request from huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory or processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one event	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event occurs huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh which triggers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
triggers another event	0.0000000000	0.0	0.0	0.0	3.16992500144	False
event that triggers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events get chained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chained or interlocked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh allow arbitrary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
event these protocols	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower as compared	0.0000000000	0.0	0.0	0.0	3.16992500144	False
compared to synchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the higher	0.0000000000	0.0	0.0	0.0	3.16992500144	False
higher speed buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses typically follow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically follow huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
follow huh synchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh synchronous approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach we huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the block	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
transfer larger blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger blocks chunks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chunks of larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput is faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is occupied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting a transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transactions or initiate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate other transactions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
split transaction protocol	0.0000000000	1	0.0	0.0	1.58496250072	False
device another mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism to improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
effect on bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asynchronous handshaking protocol	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty-four bit synchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit synchronous bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
varying the block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle to send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require two clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles between huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessed is capable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of huh	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
huh sending first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four words huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh at huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional word huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word huh requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh requires twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires twenty nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words within huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh twenty nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means when huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
groups of sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation of finding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finding the latency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means how long	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes to transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
width that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total huh rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities the block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words or sixteen	0.0000000000	0.0	0.0	0.0	3.16992500144	False
transfer that transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done sixty-four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring sixteen words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done sixteen times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make a total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles each transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transaction takes huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes huh involves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh involves sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending an address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address which takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock then allowing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory to access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data which takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes forty clocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred megahertz means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means five nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period so forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty clock periods	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock periods huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is fetching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wide ok lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes two hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes twenty nano	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two word wide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires two cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles to send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send this data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh between huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these figures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh sending huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words only huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplying this part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size in words	0.0000000000	0.0	0.0	0.0	3.16992500144	False
takes forty-five word-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty-five word- forty-five	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word- forty-five cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes fifty-seven cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle per transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transactions to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words so forty-five	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplied by sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
product of the-	0.0000000000	0.0	0.0	1.99991804454	6.33985000288	False
seconds by multiplying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total time required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required to transfer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fifty-six to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means different thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transaction here means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sending four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four words transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means sending sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending sixteen words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words so number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thousand times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh four point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four million transactions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes being transferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bandwidth or throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say measured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
measured in megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty-six words multiplied	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput so seventy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seventy one point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput there so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose one transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transaction huh begins	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right and sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending a request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in-between huh the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- the device	0.5010266940	0.0	0.0	4.99991804454	6.33985000288	False
released and made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals that data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ready or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
synchronous you wait	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data now in-between	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transaction to begin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
link the beginnings	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means the device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device which send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send a request	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
request here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh s- bu-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
obvious that utilization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh many huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh parties connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically a concept	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of master	0.0000000000	0.0	0.0	0.0	1.58496250072	False
master and slave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiates a transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request for read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write and slave	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation processor talking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking to memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory so processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data containing instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions ok or-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
write a block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory huh conversation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh conversation processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
master and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slave another scenario	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write into memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory or read	0.5012840267	0.0	0.0	8.99989755568	7.92481250361	False
case the disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk drive controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scenario that processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer so processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruct the disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh set number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send one thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes of data	0.5012840267	0.0	0.0	8.99989755568	7.92481250361	False
data to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh initiation process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh among masters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors or peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripherals and slaves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripherals or memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory so peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slaves while talking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking to processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
master while talking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multiple masters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh after bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
master another master	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrangement of priorities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priorities so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this priority	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resolve the conflict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conflict when multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh would depend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depend upon huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fairness is es-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
es- essential huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh whether huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
party as low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority or higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh reasonably distributed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four different mechanisms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanisms called daisy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
daisy chaining centralized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chaining centralized parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
centralized parallel arbitration	0.0000000000	0.0	0.0	0.0	3.16992500144	False
parallel arbitration distributed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbitration distributed arbitration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbitration and arbitration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbitration by collision	0.0000000000	0.0	0.0	0.0	3.16992500144	False
detection so which-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh different mechanisms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scenario showing huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
approach called daisy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chain for huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resolving the huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh accessed issued	0.0000000000	0.0	0.0	0.0	1.58496250072	False
access the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
showing the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus completely bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines and address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the discipline	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discipline of transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control of bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
master we assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a block	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
bus arbiter huh	0.0000000000	1	0.0	0.0	3.16992500144	False
devices are arranged	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arranged in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh decreasing order	0.0000000000	0.0	0.0	0.0	1.58496250072	False
order of priority	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority highest priority	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority is sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lowest priority sits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority sits farthest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh bus request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus request signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signals and bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus release signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device can send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus huh device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus any longer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus grant signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbiter is chained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chain so grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
highest priority device	0.0000000000	0.0	0.0	0.0	3.16992500144	False
device say device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two in response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbiter will send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send a grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device one doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal to pass	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device two device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh grant signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocked if the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- are multiple	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
multiple devices requesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbiter will block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh down stream	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priorities are managed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of events	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raising this line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line bus request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus request line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convention but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sake of explanation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming that huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh the request	0.0000000000	0.0	0.0	0.0	3.16992500144	False
device is requesting	0.0000000000	0.0	0.0	0.0	3.16992500144	False
requesting in response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
free the huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbiter will activate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activate the grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower the request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activate release signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assuming that release	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbiter huh sees	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sees that bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower the grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower its release	0.0000000000	0.0	0.0	0.0	1.58496250072	False
acquiring the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and releasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
releasing the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus now lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen if the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requesting the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus was free	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus arbiter notices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus now huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine that imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
release and request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request are wired	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device may send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send its individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices are requesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus arbiter doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t worry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply huh activates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activates the grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grant line indicating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
naturally the device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chain will wait	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus huh wh-	0.0000000000	0.0	0.0	5.99989755568	7.92481250361	False
priority device completes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
completes the cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
but- but huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh this line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line will stay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high because huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lower priority device	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bus huh grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lowered down release	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lowered down huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give the grant	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh eventually huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh if multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices had requested	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one device	0.0000000000	0.0	0.0	0.0	3.16992500144	False
device gets served	0.0000000000	0.0	0.0	0.0	1.58496250072	False
served then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen if huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher priority device	0.0000000000	0.0	0.0	0.0	3.16992500144	False
device comes huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find that grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation because huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high priority device	0.0000000000	0.0	0.0	4.99989755568	7.92481250361	False
device will hijack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh while low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low priority device	0.3337893297	0.0	0.0	3.99991804454	6.33985000288	False
avoid that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
we- we follow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
follow a rule	0.0000000000	0.0	0.0	0.0	3.16992500144	False
rule that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal is sufficient	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sufficient to ensure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority device coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device coming in-between	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in-between when bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority device huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find grant signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned raising edge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal is significant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level th- the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh release signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request signal huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
usage of bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a device	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
removed its request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
persisting you wont	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wont know huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change so you-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
arrangement is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh very simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple and inexpensive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request and release	0.0000000000	0.0	0.0	0.0	1.58496250072	False
release and activates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chain is long	0.0000000000	0.0	0.0	0.0	3.16992500144	False
propagation huh the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
signal as changed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back to previous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
previous diagram huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh high priority	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh a low	0.0000000000	0.0	0.0	0.0	3.16992500144	False
suppose huh device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh two releases	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two releases grant	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh meanwhile request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh getting passed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high priority devices	0.0000000000	0.0	0.0	0.0	3.16992500144	False
devices at low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disallowed to reacquire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sees the request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line go low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line will continue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line as serve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line goes low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh no device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requesting that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requested some point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is served	0.0000000000	0.0	0.0	0.0	1.58496250072	False
served so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned about arbitration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh many devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate request line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device and separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate grant line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line for device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
grant line request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line request line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two grant line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two request line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logic is contained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbiter arbiter huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is supposed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
request and issue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue them grants	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individually so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh then the-	0.5010266940	0.0	0.0	17.9997336448	20.6045125094	False
fair manner huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner huh assign	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assign the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus or give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices huh turn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn by turn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn alright huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the priority	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lowest priority but-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority but- but-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
but- huh th-	0.0000000000	0.0	0.0	17.9997336448	20.6045125094	False
th- the position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the priority	0.0000000000	0.0	0.0	0.0	3.16992500144	False
arbitrarily define priorities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resolution of multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
arbiter so arbiter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complex then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distribute this task	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task of arbitration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh democratic kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of negotiate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh collectively decide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus so you-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices can send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send their request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put their identity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh specific lines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines so ea-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the identities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device two sees	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sees that device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requesting and device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requesting and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the priorities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices are understood	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner all devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus what request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detection so th-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh shared medium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices are connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice each device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device simply sees	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initiate your transaction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple huh devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh devices happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check if huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh did collide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collision takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collide that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indication of collision	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to ensure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh both devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices which collided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh five microseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lost in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collision so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from huh	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
devices and priorities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priorities are fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind i mentioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioned earlier huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh then starvation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starvation could occur	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh re- request	0.0000000000	0.0	0.0	0.0	1.58496250072	False
request actually huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh get held	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modifying the priorities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dynamically the priorities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priorities could rotate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device which lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus huh kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
queue and stand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one scenario	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically a proprietary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
proprietary bus connects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus connects processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connects processor memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
backplane huh bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indirectly and processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
indirectly all connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh disk drives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh maybe huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh printers scanners	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ty- typically huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses are standard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard processor memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
proprietary backplane buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh standard huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
highest at processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory bus level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level and lowest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus level huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses will tend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh would tend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asynchronous but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lines backplane buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generally synchronous huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh oversimplified situation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
real system huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system huh thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typical huh pentium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four huh type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two huh controllers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
motherboard is built	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh which interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
motherboard so the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two complex chips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory control hub	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
graphics memory control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hub so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
side it connects	0.0000000000	0.0	0.0	0.0	3.16992500144	False
connects to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply a video	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this connects	0.0000000000	0.0	0.0	0.0	3.16992500144	False
peripherals including huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus and the-	0.0000000000	0.0	0.0	9.99989755568	7.92481250361	False
variety of devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lan ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagram so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases of frequencies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the hub	0.0000000000	0.0	0.0	0.0	1.58496250072	False
front side bus	0.0000000000	1	0.0	5.99993853341	4.75488750216	False
designed to connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run at huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh three thirty-three	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four hundred megahertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-three megahertz huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically disk drive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive huh interfaces	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh interfaces huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of serial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of adapters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connecting multiple buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses ok huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh device high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device high speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high speed devices	0.0000000000	0.0	0.0	0.0	3.16992500144	False
devices like graphic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
display are connecting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly to memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh are connecting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connecting are coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh display devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh the transfer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
demand the bandwidth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
highest throughput requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we talked	0.0000000000	0.0	0.0	0.0	3.16992500144	False
didn t show	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh two buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh backside bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
backside bus front	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus front side	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connects the main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory ok huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bus which connects	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bus right huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a- and-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
motherboard its huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- are numerous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh real system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- are huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lots of variations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mentioning the term	0.0000000000	0.0	0.0	0.0	1.58496250072	False
term standard bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standards are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manufacturers could talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case if the-	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
standard buses huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
expect entire system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compatibility is ensured	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define a standard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one company	0.0000000000	0.0	0.0	0.0	1.58496250072	False
company can build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build different huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripherals so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parties to build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build different things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
good at huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technology develops huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
develops huh the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- these huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh speeds change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh various requirements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requirements huh change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two contradictory requirements	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contradictory requirements huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things to improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined a bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make one device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compatible- two hundred	0.0000000000	0.0	0.0	0.0	3.16992500144	False
megahertz you make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make it compatible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of agreed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
agreed and frozen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make my devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megahertz so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh by standardizing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of freezing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
freezing and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arresting the growth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
an- an- commercial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
an- commercial pressure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
revising and refining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refining your standards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a continuous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continuous process huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh so you-	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh formal mechanisms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanisms of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defining these standards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh either groups	0.0000000000	0.0	0.0	0.0	1.58496250072	False
groups of industries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collectively defining standards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the standard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
acceptable to larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger huh community	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a proprietary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface or proprietary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
proprietary huh mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
popular gets adapted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard so other-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
other- see benefit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
benefit in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a popular	0.0000000000	0.0	0.0	0.0	1.58496250072	False
person is doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses are concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level at physical	0.0000000000	0.0	0.0	0.0	3.16992500144	False
level at electrical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shape size dimension	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connectors ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the voltage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
voltage and current	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels the impedances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
define the meaning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events take place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
place so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
logical level huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
examples of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh various kinds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kinds of buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
domain huh in-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- in early	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transformed industry standard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
industry standard architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standard architecture huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
felt that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
link and peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
link so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for video	0.0000000000	0.0	0.0	0.0	1.58496250072	False
video electronics standards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
electronics standards association	0.0000000000	0.0	0.0	0.0	1.58496250072	False
association a local	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus was defined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripheral component interconnect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component interconnect bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
backplane bus huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stands for accelerated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accelerated graphics port	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphics port huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices get connected	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier eight bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-two bit bus	0.0000000000	0.0	0.0	0.0	3.16992500144	False
point three megahertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megahertz later versions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty-six to double	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one megabyte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
meant to represent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
represent two- power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two- power twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh lets spend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets spend huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a couple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of minutes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
invariably there in-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thirty-three megahertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-three megahertz synchronous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megahertz synchronous bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
synchronous bus width	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh peak transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peak transfer rate	0.0000000000	0.0	0.0	0.0	3.16992500144	False
rate that means	0.0000000000	0.0	0.0	0.0	3.16992500144	False
continuously transferring data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays and- idle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address which flows	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address four gigabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gigabytes of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of voltage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point three volt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lead to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wide sixty-six megahertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
roughly four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor get doubled	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version also huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of huh	0.5010266940	0.0	0.0	7.99991804454	6.33985000288	False
huh one thirty-three	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megahertz so bandwidth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two sixty-six version	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two sixty-six megahertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megahertz and bandwidth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variations like mini	0.0000000000	0.0	0.0	0.0	1.58496250072	False
details of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh what signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
serial version serial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version serial buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically huh cheaper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cables are cheaper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cheaper the connectors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connectors are cheaper	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost is lower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ob- obviously huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total data rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate gets reduced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
port ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connect huh external	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh external modems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
external modems huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modems huh parallel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh parallel port	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically connect printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
extended parallel port	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh flash memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
flash memory device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices like cameras	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh other high	0.0000000000	0.0	0.0	0.0	1.58496250072	False
high performance serial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance serial de-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
serial de- serial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
de- serial ports	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ports like fire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fire wire fiber	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wire fiber channel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate huh starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting from huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a fraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction of megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four hundred megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk disk drives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk drives huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small computer system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer system interface	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system interface huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
standards have evolved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ultra wide fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improve so starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto one sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh steps in-between	0.0000000000	0.0	0.0	0.0	1.58496250072	False
close at point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
today is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variation of block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block size huh	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
huh would huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh per- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh would change	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantitatively we huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
methods of arbitration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arbitration of bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus when the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the requirement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lead to starvation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fairness we huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organization of buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
we- we huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh briefly looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
series of buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh time progresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
progresses the buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refined and redefined	0.0000000000	0.0	0.0	0.0	1.58496250072	False
redefined the standards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
changing to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh keep pace	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continuing our discussion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses which interconnect	0.0000000000	0.0	0.0	0.0	3.16992500144	False
entire activity appears	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices are addressed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addressed and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh one crucial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation is checking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
checking the status	0.0000000000	0.0	0.0	0.0	3.16992500144	False
status or identifying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
events are occurring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurring and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices to talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk from software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally how memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory directly interacts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a high	0.0000000000	0.0	0.0	0.0	3.16992500144	False
activity in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
statements like printf	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printf and scanf	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh your view	0.0000000000	0.0	0.0	0.0	1.58496250072	False
levels of abstraction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
abstraction so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machine language level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language level the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- are lots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worry about huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the formatting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
formatting of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data so huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data as huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh high level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language program sees	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrays and structures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structures and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these structures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structures could consist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh various types	0.0000000000	0.0	0.0	0.0	1.58496250072	False
primitive elements integers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
elements integers floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
integers floating point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point strings	0.0000000000	0.0	0.0	0.0	1.58496250072	False
converted into raw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data huh th-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
th- that formatting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done the values	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices can understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh display device	0.0000000000	0.0	0.0	0.0	3.16992500144	False
display device understands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device understands things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things in terms	0.0000000000	0.0	0.0	0.0	3.16992500144	False
matrix or pixels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a- character	0.0000000000	0.0	0.0	0.0	1.58496250072	False
character level device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of ascii	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device is sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form which programmer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
versa then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory what kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data through huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these paths	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh timing characteristics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track it takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh taken care	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
role of system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
format conversions examples	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conversions examples huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
lots of library	0.0000000000	0.0	0.0	0.0	1.58496250072	False
library function library	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function library routines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of converting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations into low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low level operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation so things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things like format	0.0000000000	0.0	0.0	0.0	1.58496250072	False
level then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tracks and sectors	0.0000000000	0.0	0.0	0.0	3.16992500144	False
drive these details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh specific peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specific peripheral devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
family of peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices and understand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand th- details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require to work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with interrupts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices or the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- their timings	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handled through interrupts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupts or exceptions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceptions and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handled by exception	0.0000000000	0.0	0.0	0.0	1.58496250072	False
routine or interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt handling routine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kernel so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt system huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of interrupts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh given processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handled by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a portion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question of multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processes huh sharing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sharing different peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh several programs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
programs or processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share a disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk or share	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share a printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer or display	0.0000000000	0.0	0.0	0.0	1.58496250072	False
display on display	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple windows coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming up due	0.0000000000	0.0	0.0	0.0	1.58496250072	False
due to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multiple tasks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tasks so th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the sharing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the role	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices like base	0.0000000000	0.0	0.0	0.0	1.58496250072	False
base or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hard disk drives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drives pro- properties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pro- properties drives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information is organized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of files	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view of files	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program but the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- these files	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh physical devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mapping is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
file system part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh operating system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh take lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh could vary	0.0000000000	0.0	0.0	0.0	1.58496250072	False
depending upon nature	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device the kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh th- th-	0.4175579704	0.0	0.0	69.99909849	69.7383500317	False
th- th- the-	0.4175579704	0.0	0.0	9.99987706681	9.50977500433	False
the- the demand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keyboard or mouse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh are producing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operator can enter	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keyboard is limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the demand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
character one byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
groups of bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mou- mouse huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mouse huh th-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
th- the mouse	0.0000000000	0.0	0.0	0.0	3.16992500144	False
basically is tracking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the position	0.0000000000	0.0	0.0	0.0	1.58496250072	False
move the mouse	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh essentially huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
minus x direction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- the movement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh is huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh slow huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slow huh imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine that processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is working	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh several gigahertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pretty small huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh so th-	0.0000000000	0.0	0.0	28.9996312004	28.529325013	False
handling small volume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripheral huh the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending a byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
network or sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending ten bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes on network	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh big blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks or packets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
packets so the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh network operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory ok you-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
position of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- the- network	0.0000000000	0.0	0.0	0.0	3.16992500144	False
the- network standards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
network standards talk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talk of ten	0.0000000000	0.0	0.0	0.0	3.16992500144	False
going- to ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tens or hundreds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn our attention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attention to graphic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphic display huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh in graphic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
human eye sees	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refresh it huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh several times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh twenty-five huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty-five huh times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maintain an image	0.0000000000	0.0	0.0	0.0	1.58496250072	False
image of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
screen in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
screen you- you-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
you- you modify	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify certain area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some activity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activity which takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes huh matrix	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matrix of pixels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pixels as stored	0.0000000000	0.0	0.0	0.0	1.58496250072	False
refresh certain number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
screen so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modern systems work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
systems work huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in earlier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sep- separately huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
port so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence of characters	0.0000000000	0.0	0.0	0.0	3.16992500144	False
characters or sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some intelligence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device would huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
characters and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modify the display	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh there huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the chan-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chan- the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encode the changed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information and send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh serial port	0.0000000000	0.0	0.0	0.0	3.16992500144	False
serial port huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh all workstations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk drive typical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive typical operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
head read write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read write head	0.0000000000	0.0	0.0	0.0	3.16992500144	False
involve huh bulk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bulk of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data transfer huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferred the quantum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantum of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handled and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
mechanism of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
automatically being picked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferred whereas huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in network	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mouse or keyboard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keys get huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information gets transferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferred or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- in network	0.0000000000	0.0	0.0	0.0	1.58496250072	False
change that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh pixel matrix	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer from pixel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pixel matrix huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continuous activity huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address huh the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- are large	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address them huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speaking the controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers or view	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view them ports	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call them ports	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh give commands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
peripheral device huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load some huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
treated as command	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expected to work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involve some parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
command to seek	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seek the disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number and sect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read the status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh certain register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designated as status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh that register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check specific bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits to find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things have occurred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh if key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keyboard or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read or written	0.0000000000	0.0	0.0	0.0	1.58496250072	False
written so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each de-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
device each device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these registers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a program	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
write a register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two ways addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory space memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space memory address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
leave some area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space you leaving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
utilized for memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last one thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses are reserved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reserved for register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reducing the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh very critical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
critical and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tha- that area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate address space	0.0000000000	0.0	0.0	0.0	3.16992500144	False
mentioned in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space is reserved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions for reading	0.0000000000	0.0	0.0	0.0	1.58496250072	False
writing the register	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is designed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed to ignore	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the addresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction is good	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doesn t respond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
assigned will respond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing a store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store instruction huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction huh depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address falls address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
falls address falls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
falls in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh address space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space for input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large as huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten to fifteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
large address space	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device the distinction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first case huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case huh depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determine whether address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address is meant	0.0000000000	0.0	0.0	0.0	3.16992500144	False
address could fall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional to distinguish	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distinguish whether address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory so the-	0.0000000000	0.0	0.0	3.99991804454	6.33985000288	False
additional control lines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions to work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional instruction similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar to load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh different op-codes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh transferring data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh before huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring data huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device is ready	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ready for transferring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of keyboard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
keyboard huh the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determine if key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check whether huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
periodically and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out this approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sampling and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read a status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
status register check	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check particular bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit and figure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh processor doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
and- whenever huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device to invoke	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send an exception	0.0000000000	0.0	0.0	0.0	3.16992500144	False
exception or interrupt	0.0000000000	0.0	0.0	0.0	3.16992500144	False
device will intimates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
intimates its readiness	0.0000000000	0.0	0.0	0.0	1.58496250072	False
readiness by raising	0.0000000000	0.0	0.0	0.0	1.58496250072	False
raising an exception	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exception in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically means huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is activated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activated and an-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
an- processor huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer its control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control to exception	0.0000000000	0.0	0.0	0.0	3.16992500144	False
signal gets activated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activated so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general a processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multiple interrupt-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple interrupt- signal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt- signal coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh time huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
visualize the polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- some status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
status is changing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
polled here spent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reading the status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
status and figuring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out if huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back here find	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find that status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
status is ready	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out the process-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put some numerical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
value see huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose it consumes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consumes four hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four hundred cycles	0.5010266940	0.0	0.0	7.99991804454	6.33985000288	False
types of devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speeds so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
an- this figure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mind how fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mouse second case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive which transfers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
transfers the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty kilo bytes	0.0000000000	0.0	0.0	0.0	3.16992500144	False
data of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases huh the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh vast variation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
terms of speed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
speed and you-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
you- your polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster and faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faster accordingly huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tied up huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles so thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consumed in polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred million cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executing other computation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide this huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ratio huh convert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
settling out mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing huh polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
polling of mouse	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive huh th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of sampling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sampling or rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
polling is higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data huh we-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate ok sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring is fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh into tens	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divid- may lead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh are dedicated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comfortable as huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percentages would add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activities finally huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fast even faster	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device four megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided by sixteen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer four words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer we spend	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend four hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred cycles divides	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure of twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty percent wh-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend twenty percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh just polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt driven input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driven input output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device to inform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inform the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
readiness so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor will huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh probably instruct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruct the device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send an interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt or send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attention so processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device by transferring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exception handling routine	0.0000000000	0.0	0.0	0.0	3.16992500144	False
routine and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh exception handling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
needful so th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exceptions here coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from external	0.0000000000	0.0	0.0	0.0	1.58496250072	False
word of input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
output the mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction or page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asynchronous with respect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction whereas huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh internal exceptions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh therefore huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exception from external	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these exceptions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparatively lower priority	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compared to internal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
external exceptions huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed so devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
priority slow- devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar to internal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt or non	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non vector interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vector interrupt vector	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt vector interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vector interrupt means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the control	0.0000000000	0.0	0.0	0.0	3.16992500144	False
directly gets transferred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non vector case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set the calls	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calls of exception	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register but transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
location and then-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run some code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
register and branch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh similar scenario	0.0000000000	0.0	0.0	0.0	1.58496250072	False
quantify the overheads	0.0000000000	0.0	0.0	0.0	3.16992500144	False
overheads of interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt driven transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred megahertz huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead per interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred cycles huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work in case	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case of hard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive now huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh if disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active then things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bad as polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continuous interrupt infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt the overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead is larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh but th-	0.0000000000	0.0	0.0	8.99987706681	9.50977500433	False
device or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active so suppose	0.0000000000	0.0	0.0	0.0	3.16992500144	False
suppose its active	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire huh duration	0.0000000000	0.0	0.0	0.0	1.58496250072	False
duration of program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
busy then data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device would inform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen and the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
polling based approach	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continuously keep polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the overhead	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
continuously busy huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
expression four megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring sixteen bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles per interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt and divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we- assuming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
busy or active	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active five percent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two five percent	0.0000000000	0.0	0.0	0.0	3.16992500144	False
score now huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh at times	0.0000000000	0.0	0.0	0.0	3.16992500144	False
percent huh overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices huh hard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overheads are added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
added then lot	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor in transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device to deposit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
role in direct	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the trans-	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
trans- or setup	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh from track	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh tra- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh that initialization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
initialization is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
words or bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and processor	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
done and th-	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
huh check huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
found a bad	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurred then status	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entrusted to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh special controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh specify memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory addresses amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh word amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferred the direction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
direction of transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device but multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple peripheral devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh are required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh four channel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four high speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices to transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data comes huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updating the memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets huh le-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
processor huh running	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred megahertz suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megahertz suppose huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose huh initiation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires thousand cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
setup and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor gets involved	0.0000000000	0.0	0.0	0.0	3.16992500144	False
involved when huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spending thousand cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred cycle lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle lets imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the chunk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chunk of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor will achieve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
situation when hard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind we discussed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed in previous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer four megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh four megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
requires eight kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two will give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end and- divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clock frequency huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh will give	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work the work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor the ratio	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tens power minus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure alright as-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer- to interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chose a suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism for transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher and higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
higher performance huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller means huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means huh additional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh additional cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost similarly interrupt	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupt also requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires certain mechanism	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one step	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh be asked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read a block	0.0000000000	0.0	0.0	0.0	3.16992500144	False
number one send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send a block	0.0000000000	0.0	0.0	0.0	3.16992500144	False
sequence of operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh block size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defined and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sequence so fo-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each appears	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- these instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a dedicated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
activity and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor will sequence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
communication between memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
work when memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hierarchy is present	0.0000000000	0.0	0.0	0.0	1.58496250072	False
present so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caused by presence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
presence of virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work with physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller that transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address huh an-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
working in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
addresses so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
created an array	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address now huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page huh contiguous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
map to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh two pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done once huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ways to handle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh you restrict	0.0000000000	0.0	0.0	0.0	1.58496250072	False
suppose a page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer eight kilo	0.0000000000	0.0	0.0	0.0	3.16992500144	False
you- your data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in contiguous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
area in virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limit your data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer larger piece	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- the overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead of multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh what problems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bring in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially a problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem of consistency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking to cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read from main	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory so th-	0.0000000000	0.0	0.0	7.99975413363	19.0195500087	False
problem of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
information as compared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happening the information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices getting put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of date	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache what processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reverse happening huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
block and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
control will pick	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pick up information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write back cache	0.0000000000	0.0	0.0	0.0	3.16992500144	False
updating main memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh in write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall huh data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory gets updated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
updates into cache	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks and bu-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh corresponding block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similar problem occurs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cases also huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
share same memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine two processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common shared memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data which huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
communicate to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two through shared	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shared memory huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory huh th-	0.0000000000	0.0	0.0	7.99987706681	9.50977500433	False
inconsistent so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first problem virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem virtual memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limiting your data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fo- for huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasing the overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead so suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
virtual memory problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supply appropriate physical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead has occurred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurred four times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
protocols are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh additional actions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
actions which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh cache controllers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
copies of data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
exist in multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caches and memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
problem of coherence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coherence so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these protocols	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coherence is maintained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maintained for at-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of sync	0.0000000000	0.0	0.0	0.0	3.16992500144	False
occurs so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
means additional overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional overhead work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point and summarize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
role of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh system software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required a system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handle huh device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh device specific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device specific details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
care of sharing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sharing of device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device by multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple processor huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices are viewed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
viewed as set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space or defining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
defining huh separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh separate address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mechanism of checking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device status huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
status huh polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
polling and interrupts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupts huh polling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
polling as higher	0.0000000000	0.0	0.0	0.0	1.58496250072	False
overhead particularly huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
undesirable for fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices and interrupts	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interrupts also huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh not acceptable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh direct communication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essential for fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fast devices huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh like network	0.0000000000	0.0	0.0	0.0	1.58496250072	False
network controller disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller disk drive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing JJ systems	0.0000000000	0.0	0.0	0.0	0.0	False
previous two lectures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about peripherals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interconnect them huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system design issues	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the discussion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form of examples	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh certain performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing the system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance in mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier the performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance could focus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput aspects or-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieving certain response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurs outside huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
respond and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the response	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data which moves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moves from external	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system it processed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays get added	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data gets generated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
crosses through controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses and adapters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adapters and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh somewhat similar	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput issue huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipeline and th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the slowest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparatively huh easier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh easier huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
state with data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand the capability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data can flow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh but latency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and counters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pieces of information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information which flow	0.0000000000	0.0	0.0	0.0	3.16992500144	False
flow through huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh various components	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simulate the entire	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accurate manner huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh what kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of latenc-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh li- li-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
give as idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
idea of throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first example huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
application where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh huge amount	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read out read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disks so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh s- lots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and lots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
maximize our throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity of processor	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh certain number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of adapters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supporting multiple disks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disks and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send the blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks which huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh gets read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
amount of processing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processing involved huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view to organize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction execution rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred million instruction	0.0000000000	0.0	0.0	0.0	3.16992500144	False
quantifies the capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor to perform	0.0000000000	0.0	0.0	0.0	1.58496250072	False
perform certain tasks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tasks the bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is capable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling a throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput of hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sources is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
arrive at huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh bus throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus throughput limit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- the size	0.5012840267	0.0	0.0	2.99989755568	7.92481250361	False
suppose that analysis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analysis was carried	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure of hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred megabytes performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity of twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buses are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller is capable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
upto seven disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drive huh requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh requires ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires ten milliseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
milliseconds to access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency plus controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data gets huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
read out data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation involves sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves sixty-four kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track but eve-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
milliseconds of delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh have incurred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incurred the ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten milliseconds delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay then huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh sixty-four kilo	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh five megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is busy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seeking or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh its rotating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh other disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transferring the data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seeking and transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk could overlap	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kilo bytes transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes transfer requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer requires huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred thousand instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions are executed	0.0000000000	0.0	0.0	0.0	3.16992500144	False
program and fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty thousand instructions	0.0000000000	0.0	0.0	0.0	3.16992500144	False
executed by operating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer takes place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the processor	0.0000000000	0.0	0.0	4.99987706681	9.50977500433	False
initially setup huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the process	0.0000000000	0.0	0.0	8.99987706681	9.50977500433	False
showing so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control is lumped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller to read	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supplies the address	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory where things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction get executed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thousand instructions huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh all put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put together beginning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beginning and end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end and th-	0.0000000000	0.0	0.0	2.99991804454	6.33985000288	False
data huh is-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh is- processed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh it requires	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires huh hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred k instructions	0.3577974925	0.0	0.0	9.99991804454	6.33985000288	False
maximum input output	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input output rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system can sustain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor one single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single processor memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flexibilities in terms	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system and depending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of disk	0.0000000000	0.0	0.0	7.99991804454	6.33985000288	False
require certain number	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
problem involves first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves first finding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations as defined	0.0000000000	0.0	0.0	0.0	3.16992500144	False
controllers are required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to solve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solve this fo-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh first lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first lets analyze	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limits of individual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
individual huh component	0.0000000000	0.0	0.0	0.0	1.58496250072	False
component and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred plus fifty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty thousand instruction	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
huh this execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred million instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is concerned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concerned is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred million divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor if rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system was capable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
matching this rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is ready	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two thousand operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
object is processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bandwidth of hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer of sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figure out huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out huh hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred million bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty-four k bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
figures two thousand	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
neck so processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dictate the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh out first	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out first answer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
achieve this huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seek plus rotational	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate and sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bytes of block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size the transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kilo bytes divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point eight milliseconds	0.1802992672	0.0	0.0	17.9998156002	14.2646625065	False
milliseconds ok so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation basically disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend ten milliseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
busy for huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten milliseconds latency	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency plus twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
asked to seek	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seek and transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transfer the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks is reciprocal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
milliseconds or forty-three	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- the throughput	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
huh the throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sustaining is sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh although transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point eight megabytes	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
demand each disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is placing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus will con-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disks and send	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to begin	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of disks	0.0000000000	0.0	0.0	0.0	3.16992500144	False
drive is forty-three	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require to saturate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifteen sixty-two divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided by forty-three	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distribute this thirty-six	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disks to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of controllers	0.0000000000	0.0	0.0	0.0	3.16992500144	False
controllers you require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh addressing capability	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of controller	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
number of drives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
controller is assigned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drives are grouped	0.0000000000	0.0	0.0	0.0	1.58496250072	False
groups and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each controller	0.0000000000	0.0	0.0	0.0	1.58496250072	False
times two point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limit of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exercise where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameter- were number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disks and number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analyze and de-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
question so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation very simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complicate- formula you-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things are put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understand the operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things are happening	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happening huh rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh rest huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh design problem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design problem huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design a multi-function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multi-function unit huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
photocopy and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send and receive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low cost scanner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanner a low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low cost printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost printer huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem and connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh suitable memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put these peripheral	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scan a document	0.0000000000	0.0	0.0	0.0	1.58496250072	False
document and fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax and print	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scan and print	0.0000000000	0.0	0.0	0.0	3.16992500144	False
modem plus printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
function as fax	0.0000000000	0.0	0.0	0.0	3.16992500144	False
fax receiver scanner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanner plus modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sender and scanner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanner plus printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
calculation that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation may require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of copies	0.0000000000	0.0	0.0	0.0	3.16992500144	False
print a couple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of copies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
copies you print	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scan is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of scenario	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
heavy huh fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh fax load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh continuously fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax are coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the telephone	0.0000000000	0.0	0.0	0.0	3.16992500144	False
continuously kept busy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
busy so ha-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ha- huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say half	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incoming and outgoing	0.0000000000	0.0	0.0	0.0	3.16992500144	False
faxes are balanced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
balanced that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
al- almost equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax is coming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming and equal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each fax	0.0000000000	0.0	0.0	0.0	3.16992500144	False
nt want to-	0.0000000000	0.0	0.0	0.0	0.0	False
worry about complication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complication of sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending multiple pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four size pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size pages huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pages huh so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- both printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer and scanner	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh after satisfying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
satisfying the fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax load huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity of scanner	0.0000000000	0.0	0.0	0.0	3.16992500144	False
scanner and printer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
utilized for photocopying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
eventually the throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sustained and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate of photocopying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this sim-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make it low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low cost huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost huh setup	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus so the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus adapter sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sitting here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a scanner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanner printer modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem which hooks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specification so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of dedicated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dedicated system huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing this huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh fax machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- whatever program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh non-volatile memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
required we wont	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit of money	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh am ignoring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignoring the details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of port	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ignore that last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last point detail	0.0000000000	0.0	0.0	0.0	1.58496250072	False
detail and assume	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single bus huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sort of fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
choices we make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low or medium	0.0000000000	0.0	0.0	0.0	1.58496250072	False
medium resolution print-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
resolution print- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
print- huh machines	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines three hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred or twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page size fixed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size fixed page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed page size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modes one mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode is when-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh simply work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simply work huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh with black	0.0000000000	0.0	0.0	0.0	1.58496250072	False
black and white	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
gray levels huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
black or white	0.0000000000	0.0	0.0	0.0	1.58496250072	False
white ok and-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two fifty-six gray	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty-six gray level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
will- use mode	0.0000000000	0.0	0.0	0.0	3.16992500144	False
for- photocopy purpose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mode two huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two huh lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pages per minute	0.0000000000	0.0	0.0	0.0	3.16992500144	False
minute and printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem available huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem we lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets take huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thirty-three kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-three kilo bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten percent overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits as part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem and lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ten percent extra	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent extra data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk available huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency of ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
milliseconds and transfer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low cost processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cost processor huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two options hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
options hundred megahertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly accesses memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accesses memory huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the fax	0.0000000000	0.0	0.0	0.0	3.16992500144	False
requires certain encoding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encoding actually compresses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compresses the size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly the fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decoded and put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is mentioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compression or decompression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decompression of factor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor of ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process of encoding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encoding or decoding	0.2781736305	0.0	0.0	9.99989755568	7.92481250361	False
decoding involves hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves hundred instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions per byte	0.0000000000	0.0	0.0	0.0	3.16992500144	False
byte of raw	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanned the image	0.0000000000	0.0	0.0	0.0	1.58496250072	False
image is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh ten kilo	0.0000000000	0.0	0.0	0.0	3.16992500144	False
require hundred instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executed performance byte	0.0000000000	0.0	0.0	0.0	1.58496250072	False
algorithm of encoding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending a fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax would involve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanning and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make additional access	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two sizes sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sizes sixty-four megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two speeds huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speeds huh forty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh forty million	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty million words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty million words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
proceed and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of rates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
made for processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets first huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh what information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
information each page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page carries huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size of eleven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number of pixels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pixels as eleven	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gray scale mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bits per pixel	0.0000000000	0.0	0.0	0.0	3.16992500144	False
pixel so mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit per pixel	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pixel and mode	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two mega pixels	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megabytes or point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megabytes ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
converted to bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the compression	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compression in fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax and coding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coding was ten	0.0000000000	0.0	0.0	0.0	1.58496250072	False
send or receive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
receive a page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax line huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line huh will-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory and disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk size lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh sixty-four megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megabytes of memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put one twenty-eight	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megabytes will accommodate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
easily the program	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer several pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
waiting for printing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megabytes so sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cushion for accommodating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accommodating a couple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of scan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accommodated in memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh nonvolatile memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh volatile memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
volatile memory huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory huh augmented	0.0000000000	0.0	0.0	0.0	1.58496250072	False
augmented with flash	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory because flash	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is slower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
directly from flash	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put a huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh fax process	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process so modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed is thirty-three	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thirty-three kilo bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two five kilo	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the compressed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page or encoded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page is point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ninety-nine kilo bytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
percent of overhead	0.0000000000	0.0	0.0	0.0	1.58496250072	False
find out transmission	0.0000000000	0.0	0.0	0.0	1.58496250072	False
transmission or re-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
right so ninety-nine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point four seconds	0.0000000000	0.0	0.0	0.0	3.16992500144	False
page huh takes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
received plus huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line huh th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
establish a call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
call and modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem will respond	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connection or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dialed and connection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
established so lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fo- for establishing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
establishing a call	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty is total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem and line	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line are busy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate the rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh handling faxes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling faxes huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faxes huh incoming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
convenient figure in-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- per minute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh one point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two per minute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- th- setup	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- setup huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things actually limited	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate which modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem can sustain	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sustain and rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn out attention	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attention to scanner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer so scanning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
or- in terms	0.0000000000	0.0	0.0	5.99989755568	7.92481250361	False
terms of pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the outgoing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
outgoing fax rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax rate huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate huh point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two we divide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide into point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incoming and point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the scanner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
match the outgoing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the capacity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity of point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continuously scan pages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanned and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
faxed out rest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
photocopying purpose huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hand printing rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incoming fax rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate is point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
photocopying is point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two two pages	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
spare capacity and-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity and- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
and- huh photocopy	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh photocopy operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
recall i mentioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average three copies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
copies so printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slightly higher load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically huh printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer would dictate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
dictate the photocopying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
average so point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanned and point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanner and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sustain the throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh so wh-	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
receiving a fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from modem	0.0000000000	0.0	0.0	0.0	1.58496250072	False
similarly for outgoing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus similarly huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh from memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory to printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer or scanner	0.0000000000	0.0	0.0	0.0	3.16992500144	False
scanner to memory	0.0000000000	0.0	0.0	0.0	3.16992500144	False
memory will happen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
happen at huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh each page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page per page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megabytes per page	0.3337893297	0.0	0.0	7.99991804454	6.33985000288	False
printer scanner traffic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data rate huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation is point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two two faxes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiply by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two four megabytes	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation for photocopy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
photocopy operation huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
traffic between memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to printer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh that sends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data so- sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus so sum	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two huh point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
is- one point	0.4184530955	0.0	0.0	5.99977462249	17.4345875079	False
-cept that solution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute per fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax message huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
message huh is-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh i mentioned	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- are hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
page huh data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decoding a page	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax out involves	0.0000000000	0.0	0.0	0.0	1.58496250072	False
involves two operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation so ei-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ei- either huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modem or writing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh either scanning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scanning or printing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executed is huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh either sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending or receiving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two million instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh per fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
incoming or outgoing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
executed per photocopy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing one scan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing three prints	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions so total	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total instructions throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions throughput required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scan rate huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small so small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small factor huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
makes minor difference	0.0000000000	0.0	0.0	0.0	1.58496250072	False
total huh instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh instruction rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction rate required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked of hundred	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically hundred megahertz	0.0000000000	0.0	0.0	0.0	1.58496250072	False
deliver twenty-five mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh very comfortable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comfortable to handle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hundred megahertz processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
megahertz process- infact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fifty megahertz version	0.0000000000	0.0	0.0	0.0	1.58496250072	False
version available huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory bandwidth huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh now we-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capacity but suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tra- that suppose	0.0000000000	0.0	0.0	0.0	1.58496250072	False
run at full	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stroll for lack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
work or lack	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lack of work	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh twenty-five mips	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mips would require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
require twenty-five million	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty-five million instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
million instruction words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
store we noticed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
earlier was thirty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load store type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
traffic which processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor will generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory ok twenty-five	0.0000000000	0.0	0.0	0.0	1.58496250072	False
twenty-five million words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point five words	0.0000000000	0.0	0.0	0.0	1.58496250072	False
traffic and data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data traffic load	0.0000000000	0.0	0.0	0.0	1.58496250072	False
traffic load store	0.0000000000	0.0	0.0	0.0	1.58496250072	False
load store traffic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh very small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small one point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mem- huh memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh memory bandwidth	0.0000000000	0.0	0.0	0.0	1.58496250072	False
handling this twenty-five	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forty and sixty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty t- possibilities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh throughput rate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate for fax	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fax and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh photocopy operation	0.0000000000	0.0	0.0	0.0	3.16992500144	False
processors and slower	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh i hope	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hope these huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fixed huh rule	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rule or procedure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
procedure to solve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solve such problems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh no accumulations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accumulations of data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh getting st-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
st- for huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh all traffic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
traffic all data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
traffic or instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
traffic is flowing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh multiple buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiple buses converging	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add the traffic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out of huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh multiple de-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
multiple de- devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh we- we-	0.4122008447	0.0	0.0	24.9996312004	28.529325013	False
takes to print	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issue or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
press a scan	0.0000000000	0.0	0.0	0.0	1.58496250072	False
complicated and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
add the delays	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delays because huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these operations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
you- huh receiving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
receiving and sending	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending faxes photocopying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
photocopying is taking	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interleaved and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh th- the-	0.4685189808	0.0	0.0	45.9994058229	45.9639125209	False
huh bandwidth calculation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two huh wh-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh wh- when-	0.5012840267	0.0	0.0	7.99989755568	7.92481250361	False
bus be free	0.0000000000	0.0	0.0	0.0	1.58496250072	False
printer be free	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh that analysis	0.0000000000	0.0	0.0	0.0	1.58496250072	False
analysis may require	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scenario and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
then- then study	0.0000000000	0.0	0.0	0.0	1.58496250072	False
latency is involved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moment any questions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
realistic and it-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simultaneous but lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
one- one disk	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh started transferring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh get put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say they-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
taking huh twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh twelve point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk is active	0.0000000000	0.0	0.0	0.0	1.58496250072	False
active for twelve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus is twenty	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interleaving of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sources and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sixty-four kilo bits	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data over huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- basically huh	0.5023160062	0.0	0.0	17.9998156002	14.2646625065	False
interleaved- leaving huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
buffer this sixty-four	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk controller end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scsi controller end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
end and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- then put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus right let-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say spent-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh lets imagine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
imagine this data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occupying a scsi	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shorter period huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fraction of milliseconds	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus now in-between	0.0000000000	0.0	0.0	0.0	1.58496250072	False
contiguously but the-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
line three point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
milliseconds it spends	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spends on th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- scsi bus	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spend three point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically these streams	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bus so suitable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lecture on computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
conclude huh series	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lectures so today	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stand so lets-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first lecture huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
learn how computer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
analyze the- performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build the computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh improve performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
modern processors issues	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issues like caches	0.0000000000	0.0	0.0	0.0	1.58496250072	False
caches or memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory hierarchy pipelining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
covered various topics	0.0000000000	0.0	0.0	0.0	1.58496250072	False
topics we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed some code	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out to build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out those instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
constructed a complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execute these instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
concept of pipelining	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pipelining to improve	0.0000000000	0.0	0.0	0.0	1.58496250072	False
memory is hierarchical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
array of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally to complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
picture we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about input	0.0000000000	0.0	0.0	0.0	1.58496250072	False
decades and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
you- would notice	0.5046149133	0.0	0.0	27.9988936013	85.5879750389	False
growth in performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
single monetary unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
unit so performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance per rupee	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vacuum tube system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
historical into generations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh focus huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talking of architecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interface of hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially huh machine	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh machine instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the building	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks like huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adders registers multiplexers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers multiplexers buses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
focused is shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh risk variety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
risk variety reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- computer huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions and simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction each instruction-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
mix many things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things the advantage	0.0000000000	0.0	0.0	0.0	1.58496250072	False
building a fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fast processor huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor huh ease	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ease of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ease of generating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
code so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh nicely fall	0.0000000000	0.0	0.0	0.0	1.58496250072	False
beginning and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of discussion	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussion was huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design a system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh power consumption	0.0000000000	0.0	0.0	0.0	1.58496250072	False
important and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power being produced	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produced or power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power being dissipated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
chip per lets	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lets say square	0.0000000000	0.0	0.0	0.0	1.58496250072	False
square centimeters increasing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two possible directions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throughput huh throughput	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh several tasks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tasks being executed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
user huh execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basic huh parameters	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parameters the instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
program the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction count cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period or clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
rate the factor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
factor which influence	0.0000000000	0.0	0.0	0.0	1.58496250072	False
influence these are-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
varied the compiler	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler w- generates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture what instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
micro-architecture that means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement those instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performance its important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make everything fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make the common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
common case fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions from programming	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
developing some understanding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out to design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor which carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out all arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh its design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design was done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
construction was huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh put hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware in place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thirty-two times	0.0000000000	0.0	0.0	0.0	1.58496250072	False
additional logic shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
equality comparison so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
worked with huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh while doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operations like multiplier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
primarily discussed iterative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed iterative algorithm	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh thirty-two steps	0.0000000000	0.0	0.0	0.0	1.58496250072	False
produce one result	0.0000000000	0.0	0.0	0.0	1.58496250072	False
result of the-	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
the- one bit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
division was done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
restoring manner non-restoring	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner non-restoring manner	0.0000000000	0.0	0.0	0.0	1.58496250072	False
non-restor- non-restoring division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
merge the multiplier	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware and divider	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot in common	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the key	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the big	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case and left	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ways and- organize	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organize the control-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
control- appropriately huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make this huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
capable of doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
multiplication or division	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh design huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
technique ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes from huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improvement to speed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
speed up multiplication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
looked at huh	0.0000000000	0.0	0.0	5.99993853341	4.75488750216	False
possibility using huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh carry save	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry save adders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing iteratively huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out into huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adders which add	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry save additions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
improves the delay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
noticing the limitation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limitation of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh integer operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operation we talked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talked about floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
floating point operation	0.0000000000	0.0	0.0	7.99981560022	14.2646625065	False
the- are varieties	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four standard huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issues of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
underflow so underflow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
feature which occurs	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occurs in floating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
round and sticky	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions which support	0.0000000000	0.0	0.0	0.0	1.58496250072	False
support this type	0.0000000000	0.0	0.0	0.0	1.58496250072	False
type of arithmetic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh having understood	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understood how basic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
done we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process of instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction executions starting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
starting from fetch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fetching of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing the operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
back in place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design we looked	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire instruction execution	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution is finished	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple combinational circuit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh data path	0.0000000000	0.0	0.0	0.0	1.58496250072	False
clear distinction made	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice the limitations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh various points	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points of view	0.0000000000	0.0	0.0	0.0	1.58496250072	False
helps in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sharing the resources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
implement much larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variety of instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
takes the instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- this flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- multiple cycles	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycles each box	0.0000000000	0.0	0.0	0.0	1.58496250072	False
box represents activity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
execution is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divided into cycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determines that influences	0.0000000000	0.0	0.0	0.0	1.58496250072	False
determines how wide	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wide the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the slowest	0.0000000000	0.0	0.0	0.0	1.58496250072	False
divide these things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
distribute these things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction take multiple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cycle but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions get issued	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design was obtained	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design and introducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
registers which separate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
separate pipeline stages	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- in terms	0.5010266940	0.0	0.0	4.99989755568	7.92481250361	False
terms of concept	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple but huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
notice some hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards huh structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh structure hazards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
structure hazards data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hazards so structure	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simpler to handle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide enough resources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
occur but data	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data and control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inherent huh in-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design and pa-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh program logic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
provide for huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh extra control	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flushing out instructions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
out instructions huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instructions huh wh-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction may fetched	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh for handling	0.0000000000	0.0	0.0	0.0	1.58496250072	False
data hazards huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
delay by forwarding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
forwarding data huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
in- some data	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh a number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh data flow	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flow from instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spent several lectures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lectures on processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussion on memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
advantage of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bulk of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh inexpensive and-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
inexpensive and- dense	0.0000000000	0.0	0.0	0.0	1.58496250072	False
advantage of size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
manner so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typical cache organization	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache organization is-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
organization is- shown	0.0000000000	0.0	0.0	0.0	1.58496250072	False
shown here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
we- we looked	0.5012840267	0.0	0.0	2.99989755568	7.92481250361	False
organizations direct map	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cache with varying	0.0000000000	0.0	0.0	0.0	1.58496250072	False
degree of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
four alternative slots	0.0000000000	0.0	0.0	0.0	1.58496250072	False
slots and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of flexibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
placing a block	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger the number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger the flexibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number also implies	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh more hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing parallel comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
parallel comparison huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh parallel comparison	0.0000000000	0.0	0.0	0.0	1.58496250072	False
comparison and associative	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative huh search	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increase the degree	0.0000000000	0.0	0.0	0.0	1.58496250072	False
degree of associative-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
associative- the clock	0.0000000000	0.0	0.0	0.0	1.58496250072	False
period becomes larger	0.0000000000	0.0	0.0	0.0	1.58496250072	False
larger which means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
impact on performance	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh the positive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
giving more flexibility	0.0000000000	0.0	0.0	0.0	1.58496250072	False
flexibility you reduce	0.0000000000	0.0	0.0	0.0	1.58496250072	False
throw away huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
space is required	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hierarchy is virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
main memory form-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form- one level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
disk stores huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
process of accessing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
accessing huh virtual	0.0000000000	0.0	0.0	0.0	1.58496250072	False
finally we moved	0.0000000000	0.0	0.0	0.0	1.58496250072	False
first huh lecture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fan on top	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh graphics display	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphics display card	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things could of-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh very recent	0.0000000000	0.0	0.0	0.0	1.58496250072	False
two three years	0.0000000000	0.0	0.0	0.0	1.58496250072	False
part of motherboard	0.0000000000	0.0	0.0	0.0	1.58496250072	False
graphics display huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
connected as close	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor memory interconnection	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interconnection whereas huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh other things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
things might sit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sit on huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
points of motivation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh so ideal	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opportunity to design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture new instruction	0.0000000000	0.0	0.0	0.0	1.58496250072	False
instruction set build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design take place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
design or build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh from software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
view this knowledge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to write	0.0000000000	0.0	0.0	0.0	1.58496250072	False
write better software	0.0000000000	0.0	0.0	0.0	3.16992500144	False
software ok huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ap- application level	0.0000000000	0.0	0.0	0.0	1.58496250072	False
understanding of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh what architectural	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architectural huh com-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
com- are you-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software or if-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
compiler operating system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operating system area	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing a technical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
development of hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware software huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software huh understanding	0.0000000000	0.0	0.0	0.0	1.58496250072	False
architecture and performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
issues is important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purchasing a computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing or general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computing in mind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh embedded computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
embedded computers huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
opportunities and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically designing huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designing huh huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh adapt huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
adapt huh building	0.0000000000	0.0	0.0	0.0	1.58496250072	False
building a complete	0.0000000000	0.0	0.0	0.0	1.58496250072	False
it- its interesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
typically gets sold	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sold every year	0.0000000000	0.0	0.0	0.0	1.58496250072	False
classes of systems	0.0000000000	0.0	0.0	0.0	1.58496250072	False
systems are put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
table servers huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
servers huh desktops	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desktops and embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
so- the figures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wise over last	0.0000000000	0.0	0.0	0.0	1.58496250072	False
last huh ov-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
varying by orders	0.0000000000	0.0	0.0	0.0	1.58496250072	False
server to desktop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desktop to embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh but embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
embedded are huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh very fast	0.0000000000	0.0	0.0	0.0	1.58496250072	False
machines per person	0.0000000000	0.0	0.0	0.0	1.58496250072	False
com- here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh per person	0.0000000000	0.0	0.0	0.0	1.58496250072	False
person but embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh other devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
devices various appliances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
appliances your mobile	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh num- number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose computing device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh intelligent function	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nt have user	0.0000000000	0.0	0.0	0.0	0.0	False
typically do fix-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
set of functions	0.0000000000	0.0	0.0	0.0	1.58496250072	False
functions they operate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
operate in real	0.0000000000	0.0	0.0	0.0	1.58496250072	False
real time interact	0.0000000000	0.0	0.0	0.0	1.58496250072	False
environment and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
discussed that huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address that issue	0.0000000000	0.0	0.0	0.0	1.58496250072	False
address the hardware	0.0000000000	0.0	0.0	0.0	1.58496250072	False
software design issues	0.0000000000	0.0	0.0	0.0	1.58496250072	False
combined hardware software	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hardware software co-design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a design	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size rate power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power and cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
customized so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
opportunities of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh do- doing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
doing some interesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh where huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the knowledge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the question	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh different processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processors huh fo-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
types of things	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh servers desktop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
servers desktop embedded	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desktop embedded huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference between processors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
desktops laptops mobile	0.0000000000	0.0	0.0	0.0	1.58496250072	False
laptops mobile phones	0.0000000000	0.0	0.0	0.0	1.58496250072	False
phones and appliances	0.0000000000	0.0	0.0	0.0	1.58496250072	False
appliances like washing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
washing machines etcetera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
aspects in performance	0.0000000000	0.0	0.0	0.0	1.58496250072	False
difference in power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general purpose huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
purpose huh operation	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bit processor huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor plus memory	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the program	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
program and- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
repeatedly just execute	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
talks of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lots of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh real life	0.0000000000	0.0	0.0	0.0	1.58496250072	False
briefly and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interesting huh possibilities	0.0000000000	0.0	0.0	0.0	1.58496250072	False
possibilities so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
and- towards end	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempt to huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh take computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
group of people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people for huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
villages the idea	0.0000000000	0.0	0.0	0.0	1.58496250072	False
make it huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
affordability for people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people with huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh small means	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hard disk huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
couple of generations	0.0000000000	0.0	0.0	0.0	1.58496250072	False
charged by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a bicycle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bicycle wireless internet	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wireless internet cards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cards which connect	0.0000000000	0.0	0.0	0.0	1.58496250072	False
solar powered hilltop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
powered hilltop relay	0.0000000000	0.0	0.0	0.0	1.58496250072	False
hilltop relay station	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh it connects	0.0000000000	0.0	0.0	0.0	1.58496250072	False
linux and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
language its communication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nt know english	0.0000000000	0.0	0.0	0.0	0.0	False
heard of simputer	0.0000000000	0.0	0.0	0.0	3.16992500144	False
attempt to build	0.0000000000	0.0	0.0	0.0	1.58496250072	False
build a small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small huh low	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh low cost	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low cost computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
bangalore the processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
strong arm huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
low power consumption	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power consumption huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
and- input output	0.0000000000	0.0	0.0	2.99993853341	4.75488750216	False
work through icons	0.0000000000	0.0	0.0	0.0	1.58496250072	False
text to speech	0.0000000000	0.0	0.0	0.0	1.58496250072	False
input but speech	0.0000000000	0.0	0.0	0.0	1.58496250072	False
medium of communication	0.0000000000	0.0	0.0	0.0	1.58496250072	False
communication so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
track- the information	0.0000000000	0.0	0.0	0.0	1.58496250072	False
coming from computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
spoken out and-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
and- the input	0.5010266940	0.0	0.0	1.99991804454	6.33985000288	False
touching the icons	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers and modern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carrying out huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some scientific	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tree and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some scientist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wanted to study	0.0000000000	0.0	0.0	0.0	3.16992500144	False
study huh th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the biological	0.0000000000	0.0	0.0	0.0	1.58496250072	False
phenomenon here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
trees and huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh they wanted	0.0000000000	0.0	0.0	0.0	1.58496250072	False
tree absorb moisture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
moisture from huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
atmosphere from fog	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fog so initial	0.0000000000	0.0	0.0	0.0	1.58496250072	False
attempts were huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to place	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of heavy	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of cables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
replaced by huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some simple	0.0000000000	0.0	0.0	0.0	1.58496250072	False
simple huh sensors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh sensors miniature	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sensors miniature battery	0.0000000000	0.0	0.0	0.0	1.58496250072	False
battery driven wireless	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driven wireless sensor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
wireless the scientist	0.0000000000	0.0	0.0	0.0	1.58496250072	False
scientist could move	0.0000000000	0.0	0.0	0.0	1.58496250072	False
running huh huge	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh huge cables	0.0000000000	0.0	0.0	0.0	1.58496250072	False
safety into huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
automobiles or huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
key to safety	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer based huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
entire huh track	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh track system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
segments or blocks	0.0000000000	0.0	0.0	0.0	1.58496250072	False
blocks of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
size one point	0.0000000000	0.0	0.0	0.0	1.58496250072	False
point five kilometer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kilometer so at-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
at- at places	0.0000000000	0.0	0.0	0.0	1.58496250072	False
essentially huh sensors	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sensors and computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system issues commands	0.0000000000	0.0	0.0	0.0	1.58496250072	False
commands to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supposed to huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
continue or stop	0.0000000000	0.0	0.0	0.0	1.58496250072	False
commands and act	0.0000000000	0.0	0.0	0.0	1.58496250072	False
fails to listen	0.0000000000	0.0	0.0	0.0	1.58496250072	False
putting the details	0.0000000000	0.0	0.0	0.0	1.58496250072	False
details here huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
news medium wh-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh basically huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh from huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh web sources	0.0000000000	0.0	0.0	0.0	1.58496250072	False
web sources huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
collected and published	0.0000000000	0.0	0.0	0.0	1.58496250072	False
automatically and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- that crosses	0.0000000000	0.0	0.0	0.0	1.58496250072	False
crosses huh th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
th- the typical	0.0000000000	0.0	0.0	0.0	1.58496250072	False
boundaries and regional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
totally different nontraditional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
nontraditional nonlocal source	0.0000000000	0.0	0.0	0.0	1.58496250072	False
source of news	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh how computers	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pieces of art	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh image processing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
image processing techniques	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computers in huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
diagnosis through huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some interesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interesting huh applications	0.0000000000	0.0	0.0	0.0	1.58496250072	False
device for scanning	0.0000000000	0.0	0.0	0.0	1.58496250072	False
vehicle in general	0.0000000000	0.0	0.0	0.0	1.58496250072	False
general for security	0.0000000000	0.0	0.0	0.0	1.58496250072	False
security so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh what huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the security	0.0000000000	0.0	0.0	0.0	1.58496250072	False
increasingly important concern	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh prevent huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh some dangerous	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing being attached	0.0000000000	0.0	0.0	0.0	1.58496250072	False
car being brought	0.0000000000	0.0	0.0	0.0	1.58496250072	False
car the traditional	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh security people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
people would carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry a mirror	0.0000000000	0.0	0.0	0.0	1.58496250072	False
drill but doesn	0.0000000000	0.0	0.0	0.0	1.58496250072	False
car so exhaustive	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically a camera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
camera base- system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
units each unit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh these bright	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sources which emit	0.0000000000	0.0	0.0	0.0	1.58496250072	False
digital camera video	0.0000000000	0.0	0.0	0.0	1.58496250072	False
camera video camera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
video camera sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lights illuminate th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
bottom gets illuminated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
illuminated and cameras	0.0000000000	0.0	0.0	0.0	1.58496250072	False
cameras take picture	0.0000000000	0.0	0.0	0.0	1.58496250072	False
limited huh field	0.0000000000	0.0	0.0	0.0	1.58496250072	False
field of view	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sees only part	0.0000000000	0.0	0.0	0.0	1.58496250072	False
car is passing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
passing a camera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small part and-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
and- each camera	0.0000000000	0.0	0.0	0.0	1.58496250072	False
camera actually captures	0.0000000000	0.0	0.0	0.0	1.58496250072	False
captures a video	0.0000000000	0.0	0.0	0.0	1.58496250072	False
video of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a strip	0.0000000000	0.0	0.0	0.0	3.16992500144	False
huh each video	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh you- generate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
generate a single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
requires sophisticated huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
techniques to form	0.0000000000	0.0	0.0	0.0	1.58496250072	False
strip of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
strips are put	0.0000000000	0.0	0.0	0.0	1.58496250072	False
form a complete	0.0000000000	0.0	0.0	0.0	3.16992500144	False
image is divided	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the stitching	0.0000000000	0.0	0.0	0.0	1.58496250072	False
stitching is done	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh computer it-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer it- it-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer is performing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
performing huh single	0.0000000000	0.0	0.0	0.0	1.58496250072	False
task of creating	0.0000000000	0.0	0.0	0.0	1.58496250072	False
creating this image	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh to automate	0.0000000000	0.0	0.0	0.0	1.58496250072	False
automate the kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
kind of process	0.0000000000	0.0	0.0	0.0	3.16992500144	False
entry exit gates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
exit gates huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the car-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry a sticker	0.0000000000	0.0	0.0	0.0	1.58496250072	False
windscreen and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh the person	0.0000000000	0.0	0.0	0.0	1.58496250072	False
supposed to carry	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carry a card	0.0000000000	0.0	0.0	0.0	1.58496250072	False
gate the security	0.0000000000	0.0	0.0	0.0	1.58496250072	False
check the card	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh identification number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
card identification number	0.0000000000	0.0	0.0	0.0	1.58496250072	False
person is driving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driving the right	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system in principle	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh its impossible	0.0000000000	0.0	0.0	0.0	1.58496250072	False
put this kind	0.0000000000	0.0	0.0	0.0	1.58496250072	False
works right huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
patience in people	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driving to wait	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh which carries	0.0000000000	0.0	0.0	0.0	3.16992500144	False
carries huh small	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh small huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
small huh computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh computer huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer huh so-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
variation of huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
prom huh erasable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
erasable and programmable	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically same processor	0.0000000000	0.0	0.0	0.0	1.58496250072	False
processor is sitting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sitting there huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh which communicates	0.0000000000	0.0	0.0	0.0	1.58496250072	False
communicates with huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this pair	0.0000000000	0.0	0.0	0.0	1.58496250072	False
pair of devices	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically huh th-	0.0000000000	0.0	0.0	4.99993853341	4.75488750216	False
th- this th-	0.0000000000	0.0	0.0	4.99987706681	9.50977500433	False
th- the main	0.0000000000	0.0	0.0	1.99993853341	4.75488750216	False
source infrared- huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
infrared- huh sender	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sender and receiver	0.0000000000	0.0	0.0	0.0	1.58496250072	False
sending and receiving	0.0000000000	0.0	0.0	0.0	1.58496250072	False
receiving infrared signals	0.0000000000	0.0	0.0	0.0	1.58496250072	False
number is printed	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries my identity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a- smart	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this golden	0.0000000000	0.0	0.0	0.0	1.58496250072	False
basically a chip	0.0000000000	0.0	0.0	0.0	1.58496250072	False
plastic to make	0.0000000000	0.0	0.0	0.0	1.58496250072	False
credit card size	0.0000000000	0.0	0.0	0.0	1.58496250072	False
card size thing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
thing so huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh basically th-	0.0000000000	0.0	0.0	4.99991804454	6.33985000288	False
th- this carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
carries the identity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh well th-	0.0000000000	0.0	0.0	0.0	3.16992500144	False
th- these cards	0.0000000000	0.0	0.0	0.0	1.58496250072	False
and- and huh	0.0000000000	0.0	0.0	3.99993853341	4.75488750216	False
cash also huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh electron- electronic	0.0000000000	0.0	0.0	0.0	1.58496250072	False
electron- electronic cash	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh a set	0.0000000000	0.0	0.0	0.0	1.58496250072	False
case this carries	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driving the car	0.0000000000	0.0	0.0	0.0	1.58496250072	False
car and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh this identity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
is- actually huh	0.0000000000	0.0	0.0	0.0	3.16992500144	False
inside this device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
you- you insert	0.0000000000	0.0	0.0	0.0	1.58496250072	False
seek the identity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
identity so identity	0.0000000000	0.0	0.0	0.0	1.58496250072	False
encrypted and communicated	0.0000000000	0.0	0.0	0.0	1.58496250072	False
huh then computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
turn a light	0.0000000000	0.0	0.0	0.0	1.58496250072	False
light huh green	0.0000000000	0.0	0.0	0.0	1.58496250072	False
green or red	0.0000000000	0.0	0.0	0.0	1.58496250072	False
red or open	0.0000000000	0.0	0.0	0.0	1.58496250072	False
the- are interesting	0.0000000000	0.0	0.0	0.0	1.58496250072	False
interesting design issues	0.0000000000	0.0	0.0	0.0	1.58496250072	False
battery driven device	0.0000000000	0.0	0.0	0.0	1.58496250072	False
driven device huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
power consumption reducing	0.0000000000	0.0	0.0	0.0	1.58496250072	False
reducing the power	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consumption becomes ex-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
ex- extremely important	0.0000000000	0.0	0.0	0.0	1.58496250072	False
consumption is minimized	0.0000000000	0.0	0.0	0.0	1.58496250072	False
numerous other areas	0.0000000000	0.0	0.0	0.0	1.58496250072	False
specially designed computer	0.0000000000	0.0	0.0	0.0	1.58496250072	False
designed computer based	0.0000000000	0.0	0.0	0.0	1.58496250072	False
computer based system	0.0000000000	0.0	0.0	0.0	1.58496250072	False
system could touch	0.0000000000	0.0	0.0	0.0	1.58496250072	False
touch our lives	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lives so th-	0.0000000000	0.0	0.0	0.0	1.58496250072	False
areas very challenging	0.0000000000	0.0	0.0	0.0	1.58496250072	False
challenging and huh	0.0000000000	0.0	0.0	0.0	1.58496250072	False
lot of excitement	0.0000000000	0.0	0.0	0.0	1.58496250072	False
brindha computer	0.5012840267	0.0	0.000168738751513	5.99989755568	0.0	False
computer architecture	0.4880510751	0.0	0.000737013783916	19.9991189788	38.0	False
architecture prof	0.5038719670	0.0	0.00059191553174	11.9994877784	5.0	False
prof anshul	0.5046535677	0.0	0.000710298638088	11.9996312004	2.0	False
anshul kumar	0.5046535677	0.0	0.000710298638088	11.9994263118	5.0	False
kumar department	0.5072765073	0.0	0.00110490899258	11.9994263118	9.0	False
computer science	0.5072765073	0.0	0.000111570417469	11.9994263118	28.0	False
engineering iit	0.5046535677	0.0	0.000182807621563	10.999692667	0.0	False
iit delhi	0.5067497404	0.0	0.00102598692168	11.9992624009	22.0	False
delhi lecture	0.5072765073	0.0	0.000592617782144	11.9994263118	9.0	False
processor design	0.4386911183	0.0	0.000789220708986	9.99959022271	19.0	False
multi cycle	0.3833464258	0.0	0.000631376567189	8.99965168931	15.0	False
cycle design	0.3732028143	0.0	0.000789220708986	11.999549245	16.0	False
discussing design	0.0000000000	0.0	0.000118383106348	0.999938533407	3.0	False
multiple clock	0.4006568144	0.0	0.000157844141797	1.99991804454	1.0	False
clock cycles	0.3027921406	0.0	0.00118383106348	19.9993853341	28.0	False
data path	0.2876414942	1	0.00158480378067	45.9985452906	70.0	False
controller aspects	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple design	0.4518750965	0.0	0.000210796346446	6.99981560022	8.0	False
single clock	0.4175579704	0.0	0.00015202846368	2.99989755568	4.0	False
clock cycle	0.4088647301	0.0	0.00161790245342	43.9985452906	70.0	False
control signals	0.3230306051	1	0.00157526716274	67.9982994243	82.0	False
control steps	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
meaningful operations	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
micro operations	0.3427046513	1	0.00059191553174	14.999692667	14.0	False
simplify establishing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control states	0.4518750965	0.0	0.000355149319044	8.99981560022	9.0	False
signal values	0.2860492380	0.0	0.000134991001211	3.99991804454	3.0	False
control part	0.5010266940	0.0	9.87696303574e-05	2.99989755568	3.0	False
starting point	0.5017994859	0.0	0.000143373391046	9.99983608909	7.0	False
key resources	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
memory register	0.4175579704	0.0	0.000197305177247	2.99989755568	3.0	False
register file	0.2944413583	0.0	0.00572185014015	62.9968856926	151.0	False
maximum utilization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intermediate results	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
instruction register	0.5010266940	0.0	0.000104780792613	2.99991804454	3.0	False
data register	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
alu operation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
signal indicating	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similarly control	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alu register	0.0000000000	0.0	7.89220708986e-05	1.99993853341	2.0	False
registers multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
class instruction	0.3946043298	0.0	0.000434071389942	8.9997131559	13.0	False
first cycle	0.3941487930	0.0	0.000710298638088	13.9996312004	17.0	False
instruction address	0.4175579704	0.0	0.000168738751513	4.99987706681	5.0	False
relevant fields	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit twenty	0.5010266940	0.0	0.000157844141797	3.99991804454	3.0	False
single box	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
cycle number	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
actual operation	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
generic sense	0.0000000000	0.0	7.4077222768e-05	1.99993853341	3.0	False
function field	0.3436712804	1	0.000512993460841	6.99973364476	13.0	False
last cycle	0.0000000000	0.0	0.0	2.99993853341	3.0	False
involve transferring	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
bits eleven	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
destination register	0.5015416238	0.0	0.000236766212696	3.99987706681	5.0	False
careful choice	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
store word	0.5030927835	0.0	0.000473532425392	6.99975413363	11.0	False
cycle involves	0.0000000000	0.0	8.41033954681e-05	2.99993853341	2.0	False
program counter	0.4877373722	0.0	0.000555109100588	15.9994058229	28.0	False
address calculation	0.3828320155	0.0	0.000749759673537	16.9995902227	19.0	False
adding offset	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
sign extension	0.3910704064	0.0	0.00055245449629	5.99969266704	14.0	False
memory write	0.4388771118	0.0	0.000236234252119	3.99985657795	6.0	False
load word	0.4073860587	0.0	0.000828681744436	8.99956973385	20.0	False
word instruction	0.4106399888	0.0	0.000355149319044	5.99981560022	6.0	False
address corresponds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
calculate address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fourth cycle	0.5012840267	0.0	0.000197305177247	5.99989755568	4.0	False
cycle memory	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
memory access	0.2923497813	0.0	0.000629236395906	45.9989140902	52.0	False
memory address	0.4822247841	0.0	0.000319019699938	19.9994672895	25.0	False
complete load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
doing lot	0.0000000000	0.0	0.0	0.0	1.0	False
target address	0.3025105899	0.0	0.00106544795713	43.9994468007	26.0	False
case branch	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
condition holds	0.5010266940	0.0	0.000121622770944	2.99991804454	3.0	False
jump instruction	0.4153584263	0.0	0.00142059727618	15.9992009343	38.0	False
taking bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single cycle	0.3691376702	0.0	0.00157844141797	18.9991804454	36.0	False
access required	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operation required	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
total delay	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
consuming activity	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
additional cycle	0.0000000000	0.0	0.000118383106348	7.99987706681	5.0	False
cycle approach	0.4297035515	0.0	0.000236766212696	3.99987706681	3.0	False
taking equivalent	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction access	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sequencing pins	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
clock period	0.3807047198	0.0	0.00153898038252	25.9990780011	44.0	False
simple activity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clock periods	0.5015416238	0.0	0.000182434156416	4.99987706681	5.0	False
change things	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
put things	0.5010266940	0.0	9.87696303574e-05	2.99991804454	4.0	False
global view	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
single screen	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main resources	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exist memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
file performing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logical operations	0.5030927835	0.0	0.000336413581873	9.99975413363	11.0	False
operations storing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory reading	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions taking	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions require	0.0000000000	0.0	3.94610354493e-05	1.99993853341	3.0	False
first part	0.0000000000	0.0	2.45900146186e-05	2.99991804454	4.0	False
common state	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
things start	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
state transition	0.5010266940	0.0	0.000121622770944	4.99987706681	3.0	False
transition diagram	0.0000000000	0.0	9.12170782079e-05	2.99993853341	0.0	False
single graph	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single state	0.0000000000	0.0	3.0405692736e-05	4.99989755568	5.0	False
pro point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
important thing	0.5010266940	0.0	6.85594217596e-05	2.99991804454	3.0	False
point onwards	0.0000000000	0.0	4.09638260132e-05	0.0	1.0	False
instruction group	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
cycle onwards	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
complex design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
full cycle	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
opcode decoding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first step	0.5012840267	0.0	6.46468042859e-05	1.99989755568	4.0	False
special action	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
instructions read	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common action	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
branch instruction	0.3461919895	0.0	0.00193359073702	53.998791157	58.0	False
energy consumption	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
result register	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
instruction tha	0.0000000000	0.0	3.94610354493e-05	5.99987706681	6.0	False
beq action	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unnecessary activity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common decoding	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decoding cycle	0.0000000000	1	7.89220708986e-05	0.0	1.0	False
operand fetch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fetch cycle	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
clean situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
branch address	0.5012840267	0.0	0.000197305177247	5.99987706681	6.0	False
separate branches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
broader cycle	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last states	0.0000000000	0.0	0.0	0.0	1.0	False
small finite	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
finite state	0.4388771118	0.0	0.000196241256092	7.99985657795	4.0	False
state machine	0.3647234679	0.0	0.000178569440075	10.9998156002	7.0	False
fetch decode	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
instruction cycle	0.0000000000	1	5.60689303121e-05	0.0	2.0	False
small improvement	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
improvement possibility	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cycle common	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
load store	0.3953017416	0.0	0.000897102884994	13.9993443563	31.0	False
reduces number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ten states	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
control signal	0.3793728945	0.0	0.00118383106348	91.9976847583	112.0	False
res write	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signals control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cha state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
flow chart	0.4388771118	0.0	0.000236234252119	5.99985657795	6.0	False
multiplexer decides	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
accessing instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
usual control	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
cycle data	0.0000000000	0.0	0.000101243250908	8.99979511136	5.0	False
related control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
meaningful operation	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
micro operation	0.2702745470	1	0.00055245449629	28.9994058229	28.0	False
understandable action	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
things group	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
group wise	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
last multiplexer	0.0000000000	0.0	0.0	0.0	2.0	False
write signal	0.3899765968	0.0	0.000276227248145	8.99981560022	8.0	False
signals pwu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
call pwu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
correct source	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump address	0.4388771118	0.0	0.000276227248145	3.99985657795	6.0	False
write output	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
bring register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signal coming	0.4297035515	0.0	0.000140530897631	2.99987706681	5.0	False
signal takes	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
takes multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple value	0.0000000000	0.0	0.0	0.0	0.0	False
binary code	0.4175579704	0.0	0.000102409565033	8.99989755568	4.0	False
decimal value	0.0000000000	0.0	0.0	0.0	1.0	False
default value	0.0000000000	0.0	0.0	0.0	2.0	False
write signals	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
source doesn	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
unconditional write	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
activate pwc	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
correct value	0.0000000000	0.0	0.0	1.99991804454	4.0	False
takes care	0.4537658849	0.0	0.00026583530148	5.99963120044	17.0	False
taking care	0.4358489918	0.0	0.000256052110168	6.99973364476	13.0	False
taking place	0.5010266940	0.0	5.30633491843e-05	2.99991804454	4.0	False
make things	0.4297035515	0.0	0.000128102100136	5.99987706681	5.0	False
subsequent discussion	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
relevant signals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
read control	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
signal decides	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signals decide	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
controls writing	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
multiplexer code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controller design	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
write read	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
register load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
load signals	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory read	0.4106399888	0.0	0.000303729752724	7.99979511136	9.0	False
read memory	0.0000000000	0.0	0.000101243250908	1.99993853341	2.0	False
file group	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
file write	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
write rdst	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rdst don	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
case m2r	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
value rdst	0.0000000000	0.0	0.0	0.0	1.0	False
signals rdst	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rs2a rt2b	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rt2b res2rd	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
res2rd mem2rt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alu group	0.5010266940	0.0	0.000157844141797	3.99991804454	4.0	False
bit value	0.5012840267	0.0	0.0	4.99987706681	4.0	False
function bits	0.5012840267	0.0	0.000197305177247	2.99989755568	5.0	False
multiplexer control	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
store offset	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
branch offset	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simply perform	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
perform addition	0.4588191049	0.0	0.000789220708986	16.9995902227	19.0	False
store instruction	0.4493554328	0.0	0.000628684755678	11.9994058229	27.0	False
address calculations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alu controller	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
alu perform	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
perform subtraction	0.5012840267	0.0	0.000197305177247	3.99989755568	5.0	False
last case	0.0000000000	0.0	0.0	3.99993853341	2.0	False
care doesn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arithmetic memory	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
address branch	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
symbols put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operation symbol	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
doing fetch	0.0000000000	0.0	0.0	0.0	1.0	False
doing rs2a	0.0000000000	0.0	0.0	0.0	1.0	False
control state	0.2728704072	0.0	0.000749759673537	27.9994263118	27.0	False
first relationship	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
group memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory group	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
distinct state	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
arithmetic operation	0.5020576132	0.0	0.000315688283595	7.99967217817	15.0	False
class instructions	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
store operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performs memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
read operation	0.0000000000	0.0	6.69635400282e-05	1.99993853341	2.0	False
performs transfer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
branch operation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
operation branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
branch micro	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operation shows	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit vector	0.0000000000	0.0	7.4077222768e-05	2.99991804454	3.0	False
vector defines	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
relevant control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
truth table	0.3286511449	0.0	0.000944937008475	15.9993648452	30.0	False
control design	0.4460694698	0.0	0.000315688283595	5.99983608909	7.0	False
state transitions	0.0000000000	0.0	5.60689303121e-05	0.0	0.0	False
opcode value	0.0000000000	0.0	0.0	2.99993853341	3.0	False
conditions wont	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
truth tables	0.0000000000	0.0	0.000101243250908	1.99993853341	3.0	False
combinational block	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
state value	0.0000000000	0.0	0.0	0.0	2.0	False
table shown	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
register holding	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
bit register	0.4202549087	0.0	0.000608113854719	14.9994672895	24.0	False
register hold	0.0000000000	0.0	3.94610354493e-05	2.99987706681	5.0	False
control operations	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
operations control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
defined relationship	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
identified control	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
design microprogrammed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
microprogrammed control	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
previous lecture	0.5017994859	0.0	0.000163952713903	5.99981560022	9.0	False
started design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multi multi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cycle datapath	0.3899765968	0.0	0.000276227248145	6.99985657795	5.0	False
microprogrammed design	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
part design	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
design pla	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
part produces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
part decides	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
picture shows	0.5017994859	0.0	0.000212839849152	2.99985657795	6.0	False
chart indicating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control control	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
basic operation	0.5010266940	0.0	0.000112137860624	8.99973364476	13.0	False
signals required	0.2860492380	0.0	0.000157844141797	3.99991804454	0.0	False
symbolic names	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
crucial part	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
implementation starts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
indicating don	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
table description	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
binary form	0.5010266940	0.0	9.36872650872e-05	4.99991804454	4.0	False
part showing	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
showing black	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
upto twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
table describes	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
input coming	0.0000000000	0.0	0.000101243250908	1.99993853341	2.0	False
twenty signal	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
present state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
column combination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
binary equivalent	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
substitute code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
state codes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compact representation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
notice lot	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input combinations	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
current state	0.0000000000	0.0	3.1274129752e-05	0.0	2.0	False
instruction combination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
raise power	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
power ten	0.0000000000	0.0	0.000101243250908	1.99993853341	2.0	False
ten entries	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ten bits	0.4175579704	0.0	0.00014017232578	4.99989755568	4.0	False
relevant combinations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
state numbers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
numbers state	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
state labels	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
conventional form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
column represent	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ten bit	0.0000000000	0.0	6.74955006054e-05	4.99985657795	6.0	False
bit input	0.5012840267	0.0	0.000197305177247	3.99989755568	4.0	False
bit output	0.4175579704	0.0	0.00015202846368	2.99989755568	4.0	False
specific tables	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
state register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single combination	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
combination circuit	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
ten inputs	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
smaller pla	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
general purpose	0.4778587749	0.0	0.000289947504798	14.9996312004	17.0	False
purpose component	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
combinational circuit	0.3597758773	0.0	0.000789220708986	33.9994468007	26.0	False
out contents	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address word	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output column	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output part	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
alternative compare	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total number	0.4002924446	0.0	0.00023908291998	16.9995287561	23.0	False
output circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rows running	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
true logic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
false logic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vertical lines	0.0000000000	0.0	7.4077222768e-05	1.99993853341	3.0	False
product terms	0.5012840267	0.0	0.000168738751513	2.99989755568	5.0	False
column number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vertical line	0.4006568144	0.0	0.000121622770944	3.99985657795	6.0	False
product term	0.3189095832	0.0	0.000236234252119	7.99975413363	12.0	False
expanded form	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
compact form	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
total size	0.0000000000	0.0	4.46423600188e-05	0.0	2.0	False
roughly area	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dimension multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
plane accommodates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
plane corresponds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reasonable alternative	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
define output	0.0000000000	0.0	0.0	0.0	1.0	False
last input	0.0000000000	0.0	0.0	0.0	2.0	False
expanded truth	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple illustration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
raised power	0.3277293994	0.0	0.00059191553174	13.999692667	10.0	False
thousand twenty	0.3577974925	0.0	0.000168738751513	1.99987706681	5.0	False
rom things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small program	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
small computer	0.4006568144	0.0	9.36872650872e-05	3.99987706681	5.0	False
program flow	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
simple programs	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
basic operations	0.4518750965	0.0	0.000159376780126	7.99981560022	8.0	False
generates control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
manipulating data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main memory	0.2953995157	0.0	0.00122019628821	159.997705247	111.0	False
register files	0.5015416238	0.0	0.000236766212696	2.99987706681	5.0	False
step involves	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
micro program	0.2352838045	0.0	0.000868142779885	29.9993853341	29.0	False
out words	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory based	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
based design	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
bit pattern	0.3758664955	0.0	8.86117671599e-05	9.99985657795	6.0	False
twenty bits	0.3342465753	0.0	0.000315688283595	8.99983608909	7.0	False
sequentially word	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right address	0.4175579704	0.0	0.0	4.99989755568	5.0	False
correct word	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
micro sequencer	0.4006568144	0.0	0.000157844141797	3.99991804454	4.0	False
microprogrammed counter	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
counter part	0.3647234679	0.0	0.000269982002421	6.99981560022	8.0	False
main program	0.4518750965	0.0	0.000164874313545	6.99981560022	9.0	False
memory locations	0.3758664955	0.0	8.61988413507e-05	5.99987706681	5.0	False
micro programmed	0.3758664955	0.0	0.000236766212696	5.99987706681	5.0	False
programmed memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
right signals	0.0000000000	0.0	0.0	0.0	1.0	False
micro instruction	0.2275376510	0.0	0.000197305177247	5.99987706681	6.0	False
current value	0.0000000000	0.0	0.0	0.0	2.0	False
programmed counter	0.0000000000	0.0	3.94610354493e-05	2.99993853341	2.0	False
signals coming	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
opcode bits	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
inputs ten	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
simple incrementer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
incrementer adder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple sequence	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
branch point	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
program terminology	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets call	0.4297035515	0.0	0.000182434156416	1.99987706681	5.0	False
sequence dispatch	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific case	0.5015416238	0.0	0.000168206790936	2.99985657795	7.0	False
bit field	0.4163916021	0.0	0.000532654837965	14.999549245	20.0	False
bits coming	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
sequence control	0.0000000000	1	5.60689303121e-05	0.0	2.0	False
small boxes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
correct address	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
small tables	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
small roms	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small plas	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
main point	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
small number	0.0000000000	0.0	1.2606083025e-05	1.99991804454	4.0	False
ten instructions	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
low level	0.4388771118	0.0	9.78812171409e-05	5.99983608909	7.0	False
level program	0.0000000000	0.0	7.89220708986e-05	1.99993853341	2.0	False
single language	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
language program	0.3899765968	0.0	0.000183366387073	9.99965168931	14.0	False
simple primitive	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
primitive operations	0.5012840267	0.0	9.84815808338e-05	4.99989755568	4.0	False
line represents	0.0000000000	0.0	0.000101243250908	0.999938533407	2.0	False
program memory	0.3584545321	0.0	0.00028034465156	9.99977462249	9.0	False
incidentally micro	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control store	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
first instruction	0.5017994859	0.0	0.000172846853125	6.99985657795	6.0	False
normal sequencing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing dispatch	0.0000000000	0.0	0.0	0.0	1.0	False
labels beginning	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program written	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
symbolic form	0.5012840267	0.0	0.000197305177247	8.99989755568	4.0	False
micro assembler	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
horizontal micro	0.0000000000	0.0	7.89220708986e-05	2.99993853341	1.0	False
micro programming	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
horizontal microprogramming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high degree	0.0000000000	0.0	1.89791224427e-05	0.0	1.0	False
low degree	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ten words	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program run	0.0000000000	0.0	7.4077222768e-05	3.99989755568	4.0	False
compact encoding	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
vertical approach	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
low memory	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
memory requirement	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
lose performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
programmed approach	0.0000000000	0.0	0.000118383106348	2.99993853341	1.0	False
approach versus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
non micro	0.0000000000	0.0	0.0	0.0	0.0	False
hardwired approach	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
machine based	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
based approach	0.0000000000	0.0	7.02654488154e-05	2.99993853341	2.0	False
specific advantages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
good work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate memory	0.5010266940	0.0	0.000104780792613	3.99991804454	3.0	False
memory chip	0.0000000000	0.0	7.89220708986e-05	1.99993853341	2.0	False
program implementation	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
fixed architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
internal registers	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
temporary registers	0.5015416238	0.0	0.000157171188919	6.99987706681	5.0	False
person working	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
signal level	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
microprogrammed level	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make access	0.5017994859	0.0	0.000196241256092	11.9998360891	8.0	False
performance penalty	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
final state	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
machine design	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
assembler fill	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
today tools	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardwired controllers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
controllers starting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple options	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
initial representation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
representation level	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machine diagram	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program micro	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sequencing control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control level	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
state function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dispatch roms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
logic equations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
implementation level	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
finally implement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large size	0.5010266940	0.0	8.92847200377e-05	5.99991804454	3.0	False
microprogram memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
micro instructions	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
microprogram counter	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
determines contents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pipelined processor	0.0000000000	0.0	0.000101243250908	3.99993853341	0.0	False
last lecture	0.5030927835	0.0	0.0	4.99975413363	12.0	False
pipelined design	0.0000000000	1	7.89220708986e-05	0.0	1.0	False
low cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high frequency	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
maximum benefit	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
structural hazards	0.3005543010	0.0	0.000236766212696	5.99987706681	5.0	False
hazards data	0.0000000000	0.0	0.000118383106348	1.99993853341	1.0	False
data hazards	0.3597758773	0.0	0.000789220708986	24.9995902227	19.0	False
control hazards	0.3703784018	0.0	0.00055245449629	16.9997131559	13.0	False
skeleton datapath	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal condition	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
ideal condition	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
datapath design	0.2781736305	0.0	0.000197305177247	4.99989755568	4.0	False
components multiplexers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit rooters	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple pipeline	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
pipeline design	0.4175579704	0.0	0.000197305177247	6.99989755568	4.0	False
design behaves	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subsequent lectures	0.5012840267	0.0	0.000197305177247	2.99989755568	4.0	False
pipelined datapath	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
simplify things	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
sign extenders	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate stages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first stage	0.3681882095	0.0	0.000225301043073	15.9997746225	10.0	False
instruction fetch	0.0000000000	0.0	4.93848151787e-05	2.99991804454	3.0	False
fetch stage	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
instruction memory	0.4641724794	0.0	0.000473532425392	9.99975413363	11.0	False
decoded control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
add subtract	0.4105507992	0.0	0.00134167520528	17.9993033786	33.0	False
final stage	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
fourth stage	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
writing results	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pipeline operates	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
uniform manner	0.0000000000	0.0	8.41033954681e-05	1.99993853341	3.0	False
first register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intermediate design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
special case	0.5010266940	0.0	5.74658942338e-05	4.99985657795	7.0	False
peculiar thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thing happening	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
value generate	0.0000000000	0.0	0.0	0.0	0.0	False
lets leave	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adding data	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
data coming	0.5017994859	0.0	0.000236234252119	4.99985657795	6.0	False
memory output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
file output	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
memory stage	0.5010266940	0.0	0.000157844141797	5.99991804454	4.0	False
uniform fashion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slight problem	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
back operation	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
stage activity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register stages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
taking data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit pieces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register length	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
extension unit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen lines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
allowing thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right solution	0.0000000000	0.0	0.0	0.0	2.0	False
sixteen bits	0.3876707976	0.0	0.000789220708986	8.99959022271	19.0	False
idea clear	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
crucial thing	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
lets move	0.5023160062	0.0	0.000273651234624	4.99981560022	8.0	False
control controller	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generate control	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
files multiplexers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thi thi	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
point lets	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
longest path	0.3899765968	0.0	0.000212839849152	11.9998565779	7.0	False
storage element	0.3647234679	0.0	0.000315688283595	4.99983608909	8.0	False
neglecting treating	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
real life	0.5010266940	0.0	7.59164897708e-05	1.99991804454	3.0	False
small delay	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
maximum path	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
path delay	0.0000000000	0.0	3.37477503027e-05	3.99993853341	2.0	False
critical path	0.0000000000	1	6.74955006054e-05	0.0	1.0	False
path delays	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
data memory	0.3711421748	0.0	0.000760142318399	17.9994877784	24.0	False
memory delay	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
choices achieves	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hardware cost	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
length register	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
register size	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
universal answer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific design	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
things changed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
add control	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multi-cycle type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction generates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sig generates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multi-cycle design	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
state control	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
organized things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control transition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
students asked	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fetch state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
decode state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction suppose	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
state machines	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mealy machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machine type	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
moore machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple cycles	0.5010266940	0.0	0.000157844141797	2.99991804454	3.0	False
decide control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signal goint	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
write operation	0.0000000000	0.0	7.02654488154e-05	1.99993853341	2.0	False
operation register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small controller	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
feeding alu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write control	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
signal result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
comparison coming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address coming	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
output end	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
decode stage	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
synchronizing address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current stage	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
cycle signals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data signals	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
alu stage	0.4084602260	0.0	0.000512993460841	16.9997131559	13.0	False
alu control	0.0000000000	0.0	0.000118383106348	2.99989755568	4.0	False
write back	0.1854573093	1	0.000628684755678	31.9995082673	23.0	False
simple arrangement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inserting register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register extend	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sequential circuit	0.0000000000	0.0	0.000118383106348	11.9998156002	9.0	False
sense carrying	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twelve bit	0.4297035515	0.0	0.000202486501816	13.9997951114	9.0	False
correction required	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signal required	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
enables write	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
convenience tapping	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
datas addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complete design	0.4006568144	0.0	0.000134991001211	1.99991804454	3.0	False
design datapath	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
out jump	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
interesting point	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
instruction change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subsequent cycles	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
instruction code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
file operation	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
small path	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out kind	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
kind arrangement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data hazard	0.4388771118	0.0	0.000276227248145	31.9994468007	26.0	False
consecutive instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
value computed	0.0000000000	0.0	0.0	0.0	1.0	False
gap depending	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
deep pipeline	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
add instruction	0.3680022226	0.0	0.000749759673537	25.9995697338	20.0	False
register read	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
read stage	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
register write	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
back stage	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
file half	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
writing half	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ideal cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
introduce delays	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register fields	0.5015416238	0.0	0.000236766212696	6.99987706681	5.0	False
register field	0.5010266940	0.0	0.000157844141797	9.99979511136	9.0	False
relevant information	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
consecutive cycles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
information forward	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fields lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write field	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write address	0.2503848127	0.0	0.000236766212696	3.99987706681	5.0	False
read addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forwarding path	0.5012840267	0.0	0.000197305177247	20.999692667	9.0	False
passed instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction doesn	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
value means	0.0000000000	0.0	0.0	0.0	0.0	False
basic idea	0.4721514497	0.0	0.000163419145742	10.9996516893	16.0	False
whats happening	0.5010266940	0.0	0.000134991001211	2.99991804454	3.0	False
hazards occur	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction label	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
instruction freeze	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
freeze don	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
point decide	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
correct thing	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
branch prediction	0.4641724794	1	0.000404973003632	22.9997541336	10.0	False
inline operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
backward branch	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last instruction	0.0000000000	0.0	0.0	0.0	1.0	False
static prediction	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
dynamic prediction	0.4175579704	0.0	0.000197305177247	6.99989755568	4.0	False
simple prediction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first thing	0.5020576132	0.0	9.14125623461e-05	2.99983608909	7.0	False
detect instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suitable number	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
insert bubbles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex approach	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data forwarding	0.3349347975	0.0	0.00055245449629	18.9997131559	12.0	False
delaying logic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
including fetching	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hazards require	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
identify branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
branch instructions	0.4566722815	0.0	0.000394610354493	7.99979511136	9.0	False
wrong instruction	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
inline instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
straight forward	0.4895385497	0.0	0.000573493564185	10.9994263118	27.0	False
complex dynamic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
last question	0.0000000000	0.0	0.0	0.0	1.0	False
software solutions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware resources	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
compiler whichever	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rearrange instruction	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
dependent instructions	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
key line	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dependent insert	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
worst case	0.0000000000	0.0	9.2640254583e-06	0.0	1.0	False
instruction sequence	0.0000000000	0.0	7.89220708986e-05	3.99993853341	3.0	False
similar spirit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
put instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
part lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra instructions	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
delay slots	0.3337893297	1	0.000157844141797	5.99991804454	3.0	False
follow branch	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tagged instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compiler assembler	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
hazard data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
delay starts	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
learnt today	0.0000000000	0.0	9.12170782079e-05	2.99993853341	3.0	False
inter stage	0.3758664955	0.0	0.000236766212696	6.99987706681	3.0	False
stage registers	0.3337893297	0.0	0.000157844141797	3.99991804454	0.0	False
right number	0.0000000000	0.0	0.0	0.0	1.0	False
datapath controller	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stage involves	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data control	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
hazards requires	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
requires detection	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
detection stalling	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stalling flushing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
handling data	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
handle data	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
functionality remains	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
introduce techniques	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction sequences	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
stall cycles	0.3681882095	0.0	0.000434071389942	15.9997746225	10.0	False
cycles required	0.5010266940	0.0	0.000157844141797	3.99991804454	3.0	False
additional control	0.0000000000	0.0	8.41033954681e-05	1.99993853341	2.0	False
control circuitry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
additional path	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
additional paths	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
introducing data	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
previous lectures	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
introduce inter	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
introducing controls	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
things looked	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signal pass	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data dependent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
load instruction	0.3859548647	0.0	0.000716079820091	19.9993648452	30.0	False
instruction storing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction starts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction happen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
makes sense	0.0000000000	0.0	1.6108194711e-05	0.0	1.0	False
written lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle remember	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
horizontal axis	0.0000000000	0.0	9.12170782079e-05	1.99993853341	2.0	False
correct picture	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
cycle wha	0.0000000000	0.0	3.94610354493e-05	3.99991804454	4.0	False
correct values	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
read values	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
instruction stays	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
show instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
axis indicating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
put show	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shot snap	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
snap shots	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
previous instruction	0.0000000000	0.0	0.000118383106348	4.99993853341	3.0	False
remain stuck	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
null instruction	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
shown alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alu shaded	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
moves forward	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
understanding lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction wise	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wise background	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
inactive stage	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nops introduced	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stage onwards	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
alu onwards	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
profile nop	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
condition persists	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
remains stuck	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shown control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
define control	0.0000000000	0.0	0.0	0.0	0.0	False
operation instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
null control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subsequent stages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle land	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inactive situation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operation nop	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nop instruction	0.0000000000	0.0	0.000118383106348	8.99989755568	4.0	False
desired result	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
first first	0.0000000000	0.0	7.85855944597e-05	1.99993853341	2.0	False
hazard condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
back instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction alu	0.0000000000	0.0	0.000118383106348	0.999938533407	2.0	False
conditional persists	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tow nops	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycles introduced	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stage register	0.0000000000	0.0	7.89220708986e-05	6.99987706681	0.0	False
means instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register addresses	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
instruction setting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction intends	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
hat instruction	0.0000000000	0.0	3.94610354493e-05	18.9994877784	25.0	False
alternative destination	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
destination addresses	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
reason suppose	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
register bates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bubble signal	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
combinational logic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple solution	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
forwarding paths	0.3135037903	0.0	0.000337477503027	15.9997951114	8.0	False
consecutive instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
delay introduced	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
earlier instruction	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
forwarding techniques	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
activate means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
paths leading	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
dependent instruction	0.0000000000	0.0	3.94610354493e-05	4.99991804454	4.0	False
alu state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
solid thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
actual requirement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fourth possibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alu output	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
alu input	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
lets identify	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal input	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
input labeled	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiplexer output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal path	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
out conditions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
proper value	0.0000000000	0.0	0.0	0.0	0.0	False
similar equations	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
conditions don	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first lets	0.4698115803	0.0	0.000425679698304	8.9997131559	13.0	False
special care	0.5010266940	0.0	0.000104780792613	2.99991804454	3.0	False
earlier case	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
destination matches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
latest value	0.0000000000	0.0	0.0	0.0	1.0	False
relevant register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forward data	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
similar condition	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
stage intends	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right forwarding	0.0000000000	0.0	0.0	0.0	0.0	False
stalling condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stage reads	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alu stages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction reached	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
introduced nops	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stage view	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
define conditions	0.0000000000	0.0	0.0	0.0	1.0	False
introducing stalls	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
control condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
special cases	0.0000000000	0.0	4.83245841329e-05	3.99993853341	2.0	False
cases introduce	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
handling control	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
mips processor	0.5017994859	0.0	0.000276227248145	6.99983608909	7.0	False
bypass paths	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cases delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stall cycle	0.0000000000	0.0	5.60689303121e-05	17.9997336448	12.0	False
improve performance	0.4607132129	0.0	0.000216659477834	7.99977462249	10.0	False
branch hazards	0.5012840267	0.0	0.000197305177247	9.99989755568	5.0	False
eliminating branches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dynamic scheduling	0.4175579704	1	0.000197305177247	9.99989755568	4.0	False
instruction level	0.4297035515	0.0	0.000202486501816	11.9998770668	4.0	False
level parallel	0.0000000000	0.0	7.89220708986e-05	9.99989755568	3.0	False
parallel architecture	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
nop instructions	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
stage wise	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wise view	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subsequent instructions	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
improve things	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
derive control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
source address	0.0000000000	0.0	1.29293608572e-05	0.0	1.0	False
destination address	0.5020576132	0.0	8.71568777292e-05	4.99981560022	9.0	False
processor continues	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
point suppose	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
address change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
target instruction	0.4006568144	0.0	0.000157844141797	7.99991804454	3.0	False
additional delay	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
cycle shifts	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
delay calculation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiplexer delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar action	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
make contents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple manner	0.0000000000	0.0	8.41033954681e-05	1.99993853341	3.0	False
condition evaluation	0.4297035515	0.0	0.000236766212696	11.9998770668	6.0	False
subtract instruction	0.5012840267	0.0	0.000197305177247	5.99987706681	5.0	False
real evaluation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
evaluation takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
takes place	0.4778587749	0.0	0.000170606324451	8.99963120044	17.0	False
preceding instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
previously instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
eliminate branches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
branch execution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
decision making	0.0000000000	0.0	7.02654488154e-05	3.99993853341	3.0	False
actual branching	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
rare event	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
probabilistic sense	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dynamic predication	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small illustration	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
branch elimination	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
conditional structure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
conditional instruction	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
predicated instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
conditional branch	0.5015416238	0.0	0.000236766212696	9.99979511136	8.0	False
mips language	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
current instruction	0.3517660385	0.0	0.00055245449629	8.99969266704	14.0	False
means non	0.0000000000	0.0	0.0	0.0	1.0	False
instruction explicit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
explicit branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
condition testing	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
start preparation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generate target	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction find	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
calculate target	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
virtual memory	0.3265726346	1	0.000708065078027	73.9989345791	51.0	False
page table	0.1668376068	1	0.0027328448029	235.997172537	136.0	False
virtual address	0.2983290314	0.0	0.000709067382003	49.9990370234	45.0	False
real address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
omit page	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
harm done	0.0000000000	0.0	0.0	0.0	1.0	False
stretch things	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
last stages	0.0000000000	0.0	0.0	0.0	1.0	False
make space	0.0000000000	0.0	4.46423600188e-05	0.0	2.0	False
adverse effect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit comparison	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
inequality comparison	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
fast alu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
beq bna	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bna kind	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simpler comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
flush instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slight improvement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
condition code	0.2860492380	0.0	0.000104780792613	7.99983608909	7.0	False
code evaluation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
separate instructions	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
evaluate condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hazard situation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
delayed branch	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
unconditional statement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code generator	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
suitable independent	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
independent instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
make branch	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
treat branches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unconditional branches	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
means don	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
branch continues	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
idea question	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fixed prediction	0.0000000000	1	7.89220708986e-05	0.0	2.0	False
guess inline	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
branch condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make choice	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
forward jump	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exception condition	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
condition checking	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dynamic branch	0.5010266940	0.0	0.000157844141797	7.99991804454	2.0	False
times inside	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous occurrences	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sophisticated decision	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
programmer flexibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
delay slot	0.2001640689	0.0	0.000157844141797	13.9998360891	8.0	False
exercise option	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
last occurrence	0.0000000000	0.0	0.0	0.0	1.0	False
strict forward	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forward logic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple loop	0.4006568144	0.0	0.000157844141797	3.99989755568	5.0	False
loops back	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
larger loop	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
outer loop	0.0000000000	0.0	9.12170782079e-05	1.99993853341	2.0	False
predict based	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous outcome	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vice versa	0.5017994859	0.0	7.44868141739e-05	5.99985657795	7.0	False
loop instance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
static branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
branch policy	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
prediction strategy	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
bit information	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
machine remembers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suppose branch	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
means branch	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
actual outcome	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
continuously branch	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single loop	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
general mechanism	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
double mistakes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
actual computation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous occurrence	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
constant address	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
beq type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
beq bne	0.5017994859	0.0	0.000276227248145	5.99985657795	6.0	False
contrantive decibel	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decibel memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
field carries	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
carries instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
field carry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carry prediction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
prediction statistics	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
first field	0.0000000000	0.0	3.66387363433e-05	0.0	2.0	False
match occurs	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
store target	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
instruction branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction carries	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
repeated occurrences	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hundred percent	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
percent accuracy	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple case	0.5017994859	0.0	0.000116255264039	4.99985657795	7.0	False
global history	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
means history	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
recent occurrences	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
incurring cost	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wrong decisions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
powerful method	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
avoid stalls	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dynamic solutions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing data	0.0000000000	0.0	0.0	0.0	0.0	False
correct action	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar mechanism	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
producing result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compiler doesn	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
dynamic pipeline	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
expensive thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra hardware	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
find instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pipeline busy	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
order instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
speculative execution	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
super scalar	0.2509642582	0.0	0.00059191553174	31.9996721782	15.0	False
scalar architecture	0.0000000000	0.0	0.000118383106348	5.99993853341	0.0	False
multiple instruction	0.0000000000	0.0	7.89220708986e-05	9.99983608909	8.0	False
level parallelism	0.0000000000	0.0	0.000118383106348	5.99993853341	0.0	False
parallel parallelism	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple processors	0.0000000000	0.0	7.02654488154e-05	1.99993853341	2.0	False
processors doing	0.0000000000	0.0	0.0	0.0	0.0	False
doing multiple	0.0000000000	0.0	0.0	0.0	0.0	False
multiple instructions	0.3758664955	0.0	0.000236766212696	7.99987706681	5.0	False
carrying multiple	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
multiple operations	0.0000000000	0.0	6.08113854719e-05	0.0	0.0	False
long instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction word	0.0000000000	0.0	7.89220708986e-05	3.99993853341	2.0	False
coded multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions put	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
term vliw	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compiler driven	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
driven vliw	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
vliw approach	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basic thing	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
multiple functional	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
functional units	0.0000000000	0.0	8.41033954681e-05	5.99993853341	2.0	False
multiple alu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
handle multiple	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
basic requirement	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
support multiple	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
multiple read	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
write ports	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compiler forms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
long instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions carrying	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complicated decode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
issue unit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scalar instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
special instruction	0.0000000000	0.0	7.4077222768e-05	3.99987706681	6.0	False
operational fields	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alternative architecture	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
architecture versus	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
versus timing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
top picture	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stage pipeline	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pipeline lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decode execute	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
ideal case	0.0000000000	0.0	9.12170782079e-05	3.99993853341	3.0	False
scalar suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions decoding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions executing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions doing	0.0000000000	0.0	0.0	0.0	0.0	False
single instruction	0.4184530955	0.0	0.00028034465156	11.9997746225	10.0	False
multiple operation	0.0000000000	0.0	3.94610354493e-05	5.99993853341	2.0	False
execute operations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common perspective	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modern processors	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
scalar processors	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
high performance	0.5023160062	0.0	0.000184337217059	10.9998156002	8.0	False
performance desktop	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
desktop computing	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
computing machines	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processors vliw	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
varied applications	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
purpose computing	0.5015416238	0.0	0.000182434156416	5.99987706681	4.0	False
main reason	0.0000000000	0.0	1.6108194711e-05	0.0	1.0	False
code compatibility	0.4006568144	0.0	0.000157844141797	5.99991804454	3.0	False
scalar version	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compatibility exists	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
older machines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code code	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
instruction set	0.3461283022	0.0	0.00128819989495	62.9988321347	55.0	False
machine doing	0.0000000000	0.0	0.0	0.0	0.0	False
doing executing	0.0000000000	0.0	0.0	0.0	0.0	False
code faster	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
achieve speed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vliw technique	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specialized compiler	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
level pack	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
source level	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
level compatibility	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
object level	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
commercial point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major issue	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
processor require	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal scalar	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scalar machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
code super	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scalar processor	0.0000000000	0.0	3.94610354493e-05	5.99993853341	0.0	False
earlier code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code density	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cost super	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
super scalars	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
higher degree	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
vlwi technique	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
technique provided	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
good compiler	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exception handling	0.3577974925	0.0	0.000130975990766	3.99989755568	4.0	False
exceptional handling	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
design exception	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
main problem	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
showing overflow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
page fault	0.3542785091	1	0.000360603326411	27.9996107116	18.0	False
illegal opcode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wrong opcode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
makes things	0.0000000000	0.0	7.4077222768e-05	2.99993853341	2.0	False
precise interrupt	0.0000000000	0.0	0.000118383106348	9.99989755568	4.0	False
interrupt means	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
detect interrupts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
machines insist	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
imprecise interrupts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complexities involved	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
improve branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
branch performance	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance including	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
including branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
elimination branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
branch speed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dynamic manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vliw architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basically instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
parallel architectures	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
make cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
real case	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vliw manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scalar manner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
engineering,iit delhi	0.5025746653	0.0	0.000394610354493	9.99979511136	0.0	False
start discussion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
set arhitecture	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lecture instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
software instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions provide	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hardware point	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
view instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic behaviour	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
behaviour definitions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple instructions	0.4175579704	0.0	0.000197305177247	5.99989755568	4.0	False
arithmetic operations	0.5020576132	0.0	0.000178569440075	5.99983608909	7.0	False
addition subtraction	0.3649117809	0.0	0.000491858141708	23.9995697338	20.0	False
move data	0.0000000000	0.0	6.69635400282e-05	3.99993853341	3.0	False
constant operands	0.4175579704	0.0	0.000197305177247	7.99989755568	4.0	False
machine instructions	0.5010266940	0.0	8.19276520264e-05	1.99991804454	3.0	False
machine language	0.3861370470	0.0	0.000183193681716	9.99979511136	9.0	False
assembly language	0.4444076496	0.0	0.00041754069374	20.999549245	21.0	False
basic building	0.0000000000	0.0	3.93926323335e-05	0.0	0.0	False
building blocks	0.4308416716	0.0	0.000172397682701	13.9997541336	11.0	False
maximize performance	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance maximize	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
maximize efficiency	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
power consumption	0.3843101620	0.0	0.000246728591755	11.9997336448	12.0	False
toy machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
real machine	0.0000000000	0.0	4.68436325436e-05	0.0	1.0	False
early eighties	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
typical architecture	0.0000000000	0.0	3.37477503027e-05	0.0	2.0	False
risk reduced	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reduced instruction	0.5010266940	0.0	0.000157844141797	5.99991804454	2.0	False
set computers	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
eighties onwards	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
typical architectures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
video games	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
games silicon	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
silicon graphics	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
graphics computers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
play station	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
real architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
toy architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fairly simple	0.0000000000	0.0	3.79582448854e-05	0.0	2.0	False
short period	0.0000000000	0.0	1.89791224427e-05	0.0	1.0	False
full grasp	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple architecture	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
arithmetic instructions	0.5025746653	0.0	0.000394610354493	7.99979511136	9.0	False
simplest arithmetic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simplest form	0.0000000000	0.0	1.476862786e-05	0.0	1.0	False
register dollar	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
special symbol	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
variable names	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
mips machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
infix symbols	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adding contents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
infact simplicity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design goals	0.0000000000	0.0	1.71398554399e-05	0.0	1.0	False
simplicity favors	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
favors regularity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
similar format	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
primitive instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit numbers	0.4460694698	0.0	0.000315688283595	9.99983608909	6.0	False
bit registers	0.3340177960	0.0	0.000202486501816	5.99987706681	4.0	False
arbitary sides	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
atleast make	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single step	0.5010266940	0.0	9.87696303574e-05	2.99991804454	3.0	False
larger numbers	0.0000000000	0.0	7.4077222768e-05	1.99993853341	2.0	False
common case	0.4297035515	0.0	0.000113874734656	5.99983608909	7.0	False
fast beat	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex expressions	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
temporary location	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
high level	0.4331360947	0.0	0.000255383362882	18.9994877784	22.0	False
level language	0.4281695956	0.0	0.000476585907653	16.9995902227	13.0	False
first statement	0.0000000000	0.0	3.79582448854e-05	0.0	2.0	False
subtraction operation	0.4175579704	0.0	0.000197305177247	3.99989755568	5.0	False
restate forward	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forward manner	0.5012840267	0.0	0.00015202846368	1.99989755568	0.0	False
hold bulk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bulk data	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
larger data	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
data structures	0.5010266940	0.0	4.06239159029e-05	4.99991804454	3.0	False
records structures	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
structures arrays	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mips registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific locations	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
dimensional array	0.4006568144	0.0	0.000121622770944	3.99991804454	3.0	False
array consisting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
addressable unit	0.4006568144	0.0	0.000157844141797	5.99991804454	4.0	False
bit operations	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
final resolution	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
individual byte	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
byte addresses	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
byte number	0.5017994859	0.0	0.000183366387073	9.99985657795	6.0	False
power thirty	0.2638693630	0.0	0.000394610354493	7.99977462249	9.0	False
words thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit words	0.0000000000	0.0	8.41033954681e-05	3.99993853341	0.0	False
typically addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thirty words	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
spelling error	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
big endian	0.2860492380	0.0	0.000104780792613	7.99991804454	2.0	False
endian means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
numbering bytes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
significant side	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
left side	0.4671747855	0.0	0.000256052110168	8.99973364476	13.0	False
significant bit	0.3342465753	0.0	0.000170802800181	6.99981560022	8.0	False
right side	0.3861370470	0.0	0.0	8.99979511136	10.0	False
endian convention	0.2001640689	0.0	0.000157844141797	7.99991804454	3.0	False
bit end	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machines follow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intel processors	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
processors follow	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
convention spark	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
spark processor	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
simulator depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
host machine	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
computer centre	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word beginning	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fourth byte	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
logical word	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
point ending	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
byte address	0.5020576132	0.0	0.000209561585226	9.99979511136	9.0	False
word consisting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
physical words	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
excess memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
array add	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
eigth element	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets assume	0.4641724794	0.0	0.000336413581873	9.99975413363	11.0	False
integer array	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
load byte	0.2863849765	0.0	0.000315688283595	6.99983608909	7.0	False
number thirty	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
starting address	0.3085569763	0.0	0.000737348868238	31.9992009343	38.0	False
type integer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data loaded	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction writes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple situation	0.5010266940	0.0	0.000104780792613	3.99989755568	5.0	False
constant indices	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex situation	0.0000000000	0.0	2.8034465156e-05	0.0	2.0	False
complex expression	0.0000000000	0.0	6.08113854719e-05	3.99993853341	3.0	False
memory perform	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
arithmetic put	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
moving data	0.5010266940	0.0	9.87696303574e-05	5.99991804454	3.0	False
variable index	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
temporary variable	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
standard thing	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
structural view	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
put values	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
multiply instruction	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
multiply contents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction takes	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
byte offset	0.5012840267	0.0	0.00014017232578	4.99989755568	5.0	False
final address	0.4175579704	0.0	0.000197305177247	4.99989755568	5.0	False
variable part	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
entire address	0.0000000000	0.0	6.14457390198e-05	3.99993853341	2.0	False
complete address	0.0000000000	0.0	0.000101243250908	3.99991804454	4.0	False
register fifteen	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
load load	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
opposite order	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
reverse order	0.0000000000	0.0	1.5637064876e-05	0.0	1.0	False
instructions written	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
machine machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machine instruction	0.0000000000	0.0	3.37477503027e-05	3.99989755568	4.0	False
add operation	0.4006568144	0.0	0.000157844141797	3.99991804454	2.0	False
registers involved	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
involved registers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
etcetera numbered	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
previous examples	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
registers labelled	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
add dollar	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit word	0.5010266940	0.0	0.000112137860624	5.99985657795	5.0	False
field specifies	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
bit fields	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
first bit	0.0000000000	0.0	2.87329471169e-05	0.0	2.0	False
code field	0.0000000000	0.0	2.61951981532e-05	3.99983608909	8.0	False
zeros subtract	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code divide	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
machine requires	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
last field	0.0000000000	0.0	0.0	0.0	1.0	False
fuction field	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
infact subtract	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction add	0.4297035515	0.0	0.000157171188919	8.99973364476	12.0	False
numbers numbering	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shift amount	0.4175579704	0.0	0.000197305177247	5.99989755568	4.0	False
shift instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fields correspond	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register destination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register source	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code eighteen	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit number	0.3624480095	0.0	0.000892847200377	33.9990165345	46.0	False
long string	0.0000000000	0.0	1.51914142828e-05	0.0	2.0	False
hexa decimal	0.2503848127	0.0	0.000236766212696	4.99987706681	5.0	False
decimal form	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
store instructions	0.5012840267	0.0	0.000130975990766	3.99989755568	4.0	False
instructions load	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
machine representation	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
form uniform	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar nature	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
good design	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
design demands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen bit	0.4130043162	0.0	0.00118117126059	37.9988731125	54.0	False
decimal equivalents	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
eighteen line	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
offset thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
constant part	0.4297035515	0.0	0.000236766212696	4.99987706681	5.0	False
define flow	0.0000000000	0.0	0.0	0.0	1.0	False
bne stands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
beq stands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
equality comparison	0.0000000000	0.0	0.000118383106348	3.99989755568	4.0	False
symbolic assembly	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions allowing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
equality doesn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
branch statement	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
conditional branches	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
testing condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unconditional branch	0.0000000000	0.0	7.89220708986e-05	5.99993853341	2.0	False
instruction symbol	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unconditional jump	0.5012840267	0.0	0.000197305177247	3.99989755568	4.0	False
condition doesn	0.4006568144	0.0	0.000134991001211	2.99991804454	4.0	False
label lab	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction subtract	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
instruction subtracts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction addition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control flows	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common point	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
language statement	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
equality equality	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
slt stands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slt dollar	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
set value	0.0000000000	0.0	0.0	0.0	1.0	False
equivalent definition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
blt suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
holds suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bne types	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compare make	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
make comparison	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
comparison result	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
instruction lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
beq follow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
assembly form	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exact thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
remaining twenty	0.4297035515	0.0	0.000236766212696	3.99987706681	5.0	False
address slt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slt instruction	0.4175579704	0.0	0.000197305177247	5.99981560022	8.0	False
fields shift	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
amount field	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
define slt	0.0000000000	0.0	0.0	0.0	0.0	False
constants put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
constant data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
possibilities exist	0.0000000000	0.0	4.46423600188e-05	0.0	2.0	False
register number	0.3508807971	0.0	0.000276227248145	9.99983608909	7.0	False
normal add	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
memory location	0.4566722815	0.0	0.000166078948628	12.9996721782	15.0	False
logical operation	0.5028335909	0.0	0.00037122525333	15.9995287561	22.0	False
larger constants	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
special constant	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
special register	0.4013157895	0.0	0.000315688283595	11.9998156002	8.0	False
contents remain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program suppose	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
separate move	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
move instruction	0.0000000000	0.0	7.85855944597e-05	3.99993853341	2.0	False
large constants	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit constants	0.2275376510	0.0	0.000197305177247	7.99989755568	4.0	False
instructions deal	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit constant	0.3517660385	0.0	0.00055245449629	21.9996107116	17.0	False
constant rate	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
larger design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
eighteen twenty	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
twenty twenty	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
instruction handling	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
handling thirty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
total thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
left half	0.3436712804	0.0	0.000290175340122	9.99973364476	12.0	False
half left	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
instruction fills	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right half	0.3584545321	0.0	0.0	5.99979511136	9.0	False
special extraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
load upper	0.5010266940	0.0	0.000157844141797	3.99991804454	3.0	False
lui upper	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
upper means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
upper part	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
register left	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lui dollar	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
upper half	0.4297035515	0.0	0.000182434156416	4.99987706681	5.0	False
instruction ori	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lower half	0.0000000000	0.0	9.12170782079e-05	1.99993853341	3.0	False
constant put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
executed register	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
small constant	0.0000000000	0.0	9.12170782079e-05	1.99993853341	3.0	False
register operand	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
subtract add	0.0000000000	0.0	0.000118383106348	1.99993853341	1.0	False
subtract follow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
format add	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
logical instruction	0.0000000000	0.0	0.000118383106348	6.99979511136	9.0	False
odd man	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word store	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
format lui	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lui load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
full form	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
bne bne	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
equal beq	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
size adding	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
smaller numbers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entererd swap	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
swap instruction	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
instruction swap	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
swap operation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
key part	0.5010266940	0.0	9.87696303574e-05	1.99991804454	4.0	False
load instructions	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
first multiply	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operation bit	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bit operation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen positions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first number	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
sixteen zeros	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction ors	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large constant	0.0000000000	0.0	0.000118383106348	3.99991804454	4.0	False
natural question	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
performance point	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
term means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
architectural choices	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design alternatives	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
deign choice	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design choice	0.0000000000	0.0	6.08113854719e-05	7.99991804454	3.0	False
quantitative metric	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
precise definition	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
users perpective	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
designers perspective	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
perpesctive suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computer system	0.5025746653	0.0	0.000108946097161	4.99977462249	10.0	False
lab organisation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
personal computer	0.0000000000	0.0	1.6108194711e-05	0.0	2.0	False
compare performance	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
performance wise	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machine vendor	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
cost implication	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
save money	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
lower performance	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
performance price	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
price ratio	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction sets	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
major styles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
styles load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
store style	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory memory	0.0000000000	0.0	7.02654488154e-05	1.99993853341	2.0	False
memory style	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
style stack	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stack style	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
accumulator type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction design	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
design stage	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hardware stage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cheapest option	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance means	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
precised terms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
measurable quantity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
summary number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
good choices	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
issues involved	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
involved performance	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance number	0.0000000000	0.0	7.89220708986e-05	5.99993853341	3.0	False
performance method	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
measurement method	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
summarizing method	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design choices	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
choice performs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
doing word	0.0000000000	0.0	0.0	0.0	0.0	False
word processing	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
factors influencing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware design	0.5010266940	0.0	9.87696303574e-05	1.99989755568	3.0	False
performance factors	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
architectural issues	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction style	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic points	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
computer performance	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
daily life	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
aircrafts shows	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
perfomance comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carrying capacity	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
simple matter	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
speed concorde	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maximum speed	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
long flights	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thousand miles	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
non stop	0.0000000000	0.0	0.0	0.0	0.0	False
stop flight	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
passenger capacity	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
carry lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifty passengers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
achieve whats	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
points lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
passengers carried	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
composite measure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
view boeing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple criteria	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple machines	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
aircraft context	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wall clock	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
interactive environment	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
environment lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
database query	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
atm type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generic term	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
out number	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
machine run	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
average execution	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
execution rate	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
individual user	0.4006568144	0.0	9.87696303574e-05	3.99987706681	4.0	False
important factor	0.0000000000	0.0	1.66078948628e-05	0.0	1.0	False
lets put	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
system manager	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
user community	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
user programs	0.0000000000	0.0	1.6108194711e-05	0.0	1.0	False
single computer	0.0000000000	0.0	1.83193681716e-05	0.0	1.0	False
high throughput	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
waiting times	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
quick access	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
machine busy	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maximize throughput	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
complete grasp	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
improve response	0.5010266940	0.0	0.000157844141797	7.99991804454	4.0	False
define performance	0.0000000000	0.0	0.0	3.99993853341	3.0	False
throughput aspect	0.0000000000	0.0	7.89220708986e-05	3.99991804454	4.0	False
individual concern	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bigger number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger number	0.5015416238	0.0	0.000133927080056	3.99981560022	8.0	False
number represents	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
takes measure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forward definition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
relative performance	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
performance numbers	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
numbers performance	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
power execution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suppose machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty seconds	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
twenty times	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
percent faster	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
concorde versus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
versus boeing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
travel times	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
mph divided	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty percent	0.3763012466	0.0	0.000355149319044	5.99981560022	8.0	False
percent times	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hours divided	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reciprocal ratio	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compared throughput	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pmph figure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
figure passenger	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
capacity multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixty percent	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
throughput sense	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first comparison	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
speed sense	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current discussion	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
faster clock	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
processor replace	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
faster processor	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
giga hertz	0.2904211865	0.0	0.000434071389942	9.99977462249	10.0	False
throughput change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jobs suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
programs run	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
improve throughput	0.4006568144	0.0	0.000157844141797	7.99991804454	4.0	False
taking multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple jobs	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
scheduled manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
throughput infact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sharing processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lab environment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
work done	0.0000000000	0.0	0.0	0.0	1.0	False
processor takes	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
ten machines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifty machines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
atm machine	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
back end	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
atm machines	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
similar environment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
waiting waitin	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
practical question	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cost factor	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
aircraft situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
budget limiting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
limiting budget	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
minimum cost	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
access files	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
input output	0.3646186562	0.0	0.000608967223067	24.9994468007	26.0	False
multi tasking	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
tasking environment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cpu execution	0.5010266940	0.0	0.000112137860624	7.99991804454	3.0	False
disk access	0.0000000000	0.0	1.5637064876e-05	0.0	1.0	False
total cpu	0.0000000000	0.0	5.60689303121e-05	0.0	0.0	False
user code	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
peripheral design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor architecture	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
user cpu	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
scheduling policy	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
user program	0.3347050754	0.0	0.0001512729963	9.99973364476	12.0	False
user component	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ninety seconds	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
hundred twelve	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
twelve seconds	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
fifty seconds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cpu spent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processors run	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
periodic signal	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
ano seconds	0.0000000000	0.0	3.94610354493e-05	30.9990780011	44.0	False
seconds cycle	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
events takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hardware activity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
discrete edges	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clock frequency	0.4239791486	0.0	0.000631376567189	10.9996721782	15.0	False
hundred mega	0.3140081076	0.0	0.000420516977341	51.99909849	35.0	False
mega hertz	0.2564179553	0.0	0.000944937008475	26.9994263118	22.0	False
nano seconds	0.2715774562	0.0	0.00173628555977	30.99909849	41.0	False
cpu clock	0.0000000000	0.0	7.02654488154e-05	5.99993853341	0.0	False
milli seconds	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
cycles divivded	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
clock rate	0.2779684004	0.0	0.000638519547455	23.999549245	21.0	False
cycles depend	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction count	0.2626801400	0.0	0.000434071389942	11.9997746225	9.0	False
cpi stands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write cpu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
count multiplied	0.4006568144	0.0	0.000157844141797	5.99991804454	0.0	False
cpi multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cpi divided	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
thee quantities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
equation cpu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions cancel	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
left hand	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
hand side	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
side seconds	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
seconds required	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
lets illustrate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifty mega	0.3899765968	0.0	0.000276227248145	7.99979511136	7.0	False
find execution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thousand instructions	0.2860492380	0.0	0.000157844141797	5.99991804454	3.0	False
find cpu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thousand cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ten raised	0.3508807971	0.0	0.000276227248145	9.99985657795	6.0	False
power minus	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
seventy macro	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
macro seconds	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
frequency increases	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
case clock	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
factors remain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inverse ratio	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clock rates	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
direct ratio	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fractional cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
takes longer	0.5012840267	0.0	9.48956122135e-05	3.99989755568	4.0	False
individual instructions	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
instructions suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction types	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual instruction	0.5010266940	0.0	0.000157844141797	3.99985657795	7.0	False
present fifty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fifty percent	0.4013157895	0.0	0.000178569440075	9.99983608909	7.0	False
category twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ten percent	0.4388771118	0.0	0.000183366387073	7.99985657795	6.0	False
percent branches	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alu instruction	0.0000000000	0.0	3.94610354493e-05	5.99993853341	2.0	False
instruction cpi	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
alu stands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arithmetic logic	0.5012840267	0.0	0.000197305177247	3.99979511136	9.0	False
logic unit	0.0000000000	0.0	0.000118383106348	1.99993853341	1.0	False
unit instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cycle load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
load takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
store takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cycles branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
branch takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
find cpi	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
taking fraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction spends	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing alu	0.0000000000	0.0	0.0	0.0	1.0	False
alu instructions	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
doing load	0.0000000000	0.0	0.0	3.99993853341	2.0	False
load instrution	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
total cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fraction point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fourteen percent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor spends	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
spend maximum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing loads	0.0000000000	0.0	0.0	0.0	1.0	False
efficient manner	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
integer operations	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
floating point	0.2239302512	1	0.00121466383633	67.9986887127	62.0	False
point operations	0.4460694698	0.0	0.000243245541888	7.99983608909	5.0	False
operations floating	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
operations memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory accesses	0.3508807971	0.0	0.000172846853125	5.99985657795	6.0	False
accessing registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction depends	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle faster	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle right	0.0000000000	0.0	0.0	2.99993853341	3.0	False
multiply operation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
period multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
composite effect	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
formula seconds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program multiplied	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
program right	0.0000000000	0.0	0.0	0.0	2.0	False
simple equations	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
complicated statement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
statement lets	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
ten seconds	0.3450869467	0.0	0.000334462620096	13.9997746225	10.0	False
computer design	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
expensive technology	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cpu design	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
design causing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
causing machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
target pardon	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doubled reduce	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first case	0.4142112283	0.0	0.000265707714198	9.9997131559	13.0	False
system cpu	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
system means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
means operating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operating system	0.4566722815	0.0	7.21607571054e-05	7.99977462249	10.0	False
architecture today	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exciting area	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
integral part	0.0000000000	0.0	3.79582448854e-05	0.0	1.0	False
daily activities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
typical computer	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
storage capacity	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
nineteen fifties	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
big hall	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sitting today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common form	0.0000000000	0.0	2.13503500226e-05	0.0	2.0	False
weather prediction	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
prediction nuclear	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nuclear simulation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
astronomical calculation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bio informatics	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
computing power	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
small computers	0.0000000000	0.0	4.68436325436e-05	0.0	1.0	False
home appliances	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
appliances cameras	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cameras mobile	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mobile phones	0.5012840267	0.0	8.30394743139e-05	2.99989755568	4.0	False
entire variety	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computers entire	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entire diversity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
common principle	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
term computer	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
computers work	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
basic principle	0.4175579704	0.0	0.000123462037947	7.99977462249	11.0	False
important issue	0.0000000000	0.0	4.6911194628e-05	2.99993853341	3.0	False
performance people	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wrong notion	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
chip area	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
basic principles	0.5015416238	0.0	0.000168206790936	3.99987706681	6.0	False
computer works	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
construction aspects	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sophisticated techniques	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
todays architectures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory structure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modern concepts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
advanced courses	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
basic features	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
modern computers	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
improved version	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
existing system	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
small today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
software stream	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
devolping software	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
good understanding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stream understanding	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
agin understanding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
embedded computers	0.4297035515	0.0	0.000140530897631	5.99987706681	5.0	False
design opportunities	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
embedded component	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computer achitecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
architectural buildings	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
buildings building	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
building architecture	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decide functionality	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
residential building	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
living area	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dining area	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
civil engineer	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
structured design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
strains durability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computer architect	0.0000000000	0.0	2.61951981532e-05	21.99909849	44.0	False
logic design	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
circuit design	0.5010266940	0.0	0.000134991001211	3.99989755568	5.0	False
functionality realise	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
circuit designer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic components	0.0000000000	0.0	7.85855944597e-05	5.99993853341	2.0	False
transistors registers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
registers capacitors	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
design aspect	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
find abstractions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
abstraction means	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
out details	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
circuit point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mind boggling	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
software abstraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
essentially solution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
trivial function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
language programmer	0.4297035515	0.0	0.000236766212696	3.99987706681	4.0	False
eqivalent program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple computation	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
right place	0.0000000000	0.0	0.0	0.0	2.0	False
circuitary inside	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
inside processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
last statement	0.0000000000	0.0	0.0	1.99993853341	3.0	False
assembler assembler	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
forward process	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
machine code	0.0000000000	0.0	6.40510500679e-05	3.99993853341	2.0	False
number number	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
number notation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decimal number	0.0000000000	0.0	5.23903963065e-05	4.99993853341	2.0	False
base sixteen	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
decimal digits	0.5010266940	0.0	0.000121622770944	3.99991804454	3.0	False
decimal notation	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
binary notation	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
notation inside	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
binary numbers	0.5012840267	0.0	0.000102409565033	3.99989755568	5.0	False
program data	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
numbers don	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware understands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major module	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor cpu	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
central processing	0.0000000000	0.0	4.93848151787e-05	0.0	0.0	False
processing unit	0.0000000000	0.0	4.46423600188e-05	0.0	0.0	False
output devices	0.5010266940	0.0	7.59164897708e-05	2.99991804454	3.0	False
mouse keyboard	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
keyboard display	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
display disk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk drive	0.3907751441	0.0	0.000685594217596	59.99909849	41.0	False
system bus	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
memory bus	0.3780503551	0.0	0.000491858141708	31.9995287561	13.0	False
bridge connecting	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
labelled cpu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sub divided	0.0000000000	0.0	0.0	0.0	1.0	False
counter register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
file alu	0.0000000000	0.0	0.000118383106348	1.99993853341	1.0	False
bus interface	0.0000000000	0.0	4.68436325436e-05	0.0	1.0	False
interface program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
file stores	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
stores operand	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arithmetical logical	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logical relational	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
relational comparison	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
comparison operation	0.5010266940	0.0	0.000157844141797	4.99991804454	3.0	False
large number	0.5028335909	0.0	5.69945702646e-05	8.99973364476	12.0	False
basic devices	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
devices transistor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transistor register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
harware level	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sub systems	0.0000000000	0.0	0.0	0.0	1.0	False
complex electronic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
components mounted	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bottom side	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
floppy disk	0.5017994859	1	0.000149452450158	4.99985657795	4.0	False
hard disk	0.4416575086	0.0	0.000348765792118	24.9995697338	17.0	False
drive cdrom	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
parallel bar	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
heat sink	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output cards	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor area	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slots pci	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory module	0.0000000000	0.0	0.000101243250908	5.99987706681	6.0	False
package form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory chips	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complete memory	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
memory system	0.0000000000	0.0	3.93926323335e-05	0.0	1.0	False
seagate hard	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk controller	0.0000000000	0.0	4.27007000453e-05	0.0	1.0	False
controller circuit	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
highest level	0.0000000000	0.0	4.09638260132e-05	0.0	2.0	False
language programs	0.0000000000	0.0	0.000101243250908	2.99993853341	2.0	False
lowest level	0.0000000000	0.0	3.54170622503e-05	0.0	1.0	False
hardware side	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major building	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
building block	0.0000000000	0.0	2.13503500226e-05	13.9997336448	12.0	False
block registers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
registers adders	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
individual components	0.0000000000	0.0	7.4077222768e-05	1.99993853341	3.0	False
hardware software	0.4175579704	0.0	9.48956122135e-05	3.99989755568	4.0	False
software boundary	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
basic capability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major harware	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
harware components	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machine defined	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware designer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware levels	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
software architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
set level	0.5010266940	0.0	0.000157844141797	4.99991804454	2.0	False
micro architecture	0.3340177960	0.0	0.000236766212696	9.99987706681	5.0	False
architecture level	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
set architecture	0.4641724794	0.0	0.000473532425392	19.999692667	10.0	False
architecture refers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
flip flops	0.3472623048	0.0	0.000235756783379	11.9998156002	8.0	False
basic unit	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
logic modules	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
typical view	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
place instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
application programs	0.0000000000	0.0	2.953725572e-05	0.0	2.0	False
system software	0.3508807971	0.0	0.000137874213167	7.99985657795	6.0	False
level programs	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
compile load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
execute programs	0.0000000000	0.0	1.77085311252e-05	0.0	1.0	False
broad cpu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lower level	0.4175579704	0.0	6.99151551006e-05	4.99989755568	3.0	False
physical dimension	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
physical manifestation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
language view	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
view defines	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor state	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
execute instruction	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
state defined	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
defined state	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory contents	0.0000000000	0.0	6.40510500679e-05	1.99993853341	3.0	False
permanent data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware components	0.0000000000	0.0	4.68436325436e-05	0.0	1.0	False
files alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hand held	0.0000000000	0.0	5.23903963065e-05	0.0	0.0	False
held devices	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
devices devices	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
computers lap	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
lap tops	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
consuming power	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large rate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out computation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dominating issue	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
suitable trade	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extreme power	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
power saving	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
require lots	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
architect lies	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
making right	0.0000000000	0.0	0.0	0.0	0.0	False
right choice	0.0000000000	0.0	0.0	0.0	0.0	False
specialized structure	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
create functions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program abstractions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
key components	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
alu registers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
registers condition	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
condition codes	0.5010266940	0.0	0.000157844141797	6.99991804454	3.0	False
desired operation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
right thing	0.5010266940	0.0	0.0	3.99991804454	4.0	False
providing branches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
level languages	0.0000000000	0.0	0.000101243250908	3.99993853341	0.0	False
sophisticated processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific examples	0.0000000000	0.0	4.27007000453e-05	0.0	2.0	False
common thing	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
processor works	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
simple instruction	0.5015416238	0.0	0.000236766212696	8.99977462249	9.0	False
real problem	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
real situation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
memory words	0.0000000000	0.0	8.41033954681e-05	0.999938533407	2.0	False
supposedly integers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
understand mathematics	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
real programs	0.0000000000	0.0	7.85855944597e-05	4.99993853341	3.0	False
real hardware	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
finite number	0.3130010904	0.0	0.000102409565033	5.99987706681	6.0	False
real numbers	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
finite precison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
finite range	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
nice properties	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
real number	0.0000000000	0.0	4.46423600188e-05	3.99991804454	4.0	False
mathematical domain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
real instructions	0.4175579704	0.0	0.000197305177247	4.99989755568	3.0	False
life program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
asembly language	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
physical reality	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
abstract model	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
unbounded array	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
physically memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed number	0.0000000000	0.0	1.43664735585e-05	0.0	1.0	False
flat array	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
hierarchial structure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
real practice	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
discussion focuses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
asymptotic complexity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bottom line	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
theoritical consideration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
seconds seconds	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computers domain	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
designing hardware	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
embedded processor	0.0000000000	0.0	3.94610354493e-05	3.99993853341	3.0	False
intelligent function	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
conventional view	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computing engine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
proces information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
communication opens	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
application possibilities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
embedded computer	0.0000000000	0.0	2.34218162718e-05	5.99985657795	6.0	False
computer domain	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
embedded domain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
embedded application	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
customized design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
standard processor	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
completary design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simplest part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
desk top	0.4297035515	0.0	0.000236766212696	6.99987706681	5.0	False
top computers	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
phones washing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
washing machines	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
executing instructions	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
tremendous difference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
consumption cost	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
purpose means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
top computer	0.0000000000	0.0	3.94610354493e-05	3.99991804454	1.0	False
power point	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
point presentation	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
special purpose	0.5023160062	0.0	0.000177266845501	9.99981560022	7.0	False
purpose computer	0.4006568144	0.0	0.000134991001211	3.99991804454	2.0	False
mobile phone	0.3577974925	0.0	9.84815808338e-05	6.99979511136	9.0	False
specific task	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
top processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pentium processor	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
micro controller	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
actual chip	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
small rectangular	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
rectangular tcq	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
circular window	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
big space	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
packaging requirements	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forty pins	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
accommodate forty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
smaller packages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
roughly lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
contrasting devices	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
purpose processor	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
performance consumes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
consumes lot	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
purpose applications	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lower power	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
right works	0.0000000000	0.0	0.0	0.0	1.0	False
transparent window	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
quartz window	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program inside	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make correction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ultra violet	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
violet light	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory content	0.0000000000	0.0	3.94610354493e-05	2.99991804454	4.0	False
major topics	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
architectural aspects	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific instruction	0.0000000000	0.0	7.85855944597e-05	4.99987706681	4.0	False
instructions work	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
express computation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing instructions	0.0000000000	0.0	0.0	0.0	1.0	False
design aspects	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arithmetic unit	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
build circuitory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
put register	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
put buses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
put program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data flow	0.5010266940	0.0	6.85594217596e-05	5.99979511136	9.0	False
common technique	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
performance system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
important component	0.0000000000	0.0	1.66078948628e-05	0.0	1.0	False
good performance	0.0000000000	0.0	4.27007000453e-05	0.0	2.0	False
reasonable cost	0.0000000000	0.0	8.41033954681e-05	1.99993853341	3.0	False
devices input	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
output controllers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
announcements put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lab exercises	0.0000000000	0.0	0.000101243250908	2.99993853341	2.0	False
similar list	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
incidently doctor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
doctor kolin	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
kolin paul	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
preparing presentation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
presentation material	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
teaching assistant	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
harsh dand	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lab homepage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first lab	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lab exercise	0.0000000000	0.0	6.74955006054e-05	4.99989755568	4.0	False
make submission	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computer services	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
services centre	0.5023160062	0.0	0.000355149319044	8.99981560022	4.0	False
main book	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
computer organisation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
organisation design	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
software interface	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
system design	0.0000000000	0.0	3.79582448854e-05	0.0	1.0	False
terms computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
design computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
organisation computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
term architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design refers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware building	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
building aspects	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
minors majors	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
majors lab	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
class asignment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
discussed today	0.0000000000	0.0	0.000101243250908	1.99993853341	3.0	False
peripheral computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computer interface	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
phone mobile	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
understand computer	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
processor memory	0.2997990223	0.0	0.00106419924576	44.9992828897	32.0	False
main functionality	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
user point	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
computer point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
palm palm	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
palm top	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
communication variety	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computers history	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
studying history	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
good insight	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
political history	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
economic history	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
significant impact	0.0000000000	0.0	7.85855944597e-05	2.99993853341	3.0	False
past half	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
landmark development	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
regular generation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
develop computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computer systems	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
electronic system	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major technological	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
technological development	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
development takes	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
drastic sudden	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sudden change	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size size	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
earlier computer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large organisations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual computers	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
computer density	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
appliances mobile	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
situation today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extended periods	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
first generation	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
basic device	0.0000000000	0.0	3.94610354493e-05	2.99993853341	3.0	False
vacuum tube	0.4175579704	0.0	0.000168738751513	5.99985657795	6.0	False
tube vacuum	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basic electronic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
electronic device	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
switch voltage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current levels	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
expensive bulky	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huge roomful	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
punched cards	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
paper tapes	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
rotating drum	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
magnetic rotating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
generation computers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
generation ends	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rapid transition	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
growth development	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
development improvement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
generation change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
texas instruments	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
transistors perform	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar function	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
smaller faster	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
faster cheaper	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
language people	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
people started	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
early versions	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
fortran cobol	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
technology moved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single silicon	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
silicon chip	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integrated circuits	0.4006568144	1	0.000104780792613	3.99991804454	3.0	False
single device	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
early chip	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
chip depending	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ssi msi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lsi ssi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ssi stands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small scale	0.0000000000	0.0	6.74955006054e-05	0.0	0.0	False
scale integration	0.1877163739	0.0	0.000168206790936	5.99987706681	5.0	False
integration medium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
medium scale	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
large scale	0.3577974925	0.0	0.000102409565033	4.99989755568	4.0	False
naturally equipment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
equipment computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
speed increased	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
efficiency increased	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
additional peripherals	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
paper tape	0.1968643990	0.0	0.000234853850249	8.99975413363	11.0	False
batch processing	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
processing environment	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
punching program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
central facility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small syntactic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
syntactic mistakes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
full stop	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
program result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
error message	0.0000000000	0.0	2.87329471169e-05	0.0	2.0	False
correction submit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tedious process	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computing started	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
online mode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major change	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
change occur	0.0000000000	0.0	3.94610354493e-05	1.99993853341	2.0	False
vlsi appeared	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entire processor	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
single chip	0.4006568144	0.0	8.92847200377e-05	2.99991804454	3.0	False
arise lsi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vlsi vlsi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
vlsi stands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scale integrated	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
ulsi ultra	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
late seventies	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
infact tens	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
initially vlsi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individuals owning	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
personal computing	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
computing home	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
home computing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
means computers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large system	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
graphical user	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
user interface	0.4006568144	0.0	4.68240191489e-05	3.99991804454	3.0	False
fourth generation	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
microprocessor era	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
find mention	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
technological revolution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
artificial intelligence	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
parallel processing	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
input outputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
human life	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generation computing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
massive project	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous definition	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
previous generation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
hardware technology	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
technical features	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance divided	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unit cost	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
astonishing improvement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
relative scale	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
tube transistor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transistor integrated	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integrated circuit	0.0000000000	0.0	2.61951981532e-05	4.99989755568	4.0	False
years nineteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cost raises	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interesting thing	0.0000000000	0.0	3.79582448854e-05	0.0	1.0	False
memory capacity	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
entire period	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
dynamic ram	0.4175579704	0.0	0.000197305177247	4.99989755568	4.0	False
basic semiconductor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
semiconductor memory	0.4297035515	0.0	0.000157171188919	3.99987706681	5.0	False
computers today	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
linear rise	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
log scale	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
exponential rise	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
early period	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty years	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
capacity change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
half years	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
capacity doubles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
graph shows	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
complete computer	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
include performance	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
performance contribution	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
contribution made	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single figure	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
ten years	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
years period	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
early machines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mix machines	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machines ibm	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ibm machine	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
key developments	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
technology changed	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
significant events	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
major events	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
events beginning	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first programmable	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
programmable computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
konrad zuse	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nineteen forty	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
harvard mark	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
harvard architecture	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
storing program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
storing data	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
commonly today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single memory	0.4388771118	0.0	0.000212839849152	2.99985657795	7.0	False
accomodates program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory units	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
previous attempts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computers developed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
formed basis	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pin point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
competing claims	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
john fon	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
fon newman	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
store program	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
takes instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple idea	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
changed history	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
commercial computer	0.0000000000	0.0	4.68436325436e-05	0.0	0.0	False
kind system	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
research lab	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
first computer	0.4006568144	0.0	9.36872650872e-05	4.99989755568	4.0	False
ibm enters	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
significant player	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
language fortran	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first high	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
original form	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
fortran seventy	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nineteen fifty	0.2860492380	0.0	0.000157844141797	3.99991804454	3.0	False
first version	0.0000000000	0.0	3.93926323335e-05	0.0	1.0	False
stanford research	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
research institute	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
banking industry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
magnetic ink	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ink corrector	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
corrector reading	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ics integrated	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
circuits date	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computer game	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
game nineteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nineteen sixty	0.4175579704	0.0	0.000197305177247	5.99989755568	4.0	False
computer mouse	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computer network	0.0000000000	0.0	1.11562992557e-05	0.0	1.0	False
network arpanet	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
network developed	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
defence funding	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
funding arpa	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arpa stands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
advanced research	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
research project	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
project agency	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
defence agency	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
funds research	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
research projects	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
integration begins	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first memory	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
first dynamic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ram chip	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first microprocessor	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
flexible storage	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
storage unit	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
flexible disk	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
flexible nature	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ethernet computer	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
computer networking	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
nineteen seventy	0.3130010904	0.0	0.000168738751513	5.99989755568	4.0	False
first computers	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
first home	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
home computer	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
consumer computers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
popular computers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
apple trs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
trs eighty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
spreadsheet program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first spreadsheet	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
visicalc developed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first word	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
word processor	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
processor wordstar	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wordstar nineteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
important landmark	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nineteen eighty	0.4175579704	0.0	0.000197305177247	5.99989755568	5.0	False
personal level	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
series computing	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
earlier consumer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
consumer computer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reaped maximum	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first operating	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
microsoft operating	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
system msdos	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
apple lisa	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lisa computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extensive gui	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
graphic user	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
textual interface	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
give command	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
graphic interface	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
popular computer	0.0000000000	0.0	3.37477503027e-05	0.0	2.0	False
apple apple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
apple macintosh	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
traced history	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
end lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
early computer	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
ibm ibm	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
compute tables	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tables indicating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
indicating moon	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
moon positions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
apollo flight	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifty multiplications	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pumched tape	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vacuum tubes	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
control voltage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ideal size	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
required floor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
floor space	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty feet	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
feet twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forty feet	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
feet univac	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first commercial	0.0000000000	0.0	4.46423600188e-05	0.0	0.0	False
magnetic tape	0.0000000000	0.0	3.79582448854e-05	1.99993853341	2.0	False
tape printer	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
printer memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory size	0.5012840267	0.0	0.00014017232578	5.99989755568	4.0	False
thousand words	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
words thousand	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand numbers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twelve digits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
delay lines	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
magnetic tapes	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
fifty thousand	0.4006568144	0.0	0.000134991001211	5.99991804454	2.0	False
todays system	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar order	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
popular systems	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
systems ibm	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
cdc sixty	0.4006568144	0.0	0.000157844141797	5.99991804454	3.0	False
modern day	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
day processors	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
architectural details	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
details illiac	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
parallel system	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
system developed	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
illionos urbana	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
urbana champaign	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
major attempt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
large parallel	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
high computers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computers computers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computers shrunk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mini computers	0.0000000000	1	7.89220708986e-05	0.0	2.0	False
type writer	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
crt monitor	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
picture xerox	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
xerox alto	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
alto machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first work	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
work stations	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
powerful desk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fledged capability	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
large computer	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
good user	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pirating work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
developing window	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
window based	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
based interface	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
granted today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
super computer	0.0000000000	0.0	6.74955006054e-05	2.99993853341	3.0	False
early super	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
super computers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computers cray	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance computer	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
highest performance	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
circular form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wire length	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cable short	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extensive cooling	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
high speed	0.5010266940	0.0	4.35784388646e-05	4.99991804454	3.0	False
interesting pictures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
atomic dimensions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific elements	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
nano technology	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
technology area	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
area nano	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
technology means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nano meters	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
computing refers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
spread world	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
massive number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hundred thousands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single problem	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
computing capability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extended quantum	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
quantum computing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computing based	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
quantum principles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tough computing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computing problems	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
dna computing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex structure	0.0000000000	0.0	0.000101243250908	2.99993853341	3.0	False
technologies develop	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
depth understand	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
programmers point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
discussing instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
level architecture	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arithmetic add	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bne instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
loads upper	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
instructions format	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register format	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit opcode	0.5010266940	0.0	0.000134991001211	6.99991804454	3.0	False
controlled constructs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thenelse type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple check	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
typically beq	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bne instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
executing loops	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
switch type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mips instruction	0.0000000000	0.0	7.89220708986e-05	2.99991804454	3.0	False
subtle differences	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
lets start	0.5012840267	0.0	0.00015202846368	3.99989755568	5.0	False
summing elements	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forward thing	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
unusual form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main body	0.0000000000	0.0	8.41033954681e-05	2.99993853341	3.0	False
submit update	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
perform loop	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
loop termination	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
termination check	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forward move	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single statement	0.4006568144	0.0	0.000112137860624	4.99991804454	3.0	False
first element	0.0000000000	0.0	1.32658372961e-05	0.0	1.0	False
word loaded	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
running sum	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
index compare	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
means start	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
blt instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction blt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pseudo instruction	0.4460694698	0.0	0.000315688283595	11.9996516893	16.0	False
real instruction	0.0000000000	0.0	7.89220708986e-05	6.99985657795	7.0	False
pseudo instructions	0.3763012466	0.0	0.000355149319044	4.99981560022	8.0	False
blt compares	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slt slt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slt compares	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
assembler temporary	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
temporary value	0.0000000000	0.0	0.0	0.0	2.0	False
intermediate value	0.0000000000	0.0	0.0	0.0	1.0	False
special role	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
assemblers usage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
assembler directives	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data area	0.3135037903	0.0	0.000234218162718	9.99977462249	10.0	False
code area	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
dot data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
directive dot	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dot space	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hundred bytes	0.3577974925	0.0	0.00015202846368	5.99989755568	3.0	False
area leave	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
leave space	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size hundred	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
dot text	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
load address	0.5012840267	0.0	0.00014017232578	5.99989755568	4.0	False
symbolic language	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data directive	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
default data	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
arbitary size	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size thirty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register requires	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
step loads	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
lower right	0.0000000000	0.0	0.0	0.0	1.0	False
lui instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right portion	0.0000000000	0.0	0.0	0.0	1.0	False
data fill	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output code	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
faster code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
improve code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modification made	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performing sum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra statements	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pointer updation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lesser number	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
extra statement	0.0000000000	0.0	0.000118383106348	3.99991804454	4.0	False
loop efficient	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hundred times	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
address dollar	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
previous case	0.4013157895	0.0	0.000170802800181	5.99983608909	8.0	False
initial address	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
address preparation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
preparation steps	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
remaining part	0.4175579704	0.0	0.00015202846368	3.99989755568	4.0	False
notice whats	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
loop question	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
check pointer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final value	0.4297035515	0.0	0.0	4.99987706681	5.0	False
final code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
programmed lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nested loops	0.0000000000	0.0	7.85855944597e-05	2.99993853341	2.0	False
simple sorting	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
sorting algorithm	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
first position	0.2860492380	0.0	7.08341245006e-05	2.99991804454	4.0	False
loop makes	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
main step	0.3758664955	0.0	0.000236766212696	5.99987706681	5.0	False
key position	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
first outer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first iteration	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
position scan	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interchange step	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
initial position	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
end value	0.0000000000	0.0	0.0	0.0	1.0	False
last element	0.0000000000	0.0	0.0	0.0	1.0	False
comparing elements	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
elements pointed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
updated comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pointer initialization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
statement prepares	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
comparison purpose	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
comparing limits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
limits pointed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
element pointed	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
abstract sense	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
earlier lecture	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
values pointed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
blt statement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cross fashion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interchange manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump instructions	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
control structure	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
boolean comparison	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
false outcome	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
result falls	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small pieces	0.0000000000	0.0	4.46423600188e-05	0.0	2.0	False
switch statement	0.5010266940	0.0	0.000134991001211	3.99991804454	4.0	False
break statement	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
repeated comparisons	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
multiway branch	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
register content	0.0000000000	0.0	7.89220708986e-05	2.99993853341	3.0	False
starting addresses	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
label exit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
add statement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump table	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
table starting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
prepared address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
location address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
properiat address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forward code	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
code doing	0.0000000000	0.0	0.0	0.0	0.0	False
non continuos	0.0000000000	0.0	0.0	0.0	0.0	False
continuos values	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
table approach	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific cases	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
thousand lets	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
twenty thousand	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand fourty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand sixty	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
address thousand	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
general approach	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
base address	0.4006568144	0.0	9.36872650872e-05	26.9996721782	15.0	False
blt bge	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets begin	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
type load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
index register	0.0000000000	1	7.89220708986e-05	0.0	2.0	False
base register	0.4388771118	1	0.000163952713903	6.99985657795	7.0	False
exact effect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative right	0.0000000000	0.0	0.0	0.0	1.0	False
offset lies	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twos complement	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
complement form	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complement notation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
representation detail	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word address	0.5010266940	0.0	0.000157844141797	5.99991804454	3.0	False
double word	0.0000000000	0.0	7.89220708986e-05	4.99993853341	3.0	False
exist instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
varying size	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
aligned boundaries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current position	0.0000000000	0.0	3.79582448854e-05	0.0	2.0	False
positive offset	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative offset	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction assembler	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
word offset	0.5010266940	0.0	0.000121622770944	3.99991804454	4.0	False
speaking notice	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hardware implementation	0.5010266940	0.0	8.54014000905e-05	4.99991804454	3.0	False
hardware convenience	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
full fledged	0.5012840267	0.0	0.000168738751513	6.99989755568	4.0	False
fledged thirty	0.0000000000	0.0	0.000118383106348	3.99993853341	1.0	False
bit address	0.4518750965	0.0	0.000210796346446	9.99975413363	11.0	False
instruction dot	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dot dot	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
dot twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lsb twenty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits twenty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory space	0.4006568144	0.0	4.91800292372e-05	3.99991804454	3.0	False
effectively twenty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
byte twenty	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
current segment	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
power twenty	0.0000000000	0.0	0.000101243250908	1.99993853341	2.0	False
exception case	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump statement	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
initial value	0.0000000000	0.0	0.0	0.0	2.0	False
last point	0.0000000000	0.0	0.0	1.99993853341	2.0	False
last word	0.0000000000	0.0	0.0	0.0	1.0	False
thirty bit	0.4297035515	0.0	0.000236766212696	10.9998156002	8.0	False
instruction specifies	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
learned today	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
simple compare	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
branch statements	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
simple loops	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
loops nested	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
loop begins	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tight loop	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
efficient loop	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small nitty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nitty gritty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
gritty improvements	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compiler point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compiler writters	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generate code	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
efficient code	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
improved code	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
inefficient program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final form	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
systematic tranformations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtle manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
point computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
important programming	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
programming language	0.0000000000	0.0	1.14265702933e-05	0.0	1.0	False
language abstraction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
build program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hierarchial manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
construct large	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
large program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
logical instructions	0.5017994859	0.0	0.000276227248145	6.99985657795	5.0	False
constant comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
store load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arbitary location	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
made load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address load	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
procedural abstraction	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
last class	0.0000000000	0.0	0.0	0.0	2.0	False
times thinking	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arbitary piece	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single operation	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
control linkage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
means tranfer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control returns	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
sub data	0.0000000000	0.0	0.0	0.0	0.0	False
data flows	0.5012840267	0.0	0.00014017232578	1.99989755568	4.0	False
procedure parameters	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
result flow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
calling program	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
carry values	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
carry value	0.0000000000	0.0	0.0	1.99993853341	3.0	False
local storage	0.0000000000	0.0	9.12170782079e-05	2.99993853341	2.0	False
storage decorations	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
procedural function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
function multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple times	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
fresh allocation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
global data	0.0000000000	0.0	7.02654488154e-05	2.99993853341	3.0	False
local data	0.3681882095	0.0	0.000216659477834	13.9997746225	10.0	False
previous picture	0.0000000000	0.0	4.27007000453e-05	0.0	2.0	False
direct recursion	0.0000000000	0.0	3.94610354493e-05	2.99993853341	3.0	False
indirect recursion	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
control flow	0.5012840267	0.0	0.000111605900047	4.99987706681	5.0	False
flow data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
global storage	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
sorting program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
double loop	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
main operation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operation inside	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
suppose define	0.0000000000	0.0	0.0	0.0	1.0	False
xchg exchange	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
assembly level	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
place instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
call instruction	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
jal jump	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
link jal	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
jal stands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
treating xchg	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
label attached	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jal instruction	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
call transfer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional thing	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
current address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
return address	0.3488162873	0.0	0.000593975477192	43.9993853341	29.0	False
address register	0.5010266940	0.0	0.000134991001211	4.99991804454	3.0	False
return value	0.0000000000	0.0	0.0	0.0	2.0	False
global values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
return statement	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
takes contents	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
stored return	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
provide control	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
passing parameters	0.4175579704	0.0	0.000130975990766	4.99989755568	5.0	False
simplest method	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
specific registers	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
registers designated	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cover lots	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common cases	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
additional parameters	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
specific memory	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
simple extension	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
storage suppose	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
array declaration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
storage area	0.0000000000	0.0	4.46423600188e-05	0.0	2.0	False
area code	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
continuous allocation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code part	0.0000000000	0.0	0.000101243250908	3.99993853341	3.0	False
specific convention	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data part	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
storage assignment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nested calls	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
calling fuction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
return point	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
first call	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
call occurs	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
endless loop	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
procedure huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last thing	0.4175579704	0.0	0.0	2.99989755568	5.0	False
location load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sorting case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
case sorting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sorting problem	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
minimum value	0.0000000000	0.0	0.0	3.99993853341	3.0	False
start scanning	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
location pointer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
loop call	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exchange condition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
conditional exchange	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exchange compare	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exchange update	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
exchange lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
callee understand	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
min procedure	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
exchange updates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forms body	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address call	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suitable offset	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
recursive call	0.3758664955	1	0.000140530897631	10.9998156002	9.0	False
recursive calls	0.0000000000	0.0	7.4077222768e-05	3.99993853341	3.0	False
parameter exchange	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
start return	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
appropriately exit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed memory	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
subsequent calls	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
generated inside	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subsequent returns	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
return takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
original entry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entry point	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
natural structure	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
natural data	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
data structure	0.4460694698	0.0	7.75835433071e-05	13.9997541336	11.0	False
out structure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
calls occur	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
out manner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
return addresses	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
function push	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
direct instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stack pointer	0.2947495578	1	0.000864234265627	54.9992828897	34.0	False
make stack	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
stack grow	0.0000000000	0.0	3.94610354493e-05	4.99989755568	4.0	False
reducing addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
increasing addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maximum address	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
start building	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
building stack	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lower addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
decrement stack	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
create space	0.0000000000	0.0	8.41033954681e-05	4.99993853341	2.0	False
side observation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
listed subtract	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative constant	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
pointer put	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
desired register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pointer increase	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
longer considered	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
recursive environment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
return doesn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fresh values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stack stack	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
declared suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
local array	0.0000000000	0.0	7.89220708986e-05	7.99987706681	6.0	False
fixed address	0.0000000000	0.0	4.93848151787e-05	2.99993853341	3.0	False
natural place	0.0000000000	0.0	2.8034465156e-05	1.99993853341	3.0	False
earmark space	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
local arrays	0.5010266940	0.0	0.000157844141797	4.99991804454	3.0	False
local structures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
longer required	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
pay attention	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
assume availability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
occurs control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
require register	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
conflict imagine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
finishes tells	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed vision	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
partial computation	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
convention helps	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write programs	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
write program	0.0000000000	0.0	3.37477503027e-05	0.0	2.0	False
leave values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
partial results	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
callee feels	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transparent manner	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
callers value	0.0000000000	0.0	0.0	0.0	1.0	False
work left	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
concerned caller	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similarly registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
caller requires	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
conventions define	0.0000000000	0.0	0.0	0.0	1.0	False
case required	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
register names	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware constraint	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dollar eighty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
expanding pseudo	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
instructions requires	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
temporary calculation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
assembler dollar	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
parameter passing	0.0000000000	0.0	7.85855944597e-05	2.99993853341	3.0	False
basically number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
returning values	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
passing values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
saved temporaries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
global pointers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
continuous area	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
frame pointer	0.4175579704	0.0	0.000130975990766	4.99989755568	4.0	False
hardware wise	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
instruction assumes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hardware doesn	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
return instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
general instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
activation record	0.2106753277	1	0.00145115326302	82.9989960456	48.0	False
systems follow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
everytime function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
activation records	0.4297035515	0.0	0.000202486501816	7.99987706681	5.0	False
pointer points	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
first location	0.0000000000	0.0	7.4077222768e-05	1.99993853341	3.0	False
last location	0.0000000000	0.0	0.0	0.0	1.0	False
previous activation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
local local	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
make reference	0.5010266940	0.0	0.000157844141797	2.99991804454	3.0	False
top everythinh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dynamic storage	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
storage allocation	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
dynamically allocation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
longer act	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reference point	0.5010266940	0.0	0.000121622770944	2.99991804454	3.0	False
point accessing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
constant offset	0.4297035515	0.0	0.000236766212696	8.99985657795	7.0	False
point offsets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets summarize	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
summarize lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basic ideas	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
first issue	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
arranging procedure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
procedure call	0.0000000000	0.0	3.93926323335e-05	0.0	1.0	False
follow lot	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex recursive	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
recursive procedure	0.0000000000	0.0	4.93848151787e-05	4.99989755568	4.0	False
record creation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data allocated	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
local link	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
function proceeds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
link record	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
constant offsets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dynamic part	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
complex methods	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simply access	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
aggregate terms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
push arguments	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
push return	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
push registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
matched infact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common source	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
pops match	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory allocated	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
pointer stack	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
entire memory	0.0000000000	0.0	7.85855944597e-05	2.99993853341	2.0	False
typical case	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
data areas	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
opposite direction	0.0000000000	0.0	1.83193681716e-05	0.0	2.0	False
direction grows	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
random allocations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
automatic allocations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
return happen	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed partition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stack area	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
heap area	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
count policy	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total space	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
program works	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
fixed space	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
recursive programs	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
previous class	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
sub routines	0.0000000000	0.0	0.0	0.0	1.0	False
register usage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
temporary areas	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
temporary words	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
recursive procedures	0.0000000000	0.0	0.000101243250908	2.99993853341	2.0	False
temporary values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
create activation	0.0000000000	0.0	0.000118383106348	3.99993853341	1.0	False
function call	0.0000000000	0.0	1.89791224427e-05	0.0	1.0	False
main funtion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sorting procedure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
merge sort	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
recursive manner	0.0000000000	0.0	9.12170782079e-05	1.99993853341	2.0	False
recursive implementation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
crucial points	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
assembly implementation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main function	0.0000000000	0.0	3.79582448854e-05	3.99993853341	3.0	False
sort function	0.3005543010	0.0	0.000236766212696	8.99987706681	5.0	False
recursive function	0.0000000000	0.0	3.0405692736e-05	0.0	2.0	False
maximum dimension	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
actual size	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sorted values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forward function	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
input perform	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
elaboration lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
merge function	0.4175579704	0.0	0.000197305177247	8.99989755568	4.0	False
function merge	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
recursive funtion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sub matrices	0.0000000000	0.0	0.0	0.0	0.0	False
matrices sub	0.0000000000	0.0	0.0	0.0	0.0	False
sub arrays	0.0000000000	0.0	0.0	0.0	0.0	False
parts sort	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
equal halves	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
output output	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
temporary array	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sorted arrays	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
stright forward	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small thing	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
variable size	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
size array	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
maximum value	0.0000000000	0.0	0.0	2.99993853341	3.0	False
split portion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
local variables	0.2697516484	0.0	0.00010338039502	7.99985657795	6.0	False
variables initialised	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
max limits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
smaller element	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger element	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
creating array	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
array sorted	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sorted array	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
ascending order	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
remaining elements	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
tail end	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
defining activation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
records creating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets define	0.0000000000	0.0	0.0	0.0	1.0	False
merge procedure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
parameters addresses	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
addresses starting	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
reserve space	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
parameters return	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
put upto	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
creating activation	0.0000000000	0.0	0.000118383106348	4.99993853341	0.0	False
smaller activation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entire requirement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
usual convention	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
additional registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
procedure sort	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
array addresses	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integer value	0.0000000000	0.0	0.0	1.99993853341	2.0	False
similar idea	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
entire array	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
half upper	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
defined activation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
showing part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main loop	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
transfering elements	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
local values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction bge	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bge branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
begins loop	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
steps multiplication	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
preparing address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register stored	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
loop ends	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
offset required	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
procedure merge	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entire procedure	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
calling point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sort procedure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional record	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
statement takes	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
starting twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty word	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
means eighty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
eighty bytes	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
actual argument	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
forty forty	0.0000000000	0.0	9.12170782079e-05	5.99993853341	1.0	False
thethird statement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
statement requires	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
requires correction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty forty	0.5010266940	0.0	0.000157844141797	7.99991804454	3.0	False
forty words	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixty bytes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixty offset	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
offset bring	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twelve bytes	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
created activation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small activation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
record filling	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple single	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
temporary data	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
first load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
load statement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
statement loads	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
loads return	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
adding twelve	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register brings	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
current invocation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
values adress	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
store forty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
store return	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sort call	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address place	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets pick	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
offset twenty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
minus twelve	0.0000000000	0.0	0.000101243250908	5.99993853341	2.0	False
top position	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
offset forty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
eighty eighty	0.5010266940	0.0	0.000157844141797	7.99991804454	3.0	False
record generation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
space required	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
arrays twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stack dispose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pointer minus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
assembly encoding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lab work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
array size	0.0000000000	0.0	7.4077222768e-05	5.99993853341	3.0	False
pointer version	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first write	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
assembly version	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large activation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stack grows	0.4006568144	0.0	0.000104780792613	3.99991804454	3.0	False
analytical calculation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
recursion related	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maximum stack	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stack size	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
additional code	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
empty stack	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
stack assign	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
value decreases	0.0000000000	0.0	0.0	0.0	1.0	False
update value	0.0000000000	0.0	0.0	0.0	1.0	False
maximum size	0.0000000000	0.0	1.476862786e-05	0.0	1.0	False
actual value	0.0000000000	0.0	0.0	0.0	1.0	False
parameter value	0.0000000000	0.0	0.0	0.0	1.0	False
input array	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data size	0.3084702908	0.0	0.000243245541888	9.99983608909	7.0	False
present algorithm	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
algorithm written	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
space usage	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
create array	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
array everytime	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
recursive functions	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
entire usage	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
crucial decisions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
easily access	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
access data	0.0000000000	0.0	3.54170622503e-05	0.0	1.0	False
stack fill	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
return recover	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
today computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
architecture space	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
understand instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mips architecture	0.3584545321	0.0	0.000394610354493	17.9997951114	9.0	False
things work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
level close	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
architectural space	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
main key	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
key features	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
key points	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
key characteristics	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
terms risc	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
set computer	0.3337893297	0.0	0.000157844141797	9.99987706681	0.0	False
complex instruction	0.4297035515	0.0	0.000236766212696	11.9998565779	4.0	False
architectural styles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lecture today	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
main things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
storage structure	0.0000000000	0.0	4.09638260132e-05	0.0	2.0	False
purpose registers	0.4388771118	0.0	0.000276227248145	11.9998565779	5.0	False
address space	0.3247271759	1	0.000265316745921	21.9995902227	18.0	False
represent instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
binary patterns	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
predominant features	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
characterize mips	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complete mips	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basic instructions	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
common operation	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
small set	0.4175579704	0.0	9.15968408582e-05	5.99989755568	5.0	False
operations exist	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
relational operation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
equal branch	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slt operation	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
procedure linkage	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
data bringing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bringing data	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
non integers	0.0000000000	0.0	0.0	0.0	1.0	False
sixteen registers	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
equal ease	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register numbers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register play	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific role	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
value doesn	0.0000000000	0.0	0.0	0.0	1.0	False
procedure linkages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
harder fast	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
curent instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thirty minus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mega bytes	0.5015416238	0.0	0.000148154445536	5.99987706681	5.0	False
spaces empty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
addressing mode	0.2660044819	1	0.000547302469248	77.9992009343	38.0	False
access operands	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
addressing modes	0.3108893170	0.0	0.000550099161218	41.9995697338	20.0	False
right column	0.0000000000	0.0	0.0	3.99993853341	3.0	False
mode register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register addressing	0.4175579704	0.0	0.000197305177247	9.99989755568	3.0	False
mode base	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
relative pseudo	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register indirect	0.0000000000	1	0.000118383106348	5.99993853341	2.0	False
constant operand	0.0000000000	0.0	3.94610354493e-05	7.99987706681	6.0	False
first addressing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
source operand	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
destination result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump target	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
divide slt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slt beq	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
base addressing	0.4019769357	0.0	0.000473532425392	23.9997541336	11.0	False
addressing involves	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
resulting address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address refers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
assume operands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
destination source	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
relative addressing	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
implicit register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
addressing refers	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bytes hundred	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hundred words	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
direct addressing	0.4006568144	0.0	0.000157844141797	9.99989755568	4.0	False
specifies address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address field	0.0000000000	0.0	1.83193681716e-05	3.99993853341	3.0	False
link instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
constant field	0.4006568144	0.0	0.000157844141797	7.99991804454	3.0	False
significant end	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
zeros forms	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit byte	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
direct address	0.0000000000	0.0	7.89220708986e-05	15.9998360891	7.0	False
indirect addressing	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
register points	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
specific instructions	0.0000000000	0.0	8.41033954681e-05	3.99993853341	3.0	False
instruction opcode	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
independent manner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
orthogonal parts	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
last feature	0.0000000000	0.0	0.0	0.0	1.0	False
address fields	0.0000000000	0.0	4.68436325436e-05	0.0	1.0	False
common format	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
largest number	0.5012840267	0.0	0.000123462037947	4.99989755568	5.0	False
arithmetic logical	0.5012840267	0.0	0.000197305177247	2.99989755568	4.0	False
comparison instruction	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
format type	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
limited number	0.5010266940	0.0	5.90745114399e-05	5.99991804454	4.0	False
instruction formats	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
fair number	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
registers thirty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small exception	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
implementation comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simpler hardware	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arbitary comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction perform	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
wide number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
logic operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
constrasting architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
things change	0.0000000000	0.0	7.89220708986e-05	1.99993853341	3.0	False
common feature	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complex operation	0.0000000000	0.0	0.000118383106348	3.99991804454	4.0	False
memory increments	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
comparison succeeds	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
incrementing comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
logical sense	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
single instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program compact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative side	0.4297035515	0.0	0.000133927080056	4.99987706681	6.0	False
flip side	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
machine slower	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hertz pentium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hertz periodic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operations occur	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
individual cycles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative impact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fast clock	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
clock ticks	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
small cost	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
small instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic necessity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
crucial factor	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
accessing data	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
register work	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
work faster	0.0000000000	0.0	0.000101243250908	5.99993853341	2.0	False
register operands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accessed fact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operand fields	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operand sources	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main computing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computing instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address machines	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
result replaces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
acc stands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address instruction	0.0000000000	0.0	7.89220708986e-05	7.99991804454	3.0	False
real examples	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address machine	0.0000000000	0.0	0.000118383106348	9.99989755568	2.0	False
stack machines	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
stack perform	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
address instructions	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
beq instruction	0.4388771118	0.0	0.000276227248145	5.99983608909	7.0	False
register organization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fair amount	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
amount fair	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
registers lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extreme cases	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
single register	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
registerless machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stack organization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
registers accumulator	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
accumulator based	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
based machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sun sparc	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
register window	0.0000000000	1	3.94610354493e-05	7.99991804454	4.0	False
additional addressing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction size	0.3508807971	0.0	0.000276227248145	13.9998565779	5.0	False
indirect address	0.0000000000	0.0	2.61951981532e-05	0.0	2.0	False
support address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
making access	0.5010266940	0.0	0.000112137860624	2.99991804454	4.0	False
indexing mode	0.0000000000	1	7.89220708986e-05	0.0	1.0	False
data value	0.0000000000	0.0	0.0	0.0	2.0	False
mode interpretation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register index	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
constant index	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sequential access	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
increasing order	0.0000000000	0.0	3.79582448854e-05	0.0	2.0	False
decreasing order	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
auto increment	0.2860492380	1	0.000157844141797	7.99991804454	3.0	False
auto decrement	0.2860492380	0.0	0.000157844141797	7.99991804454	3.0	False
decrementing depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pre decrement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
post decrement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
post increment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make memory	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
stack based	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
textual data	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
data characters	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
accessing half	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
half words	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
full word	0.0000000000	0.0	0.000101243250908	5.99991804454	3.0	False
full words	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
double words	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
words lets	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
point numbers	0.3135037903	0.0	0.000223211800094	17.9997951114	5.0	False
specific provisions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
comon cases	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complete generalization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cisc risc	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
risc stands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cisc stands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
popular machines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main features	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
formats simple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register based	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
based architecture	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lower cost	0.0000000000	0.0	6.69635400282e-05	1.99993853341	2.0	False
henassi architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mips processors	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computing application	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
risc architectures	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
architectures developed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
developed berkley	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
berkley found	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sparc architecture	0.5010266940	0.0	0.000157844141797	7.99991804454	4.0	False
fact beginning	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
architecture developments	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
risc type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cisc architectures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
continue today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cisc kind	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
commercial reason	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reason describing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
risc architecture	0.4175579704	0.0	0.000197305177247	11.9998770668	6.0	False
precison architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hewlett packard	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
packard motorola	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
motorola developed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
leading cisc	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cisc machine	0.0000000000	0.0	7.89220708986e-05	5.99993853341	2.0	False
machine manufacturer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alpha architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modern architectures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
term risc	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cisc architecture	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
company dec	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
digital equipment	0.0000000000	0.0	4.09638260132e-05	0.0	0.0	False
equipment coorporation	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
popular mini	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mini computer	0.0000000000	0.0	0.000118383106348	7.99989755568	4.0	False
pdp level	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
complex set	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
non uniformity	0.0000000000	0.0	0.0	0.0	1.0	False
interpret instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wide range	0.0000000000	0.0	2.87329471169e-05	0.0	2.0	False
complex objective	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compact code	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
crucial components	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
system program	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
program operating	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
critical parts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entire operating	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
operating systems	0.0000000000	0.0	9.47812913615e-06	0.0	0.0	False
compilers found	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entire set	0.0000000000	0.0	6.14457390198e-05	1.99993853341	3.0	False
optimal program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program generate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
good code	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
set compilers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
produce machine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hand written	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
written code	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
code programs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
substantial size	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
classical examples	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cisc machines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ten twenty	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
forty sixty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
long history	0.0000000000	0.0	4.46423600188e-05	0.0	2.0	False
bit version	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
bit processors	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
modern pentium	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
money means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performing processors	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processors today	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
elegant architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
beautiful architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
things run	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
set complexity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
main issues	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
instruction execution	0.5015416238	0.0	0.000140530897631	9.99985657795	6.0	False
design principles	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
simplicity requires	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
smaller structure	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
structure working	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
smaller operands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make compromise	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
done lets	0.0000000000	0.0	0.0	0.0	1.0	False
ninety percent	0.5010266940	0.0	0.000134991001211	1.99991804454	3.0	False
remaining ten	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
architecture examples	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
understanding instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
directions architectural	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
architectural developments	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cisc stacks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
efficient implementation	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
powerful features	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
programmer today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
salient features	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
recall risc	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple thing	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
instruction performing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
risc style	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
risc motorola	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
earlier machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nineteen sixties	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
numerous examples	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
earlier times	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
times seventies	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
seventies machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
machines vax	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code minimize	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
code size	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
motorola sixty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processors starting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thousand ten	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intels eighty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
earlier sixteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit macro	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
macro processors	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
intel eighty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
company including	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
including ibm	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
ibm motorola	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
semiconductor manufacturer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
macro processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor development	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
early seventies	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
main rival	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intel apple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
apple started	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small desk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
top personal	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
personal computers	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
ibms experience	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
xcxc series	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major companies	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
ibm system	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
initially power	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit architecture	0.4006568144	0.0	0.000134991001211	9.99989755568	3.0	False
late nineties	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit kind	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hundred series	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
machintosh systems	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
embedded versions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wide variety	0.5010266940	0.0	5.59321240805e-05	3.99991804454	4.0	False
similar principles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction area	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
condition register	0.2001640689	1	0.000157844141797	7.99991804454	4.0	False
reset depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous arithmetic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction slt	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction result	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
special bits	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
simply subtraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
special registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
link register	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
unlike dollar	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
link addresses	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
double purpose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
procedural linkages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
loop address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address stored	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
count register	0.0000000000	1	7.89220708986e-05	0.0	2.0	False
store iteration	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
iteration count	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
special instructions	0.0000000000	0.0	8.41033954681e-05	1.99993853341	3.0	False
facilitates execution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register filelds	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
main opcode	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
opcode field	0.5017994859	0.0	0.000276227248145	3.99985657795	6.0	False
opcode extension	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
sixteen minus	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
condition bits	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
enable condition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
condition setting	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
disable condition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
set condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional mode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accessing memory	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
indexed addressing	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
index addressing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register contents	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
accessing array	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
constant indicating	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
half word	0.5015416238	0.0	0.000236766212696	4.99983608909	5.0	False
increment auto	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modified value	0.0000000000	0.0	0.0	0.0	1.0	False
carries information	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
long constant	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits rest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
smaller constant	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fourteen bit	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bit displacement	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
specific register	0.0000000000	0.0	3.94610354493e-05	3.99991804454	4.0	False
indirect jump	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control transfer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transfer based	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
require address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
index index	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
index mode	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
update version	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lwu means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
counter maintained	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative value	0.3647234679	0.0	0.0	8.99981560022	8.0	False
term sparc	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sparc stands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scalable processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
higher word	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
word size	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
open architecture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
companies sun	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruments toshiba	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
toshiba fujitsu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fujitsu cypress	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cypress tatung	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tatung etcetera	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extension fields	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit extension	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
extension field	0.0000000000	0.0	7.89220708986e-05	5.99993853341	1.0	False
sizes thirteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thirteen bit	0.0000000000	0.0	7.89220708986e-05	3.99993853341	2.0	False
bit twelve	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
uncnditional jump	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complete addressability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thirty bits	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
arithmetic type	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interesting feature	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
register windows	0.0000000000	1	0.000118383106348	5.99993853341	2.0	False
size differs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program sees	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
larger requirement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory save	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fresh set	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
regular fashion	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
local output	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
windows change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
global registers	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
first state	0.0000000000	0.0	3.0405692736e-05	4.99991804454	4.0	False
pass parameters	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
window slides	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
globals remain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carried information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
local usage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cwp stands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current window	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
window pointer	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
suppose cwp	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
return occurs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
finite set	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
windows act	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
registers acts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cyclic buffer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
practical purposes	0.0000000000	0.0	3.66387363433e-05	0.0	2.0	False
rare cases	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
vax architecture	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
pdp eleven	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
successful mini	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit machine	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
dec started	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
manufacturer system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
system manufacturer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
vax brought	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger memory	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
unlike thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate register	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
key feature	0.0000000000	0.0	2.61951981532e-05	0.0	2.0	False
extreme orthogonality	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions support	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific addressing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
intel machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions lots	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit hard	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
byte stream	0.0000000000	0.0	1.83193681716e-05	0.0	1.0	False
opcode specifies	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
things opcode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specifies operations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operand types	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integers reals	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
double precison	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
precison bytes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data types	0.0000000000	0.0	2.03119579514e-05	0.0	1.0	False
character strings	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
byte represent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
digit coded	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits theer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
constants thirty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register carries	0.0000000000	0.0	0.000118383106348	5.99993853341	1.0	False
term deferred	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
deferred refers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register mode	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
mode means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operand register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register deferred	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
deferred means	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
access cycle	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
displacement displacement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
deferred version	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operand size	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size autoincrement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
autoincrement autodecrement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data transfer	0.4251039398	0.0	0.000142222969429	9.99977462249	10.0	False
transfer variety	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
peculiar things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
implies thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integer integer	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
naturally don	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
make sense	0.4297035515	0.0	0.000113874734656	5.99987706681	6.0	False
sixteen modes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
byte carry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size varies	0.0000000000	0.0	4.09638260132e-05	0.0	1.0	False
varies depending	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
registers suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional bytes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decimal numbers	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
digits packed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
packed digits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
digits means	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
smallest number	0.0000000000	0.0	4.27007000453e-05	0.0	2.0	False
digit unpacked	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pack pack	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operand specification	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
long numbers	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
long strings	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
lets talk	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
bit thirty	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
major breaks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixeen bit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit processor	0.0000000000	0.0	7.89220708986e-05	5.99991804454	3.0	False
processor eighty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reasonable amount	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
companion floating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
point processor	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
processor coprocessor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
kilo bytes	0.3161123566	0.0	0.00119451262986	61.9989550679	48.0	False
demand increased	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen mega	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
newer addressing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
eighty forties	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forties eighty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pentium pentium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pentium pro	0.3005543010	0.0	0.000236766212696	12.9998360891	7.0	False
pro pentium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
higher performance	0.0000000000	0.0	7.02654488154e-05	3.99993853341	2.0	False
performance mmx	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multimedia extension	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simd instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performing operations	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
core instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interesting comments	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
history illustrates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
golden handcuffs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maintain compatibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adding features	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adding clothing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
packed bag	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex architecture	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
pursued manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
commercial success	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
large quantities	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
vax supports	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex addressing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
similar set	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
scaled index	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
permitted combination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
correspondence vax	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
peculiar combinations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
saving grace	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small subset	0.0000000000	0.0	6.69635400282e-05	1.99993853341	3.0	False
register structure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ebx ecx	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
ecx edx	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
extension extended	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit architectures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
eax ebx	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
quarters refered	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
earlier versions	0.0000000000	0.0	4.27007000453e-05	0.0	2.0	False
ebp esp	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
esp edi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
base pointer	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
source index	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
destination index	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
usual meaning	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
source string	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
destination string	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual element	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit segment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
segment registers	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
code segment	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
segment stack	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stack segment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
segment data	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
data segment	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
segment register	0.3189095832	0.0	0.000183366387073	13.9998156002	8.0	False
access sixty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiplication factor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty bit	0.4006568144	0.0	0.000157844141797	13.9997541336	11.0	False
bit addressing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fledged twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction pointer	0.0000000000	1	2.34218162718e-05	0.0	1.0	False
peculiar feature	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sense modifies	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unlike vax	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
vax case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
default size	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
default segment	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
default address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address size	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
effective instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
important features	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
powerful set	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
significant feature	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
windows vax	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
strongest feature	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance evaluation	0.0000000000	0.0	9.12170782079e-05	5.99993853341	2.0	False
peformance issue	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual users	0.0000000000	0.0	3.2216389422e-05	0.0	0.0	False
quantitative manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large community	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
higher level	0.5017994859	0.0	6.78856003937e-05	6.99985657795	6.0	False
real measure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entire program	0.4175579704	0.0	9.84815808338e-05	9.99989755568	4.0	False
average cpi	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
average cycles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inverse manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
important talk	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic architectures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
relates cycles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
conversely clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction rate	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
entire picture	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
program takes	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
fast rate	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
total instruction	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
convenient unit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
million instructions	0.3647234679	0.0	0.000315688283595	11.9998360891	7.0	False
average rate	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
executed right	0.0000000000	0.0	0.0	0.0	0.0	False
micro seconds	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
average people	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
peak mips	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
instantaneous rate	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
slow instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fast instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fastest instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nut shell	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
individual programmer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stages people	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
represent performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
average number	0.4006568144	0.0	8.19276520264e-05	3.99991804454	3.0	False
instruction average	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dynamic number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions executed	0.5012840267	0.0	0.00015202846368	5.99989755568	4.0	False
right term	0.0000000000	0.0	0.0	0.0	1.0	False
data program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common pitfall	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
true indicators	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
isa lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ten nano	0.5010266940	0.0	0.000157844141797	5.99991804454	0.0	False
quantities remain	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
equal number	0.0000000000	0.0	6.40510500679e-05	3.99993853341	2.0	False
program expressed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vary clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
varying cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common factor	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
suppose put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compiler designer	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
alternative sequences	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
language computation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alternative ways	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cycles spent	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
cycle clas	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code sequences	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
first sequence	0.0000000000	0.0	8.41033954681e-05	5.99993853341	2.0	False
ten cycles	0.5012840267	0.0	0.000197305177247	5.99989755568	4.0	False
compare number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slow instruction	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
fast instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycles divided	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar situation	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
program situation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compiler produces	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
produces ten	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ten million	0.0000000000	0.0	0.000101243250908	5.99993853341	2.0	False
higher mips	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total ten	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
million cycles	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
cycle takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
takes point	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
seconds multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ten miliion	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
miliion cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
seventy mips	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
seventy million	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
right lets	0.0000000000	0.0	0.0	0.0	1.0	False
fifteen million	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
spent point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
spendind point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twelve million	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
eighty mips	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
comparison criteria	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program generated	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
faster mips	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
poor report	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clock fifty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
case seventy	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
longer clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shorter cycles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
execution times	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
remaining factors	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
taking thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
percent longer	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
redesigned possibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rate keeping	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
combined effect	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
complex situations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
focussed user	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single program	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
long system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
system works	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
work load	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
compilations editings	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
editings run	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scientific application	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
typical work	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
general sense	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
evaluating performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
general attempts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basically programs	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
user runs	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
commercial applications	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
false improvement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
false sense	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
related performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
varied complexity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small simple	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
simple benchmarks	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small benchmarks	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
computer vendors	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
optimized code	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
system performance	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
evaluation cooperative	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
joined hands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
defining benchmarks	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
benchmarks declaring	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
declaring performance	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance summarizing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
common platform	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
small artificial	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
synthetic programs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
standard implementations	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
implementations define	0.0000000000	0.0	0.0	0.0	0.0	False
test inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large programs	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
machine work	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
benchmarks number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
critical code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
valuable indicators	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total environment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
standard high	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machine combination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
typical result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
benchmak tests	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
showing comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
benchmark figures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lighter colour	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
enhanced version	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
vertical axis	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
performance rating	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
higher number	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
number means	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
running running	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
program finding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scaling factor	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
pair corresponds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compiler takes	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
marginal improvement	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
circuit optimization	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
optimization program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program spice	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simulation program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lisp interpreter	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
light orange	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dark orange	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dramatic difference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clever trick	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
dramatic performance	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
performance improvement	0.5010266940	0.0	0.000112137860624	2.99987706681	5.0	False
startling results	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
benchmarks beginning	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integer computation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
spec int	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
heavy numerical	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
numerical computation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
typical programs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
symbolic computation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
numeric computation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integer case	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compiler simulator	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simulator lisp	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
intelligence program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program plays	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
motorola eighty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
chip simulator	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor gcc	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compiler compress	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interpreter ijpeg	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ijpeg ijpeg	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
graphics compression	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compression decompresion	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decompresion perl	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
language perl	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
manipulates strings	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
prime numbers	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
numbers vortex	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
database program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program tomcatv	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mesh generation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
generation program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shallow water	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
water model	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
quantum physics	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
physics astrophysics	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
partial differential	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
differential equations	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simulates turbulence	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cube solves	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
solves problems	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
temperature wind	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wind velocity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pollutant distribution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
quantum chemistry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
plasma physics	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
applications change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
machines change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
benchmark content	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current set	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
answer variety	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rate doubles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
int set	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance varying	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
proportional factor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suppose cycles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory speed	0.0000000000	0.0	4.09638260132e-05	0.0	2.0	False
additional cycles	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
effective cpi	0.5012840267	0.0	0.000197305177247	7.99989755568	5.0	False
processor frequency	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory effect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small domain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
things memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
physical systems	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slower clock	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple question	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
machines pentium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
point performance	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
put notice	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performing pentium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions pentium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lower clock	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
out perform	0.0000000000	0.0	3.94610354493e-05	4.99985657795	7.0	False
architecture improving	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
improving instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
set improving	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
implementation improving	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
improving compiler	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
important law	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
amdahls law	0.0000000000	1	7.89220708986e-05	0.0	1.0	False
performance figures	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
program execution	0.5010266940	0.0	6.2548259504e-05	3.99991804454	4.0	False
big rectangle	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rectangle represents	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
shaded area	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
effect rest	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
part remains	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
find figure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
enhanced fraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fraction subscript	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subscript enhanced	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
speedup subscript	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fraction lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fraction remains	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program speeded	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
noise captured	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
taking half	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
speeding speeding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large factor	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
total speedup	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
half remains	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
improvement factor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program runs	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
hundred seconds	0.4006568144	0.0	0.000157844141797	5.99991804454	3.0	False
multiplication instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
eighty percent	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
adding subtracting	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
subtracting loading	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
loading data	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
memory taking	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
taking decision	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decision branching	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplication dominant	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dominant program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
speedup factor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
factor required	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen times	0.4006568144	0.0	0.000157844141797	5.99991804454	3.0	False
huge improvement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
times improvement	0.0000000000	0.0	0.000118383106348	3.99993853341	1.0	False
net result	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
common part	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
earlier fifty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small fraction	0.0000000000	0.0	3.2216389422e-05	0.0	2.0	False
point capability	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
suppose floating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
point instructions	0.0000000000	0.0	0.000118383106348	5.99993853341	0.0	False
times execution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
point enhancement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
executing floating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
smaller fraction	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
question suppose	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
point unit	0.0000000000	0.0	0.000118383106348	3.99993853341	1.0	False
unit described	0.0000000000	0.0	0.0	0.0	0.0	False
point hardware	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
desired speedup	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous program	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
point improvement	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
thing runs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
original program	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
point computation	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
processor performance	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
simple terms	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
hertz today	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
factor performance	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance improves	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
simplifying assumptions	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
memory improving	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
assumed memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance indicator	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mega flops	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
operations people	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
understand measure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reflecting performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
good benchmarks	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
standardized benchmarks	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
aspect measures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mind amdahls	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance execution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple formula	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
compiler technology	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
technology instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
architecture micro	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basic circuit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
circuit technology	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fabrication technology	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large fraction	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
prof.anshul kumar	0.5025746653	0.0	0.000394610354493	10.9997951114	0.0	False
binary arithmetic	0.0000000000	1	0.000101243250908	3.99993853341	2.0	False
alu design	0.3763012466	0.0	0.000355149319044	6.99981560022	8.0	False
design today	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
arithmetic operators	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
logical comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
understanding micro	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit operands	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
subtraction multiplication	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
multiplication division	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
starting today	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
result exceeds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
divider design	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
simple add	0.0000000000	0.0	3.94610354493e-05	3.99993853341	2.0	False
key operation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
binary representation	0.3337893297	0.0	9.36872650872e-05	3.99991804454	4.0	False
mips instructions	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
inherent meaning	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fractional number	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
logical value	0.0000000000	0.0	0.0	0.0	1.0	False
encoded form	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
depends decides	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
difference ways	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ways depending	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
integers represented	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mathematical point	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
positive numbers	0.5012840267	0.0	0.000168738751513	3.99989755568	4.0	False
macro ticks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integers ranging	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative numbers	0.4354789470	0.0	0.000641207255751	17.9996107116	18.0	False
numbers number	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
choices existent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
represent fractions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
makes thing	0.0000000000	0.0	3.94610354493e-05	2.99991804454	4.0	False
test string	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pattern representing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
representing numbers	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
sign magnitude	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
represent magnitude	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive sign	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
negative sign	0.4175579704	0.0	0.00014017232578	4.99987706681	6.0	False
bits situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integer shown	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits gap	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
positive side	0.3130010904	0.0	0.000197305177247	4.99989755568	5.0	False
word handling	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive number	0.2809399003	0.0	0.000532654837965	25.9995082673	23.0	False
turn zeros	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shows whats	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twos compliment	0.3862875236	0.0	0.00102598692168	29.9994672895	24.0	False
compliment representation	0.4106399888	0.0	0.000355149319044	11.9997746225	5.0	False
number coincide	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unique representation	0.0000000000	0.0	0.000101243250908	3.99993853341	2.0	False
negative points	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative point	0.0000000000	0.0	6.74955006054e-05	1.99993853341	3.0	False
important positive	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
positive point	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
positive feature	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
work simpler	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative number	0.3697224327	0.0	0.000543232966965	42.9991599566	40.0	False
righting num	0.0000000000	0.0	0.0	0.0	1.0	False
equivalent values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
decimal base	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
largest positive	0.5010266940	0.0	0.000157844141797	5.99991804454	3.0	False
smallest negative	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
represents minus	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
largest negative	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
max int	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
int maximum	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
positive integer	0.0000000000	0.0	5.23903963065e-05	4.99991804454	3.0	False
min int	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
negative integer	0.5010266940	0.0	0.000157844141797	7.99987706681	5.0	False
compliment form	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
complicated life	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive integers	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
sign twos	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compliment number	0.0000000000	0.0	0.000118383106348	3.99993853341	1.0	False
number perform	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
correct answer	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
subtract operation	0.0000000000	0.0	0.000118383106348	1.99991804454	3.0	False
operation ignoring	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
adding minus	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
answer subtracting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative answer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry flowing	0.2275376510	0.0	0.000197305177247	4.99989755568	5.0	False
earlier question	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
answer lies	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
represent minus	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
large positive	0.4388771118	0.0	0.000236234252119	7.99985657795	5.0	False
number minus	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
unsigned number	0.0000000000	0.0	0.000118383106348	14.999692667	14.0	False
number systems	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
representing minus	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
binary number	0.0000000000	0.0	1.71398554399e-05	3.99987706681	5.0	False
subtracting twos	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
adding series	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
super flows	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
flows carry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
representation bring	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing subtraction	0.0000000000	0.0	0.0	0.0	1.0	False
subtraction suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carry subtraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional fact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
programmable add	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
large integer	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
small integer	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
bits number	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shorter integers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit integers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sign bit	0.3628564075	0.0	0.000512993460841	20.999692667	14.0	False
additional sixteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen point	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
point addition	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
sixteen places	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
positions filled	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signed extension	0.4175579704	0.0	0.000197305177247	2.99987706681	6.0	False
additional bit	0.3758664955	0.0	0.000140530897631	6.99985657795	6.0	False
bit spaces	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction load	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
load half	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
byte pixel	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
byte position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign byte	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unsigned byte	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
signed bit	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
unsigned lbu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit bit	0.0000000000	0.0	6.74955006054e-05	0.0	0.0	False
bit replicates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performing addition	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
simples method	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
addition bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit position	0.5012840267	0.0	0.00015202846368	5.99989755568	4.0	False
position adding	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carry coming	0.5010266940	0.0	0.000157844141797	5.99991804454	4.0	False
bit addition	0.4006568144	0.0	0.000157844141797	4.99991804454	3.0	False
cascade array	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry signals	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
initial carry	0.3899765968	0.0	0.000276227248145	5.99985657795	6.0	False
compliment notation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signed number	0.4460694698	0.0	0.000315688283595	32.9993443563	31.0	False
number unsigned	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unsigned numbers	0.4019769357	0.0	0.000473532425392	11.9997541336	11.0	False
bit adder	0.4388771118	0.0	0.000276227248145	11.9998156002	8.0	False
adder module	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
table defines	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
defines row	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
columns label	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
column label	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
means sum	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
unique case	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
boolean equations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
boolean equation	0.0000000000	0.0	7.89220708986e-05	2.99993853341	3.0	False
defined whats	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
whats circuit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
crado map	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
digital electronics	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
cardo map	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
minimal representation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
product form	0.5010266940	0.0	0.000157844141797	6.99991804454	4.0	False
boolean expressions	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
expressions representing	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
representing output	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
input gates	0.2001640689	0.0	0.000157844141797	3.99991804454	2.0	False
representation means	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
stage logic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
terms formed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
form connection	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex issue	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
digital hardware	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
signed numbers	0.4106399888	0.0	0.000355149319044	21.9995697338	20.0	False
put inverter	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
thirteen bits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bits subtractor	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
slight difference	0.0000000000	0.0	2.46924075893e-05	0.0	2.0	False
single circuit	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
multiplexer multiplex	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
put multiplexer	0.0000000000	0.0	3.94610354493e-05	5.99985657795	7.0	False
subtraction depending	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control input	0.5020576132	0.0	0.000315688283595	5.99979511136	9.0	False
calling binv	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
binv standing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
inverted input	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
blue boxes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry input	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
signal binv	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit vectors	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
performed bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets combine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtraction anding	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
anding oring	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
present target	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit unit	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
alu thirty	0.3577974925	0.0	0.000197305177247	4.99989755568	4.0	False
first unit	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
carry position	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
binv position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operation control	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
full instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
low subtract	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
andi ori	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtract concern	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions add	0.5010266940	0.0	0.000157844141797	3.99989755568	4.0	False
large numbers	0.0000000000	0.0	3.54170622503e-05	0.0	2.0	False
large negative	0.4175579704	0.0	0.000168738751513	5.99989755568	3.0	False
exist limit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
numbers differ	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
maximum negative	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subtraction remains	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
overflow detection	0.3584545321	0.0	0.000394610354493	10.9997746225	10.0	False
unsigned versions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unsigned version	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
small unit	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
memory interpreting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
key unit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
brings unique	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performing operation	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
subtraction hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing addition	0.4175579704	0.0	0.0	4.99989755568	4.0	False
logical functions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
commutate instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
beq makes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
makes comparison	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
equality check	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
key component	0.0000000000	0.0	6.74955006054e-05	4.99991804454	4.0	False
include comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
permissible limits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
overflow condition	0.0000000000	0.0	0.000101243250908	3.99993853341	2.0	False
logical part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unsigned fashion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
addition operation	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
unsigned counter	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
counter parts	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shift operation	0.0000000000	0.0	3.94610354493e-05	2.99993853341	3.0	False
controlled inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
identical units	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
selects output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
blocks thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware built	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
result check	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive negative	0.0000000000	0.0	0.000101243250908	3.99993853341	3.0	False
perform comparison	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
direct comparison	0.4006568144	0.0	0.000157844141797	4.99991804454	4.0	False
equate comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
comparison giving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cursive definition	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
recursive definition	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
addition compa	0.0000000000	0.0	0.0	0.0	1.0	False
additional conditions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
condition generates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first method	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
simpler logic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
higher bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple logic	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
logic yields	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
recursive form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
msb side	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
lsb side	0.4006568144	0.0	0.000157844141797	5.99991804454	4.0	False
individual bit	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
bit comparisons	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit suppose	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
subtractor outputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive excluding	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
include slt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slt instructions	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
instructions slt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first operand	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
previous diagram	0.5017994859	0.0	0.000143373391046	3.99985657795	6.0	False
subtraction output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
question mark	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
case bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
putting thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
irrespective result	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
controlled input	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
execute slt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fourth output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performing slt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slt binv	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subtraction result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basically subtraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
equality test	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
involved issue	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unsigned addition	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
small word	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
value increase	0.0000000000	0.0	0.0	0.0	1.0	False
sum increases	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maximum limit	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
overflow area	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
extreme left	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
left end	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
output carry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last page	0.0000000000	0.0	0.0	0.0	1.0	False
correct result	0.0000000000	0.0	1.96963161668e-05	0.0	2.0	False
subtraction unsigned	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unsigned subtraction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
positive values	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
adding twos	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
lets verified	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
invalid case	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
unsigned result	0.0000000000	0.0	7.89220708986e-05	2.99993853341	3.0	False
smaller number	0.0000000000	0.0	4.09638260132e-05	1.99993853341	3.0	False
red region	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
region corresponds	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
right order	0.0000000000	0.0	0.0	0.0	2.0	False
red angle	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
angle flips	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entire region	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
signed addition	0.0000000000	0.0	7.89220708986e-05	5.99987706681	6.0	False
numbers range	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
axis numbers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
condition lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
top red	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
normalness condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive sum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
opposite polarity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first condition	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
number side	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
normal negative	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signed subtraction	0.0000000000	0.0	7.89220708986e-05	2.99993853341	3.0	False
compliment value	0.0000000000	0.0	0.0	0.0	0.0	False
remain minus	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtract minus	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtracting minus	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
wrong values	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
negative values	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
lets flips	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
problem area	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
internal sign	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative result	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
indication remains	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wrong carry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final bit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signed case	0.0000000000	0.0	0.000118383106348	7.99985657795	6.0	False
case unsigned	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unsigned case	0.5010266940	0.0	0.000157844141797	4.99991804454	3.0	False
reversive diseaser	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction mips	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
precise difference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
part add	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
part slti	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
suffix means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
meaning differs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suffix overflow	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
green column	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
column overflow	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
overflow occurs	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
instruction results	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtract subtractu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unsigned sum	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signed sum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
overflow results	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mult multu	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
result produces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unsigned multiplication	0.3899765968	0.0	0.000276227248145	6.99985657795	6.0	False
true sense	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
signed comparison	0.0000000000	0.0	3.94610354493e-05	4.99991804454	3.0	False
comparison unsigned	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unsigned comparison	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
doing sign	0.0000000000	0.0	0.0	0.0	1.0	False
sign interpretation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unsigned interpretation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
comparison differs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
differs depending	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
byte load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
remaining bits	0.3577974925	0.0	0.000111605900047	8.99989755568	4.0	False
lbu lhu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operation performed	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
remaining sixteen	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
cases sign	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interpretation result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unsigned results	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
true interpretation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
meanings preserved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small numbers	0.0000000000	0.0	9.12170782079e-05	1.99993853341	2.0	False
shift operations	0.0000000000	1	7.89220708986e-05	0.0	1.0	False
manipulate bit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extracting bit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
long bit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
restriction shows	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shifting left	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits means	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
loose bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right shift	0.4388771118	0.0	0.0	8.99983608909	7.0	False
shift left	0.4297035515	0.0	0.000236766212696	5.99987706681	5.0	False
bit left	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
left shift	0.0000000000	0.0	9.12170782079e-05	2.99993853341	2.0	False
integer division	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
sign extensions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign bits	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
vacating positions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign integer	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
wrong value	0.0000000000	0.0	0.0	0.0	2.0	False
putting zeros	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sll shift	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
registers destination	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
source register	0.0000000000	0.0	0.000118383106348	4.99993853341	3.0	False
add instructions	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
instructions sll	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sll sllv	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logical variable	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
value part	0.0000000000	0.0	0.0	0.0	1.0	False
register thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large value	0.0000000000	0.0	0.0	4.99993853341	2.0	False
srlv shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple suppose	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
carried state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
position shifted	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
left position	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
arbitrary shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple units	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
choosing combination	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
combination suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
position shift	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
probate wiring	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign addition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
discussed shift	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction differ	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
kumar computer	0.5015416238	0.0	0.000236766212696	8.99987706681	0.0	False
multiplier design	0.0000000000	0.0	7.89220708986e-05	1.99993853341	3.0	False
subtraction comparison	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplier multiplication	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
point talk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
talk talk	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
design shift	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
add multiplication	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
add approach	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple ways	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
defer interms	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
signed multiplication	0.3861370470	1	0.000394610354493	16.9996516893	16.0	False
essential differences	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
simple multiplication	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplication method	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decimal system	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
thing translated	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suitable vertex	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simplify add	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
middle bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
zeros multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual multiplication	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forward multiplication	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
partial products	0.4460694698	0.0	0.000315688283595	9.99983608909	7.0	False
partial product	0.2928920518	0.0	0.00055245449629	23.999549245	21.0	False
place shifting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
capture hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first partial	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
change add	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final results	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
out addition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thing breaks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single bit	0.0000000000	0.0	3.66387363433e-05	0.0	2.0	False
fixed amount	0.0000000000	0.0	3.32157897256e-05	0.0	2.0	False
active logic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
effectively shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shift takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
propagate points	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
iterative algorithm	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
initialization step	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
bit multiplication	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate assignments	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
improvements made	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
activities added	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
incrementky shifting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
successive iteration	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
hardware equivalent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
form input	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
first addition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extreme position	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
last addition	0.0000000000	0.0	0.0	0.0	1.0	False
double digits	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
repeated thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
times operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
red signals	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
controlled signal	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruct addition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
closure step	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
things checking	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit wide	0.3340177960	0.0	0.000202486501816	5.99987706681	5.0	False
modified circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high high	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
high end	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
shifting right	0.5015416238	0.0	0.0	6.99987706681	5.0	False
product obtains	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reality position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
counter increments	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
crucial change	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single single	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
conceptual clarity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
circle point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vacant position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individuate carry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shuttle consideration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interesting observation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
making spaces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
observation leads	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
gradually bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vacated bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rest remain	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
final circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiplying instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit results	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign multiplication	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
handle sign	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
opposite sign	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
sign sign	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
propagate form	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
form twos	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sign integers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unlike addition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compliment representations	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
representations made	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
overflow detections	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtraction process	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
common expressions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
negative integers	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
handles positive	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar kind	0.0000000000	0.0	3.79582448854e-05	0.0	1.0	False
last bit	0.5012840267	0.0	0.0	6.99989755568	4.0	False
negative signs	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
usual thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last term	0.0000000000	0.0	0.0	1.99993853341	3.0	False
minus magnitude	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
minus sign	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
minus waited	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unsigned integer	0.0000000000	0.0	2.8034465156e-05	0.0	2.0	False
magnitude retained	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inside summation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thing substitute	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single expression	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
convenient form	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
working reverse	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiplying factor	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
term involving	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
facilitate writing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
definition assuming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
difficult minus	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
booths algorithm	0.5010266940	1	0.000157844141797	3.99991804454	4.0	False
lets compare	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
multiplication signed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small change	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
change introduce	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decides instruct	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word comprising	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
step involving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modern hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
iteration takes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets lets	0.5012840267	0.0	0.00014017232578	4.99989755568	4.0	False
unsigned value	0.0000000000	0.0	0.0	0.0	0.0	False
common pattern	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
positive value	0.3130010904	0.0	0.0	7.99985657795	6.0	False
lets work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
value half	0.0000000000	0.0	0.0	0.0	1.0	False
unsigned operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unsigned integers	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
signed integers	0.0000000000	0.0	6.08113854719e-05	3.99993853341	2.0	False
perform multiplication	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cases irrespective	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions move	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
low part	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
high low	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
case result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operand result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high higher	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exact description	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
paper pencil	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pencil method	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplicand digits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thing translates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adder performs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performs addition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first improvement	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
multiplicand sorter	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register requirement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accumulated sum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common representations	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
resulting algorithm	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
original motivation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
discussed range	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
detect overflow	0.4006568144	0.0	0.000157844141797	2.99991804454	4.0	False
binary division	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
discussed design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out multiplication	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
illustrate division	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
division operation	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
unsigned division	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
signed division	0.5010266940	1	0.000157844141797	8.99987706681	6.0	False
multiplication operation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
signed result	0.0000000000	0.0	3.94610354493e-05	3.99991804454	3.0	False
single word	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
word output	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
word integers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtract operations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lsb position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit quotient	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit divider	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple mapping	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal decimal	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decimal division	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
binary domain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basically comparison	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dividend divisor	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
position number	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
last value	0.0000000000	0.0	0.0	4.99993853341	3.0	False
subtraction step	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
propagate power	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
division algorithm	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
improvements transformations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
loop proceeds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
required result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
invariant put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single equation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive non	0.0000000000	0.0	0.0	0.0	0.0	False
loop invariant	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
right quotient	0.0000000000	0.0	0.0	0.0	1.0	False
correct remainder	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
correct quotient	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
correct results	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
relation ship	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
bit product	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit dividend	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits divisor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
right value	0.0000000000	0.0	0.0	2.99993853341	3.0	False
algorithm works	0.0000000000	0.0	1.83193681716e-05	0.0	1.0	False
inductive manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mathematical induction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
induction assume	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
checked action	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
action depend	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
invariants hold	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
means subtraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inequality holds	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
condition subtraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out subtraction	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
equality holds	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
left part	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
invariant holds	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
invariant hold	0.0000000000	0.0	3.94610354493e-05	3.99991804454	4.0	False
difficult case	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
subtraction condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
omitting subtraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
half range	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
correct algorithm	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
suitable hardware	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
initial shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit set	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
directions addition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controller sitting	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
compressed comparison	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control acts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
circuit captures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forward algorithm	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit subtraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
graduality shifting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit subtractor	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
stationary achieve	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
relative position	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
correct position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
units left	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
parts left	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
position left	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit shifted	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
starting position	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
bits size	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
registers shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right end	0.0000000000	0.0	0.0	0.0	1.0	False
forward change	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register shifting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple control	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
restoring division	0.0000000000	1	0.000118383106348	3.99991804454	4.0	False
first form	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
basic algorithm	0.0000000000	0.0	4.68436325436e-05	0.0	1.0	False
shifting operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
restoring approach	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
complete step	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unconditional subtraction	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
conditional addition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional steps	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
big deal	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
initial subtraction	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
initial unconditional	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
additional step	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
unconditional step	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pending restoration	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
restoration requirement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
previous iteration	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
usual right	0.0000000000	0.0	0.0	0.0	1.0	False
normal case	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
separate step	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last step	0.0000000000	0.0	0.0	0.0	1.0	False
final adjustment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final correction	0.5010266940	0.0	0.000157844141797	6.99991804454	3.0	False
initial addition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
doing lets	0.0000000000	0.0	0.0	0.0	1.0	False
anticipatory subtraction	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
adjust recording	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
part remain	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
final step	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
correction done	0.0000000000	0.0	0.0	0.0	1.0	False
resome points	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing corrections	0.0000000000	0.0	0.0	0.0	1.0	False
correction continues	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtracting divisor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign values	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
correction step	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
similar check	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final addition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
divisor quotient	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basically dividend	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign combinations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right columns	0.0000000000	0.0	0.0	0.0	0.0	False
columns show	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
similar logic	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
positive quotient	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
correct sign	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
simple handwork	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit division	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compare shift	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
out division	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sequential manner	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
out anticipatory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
comparison involved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final restoration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
algorithm work	0.0000000000	0.0	3.37477503027e-05	0.0	2.0	False
performed division	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
done transcriptor	0.0000000000	0.0	0.0	0.0	1.0	False
fast addition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic arithmetic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operation improve	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic design	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
simple adder	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bottle neck	0.0000000000	0.0	7.85855944597e-05	1.99993853341	3.0	False
carry fast	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fast manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry save	0.5015416238	0.0	0.000236766212696	7.99987706681	5.0	False
save addition	0.5010266940	0.0	0.000157844141797	7.99989755568	0.0	False
adder circuit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple circuits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operands perform	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
individual bits	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
bit adders	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
form adder	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple task	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
simple combination	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
simpler form	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
gate behave	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inherent delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signal propagating	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
seconds tens	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signal change	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
change propagate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wired delays	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
present discussion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
logic part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger circuit	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
gate fitting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
condition delay	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pico seconds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input gate	0.2860492380	0.0	0.000157844141797	11.9998360891	6.0	False
larger delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
idealize situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
approximate situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maximum number	0.0000000000	0.0	1.03949095643e-05	0.0	1.0	False
deepest level	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
express circuits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
circuits boolean	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
boolean circuits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
level sum	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
logic consideration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current design	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
algorithm doing	0.0000000000	0.0	0.0	0.0	1.0	False
large delay	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
dependents means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
primary input	0.0000000000	0.0	3.94610354493e-05	5.99993853341	3.0	False
usual expression	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
level expression	0.0000000000	0.0	0.000118383106348	5.99993853341	0.0	False
large expression	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generate expression	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
impractical solution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inputs number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fan ins	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
longer case	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual gate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large fan	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
primary inputs	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
inputs thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unworkable circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifteen terms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intermediate carries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual circuits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
position digest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
preprocess form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stage generates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input side	0.0000000000	0.0	4.27007000453e-05	0.0	2.0	False
position irrespective	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output side	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
propagate condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
values interms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make substitution	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
first line	0.0000000000	0.0	1.89791224427e-05	0.0	1.0	False
growing expression	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
limited stage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
incoming carries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similarly lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
incoming carry	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
limited extern	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets understand	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
green boxes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
gate generates	0.0000000000	0.0	7.89220708986e-05	5.99993853341	3.0	False
circuits computing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maximum delay	0.0000000000	0.0	6.69635400282e-05	3.99993853341	3.0	False
stage delay	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single level	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
final carry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger adders	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
abstract form	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
internal retails	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block box	0.0000000000	0.0	7.89220708986e-05	3.99991804454	4.0	False
smaller form	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
chain form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ripple carry	0.5010266940	0.0	0.000157844141797	7.99991804454	3.0	False
carry adder	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
purple box	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
carry times	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal ripple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
considerable saving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
partial rippling	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry question	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen stages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry ripple	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
block level	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
generate block	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block propagate	0.0000000000	0.0	7.89220708986e-05	7.99991804454	3.0	False
generate signals	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
small purple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
blocks propagate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
group propagate	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
propagate generates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
generates signals	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
block propagates	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
propagates carry	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
propagation condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generate condition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
condition generation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
generation condition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
generation takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block generates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar conditions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen expressed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry appearing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
roughly doubles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generate term	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
propagate term	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
essential taking	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
made things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
move attention	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
put number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multipliers number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single adder	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sequential approach	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
addition store	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signals propagate	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
storage involves	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
advantage interms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
array multipliers	0.0000000000	1	7.89220708986e-05	0.0	2.0	False
natural reasons	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
array multiplier	0.0000000000	0.0	0.000118383106348	7.99989755568	5.0	False
tree multipliers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cascade form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple terms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arbitrary values	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fourth term	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
usual ripple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carry rippling	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
prevent propagation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
left neighbor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adder cell	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
making carries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
leftward carry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carry propagation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
saving carry	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
last stage	0.3758664955	0.0	0.0	11.9998565779	6.0	False
stage carry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extra stage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous stage	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
feed carries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operand fed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output adder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sums coming	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
carries coming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carries carries	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
diagonally sums	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fourth input	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
resolution problem	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sums position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adder cells	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
horizontal movement	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
vertical movement	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
extra adder	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
extra bits	0.0000000000	0.0	5.49581045149e-05	3.99993853341	3.0	False
small circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
path lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra logic	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
carry computation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last adder	0.0000000000	0.0	0.0	0.0	1.0	False
expensive adder	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
term simplify	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
things denoting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first term	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
result bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
initial carries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal carry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
path leading	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
times delay	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
horizontal propagation	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
vertical propagation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry saving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twelve adder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
adder units	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
order generates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
diagonal movement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
key idea	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
multiple levels	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
out sixty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
propositional factor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing carry	0.0000000000	0.0	0.0	0.0	0.0	False
unit design	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
usual arithmetic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integer arithmetic	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
hardware unit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
standard representation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
special numbers	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
programming languages	0.0000000000	0.0	1.17060047872e-05	0.0	1.0	False
rational number	0.5010266940	0.0	0.000157844141797	11.9998770668	5.0	False
complex number	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
large space	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
numeric word	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integer lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
representing values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scientific domain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huge distances	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twelve meters	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fractional values	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
integer representation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
minus twenty	0.3130010904	0.0	0.000168738751513	9.99989755568	5.0	False
small value	0.0000000000	0.0	0.0	0.0	1.0	False
represents fractions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large range	0.0000000000	0.0	3.93926323335e-05	5.99993853341	2.0	False
representing fractions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fractions means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integer part	0.4175579704	0.0	0.00015202846368	11.9998770668	5.0	False
non integer	0.0000000000	0.0	0.0	3.99991804454	3.0	False
integers value	0.0000000000	0.0	0.0	0.0	0.0	False
rational numbers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integer pairs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
select minus	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
string minus	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
propagate sign	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed position	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
binary point	0.4175579704	0.0	0.000197305177247	9.99989755568	4.0	False
number string	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
decimal point	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
fixed point	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
point notation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
large names	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fraction part	0.4175579704	0.0	0.00014017232578	9.99989755568	5.0	False
manner described	0.0000000000	0.0	0.0	0.0	1.0	False
power associate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large ranges	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive power	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
high values	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
negative power	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
low values	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
significant digits	0.3130010904	0.0	0.000168738751513	9.99989755568	5.0	False
irrational quantities	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
infinite length	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
irrational number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reasonable approximation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
infinite number	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
number bits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple number	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fractional part	0.4006568144	0.0	9.87696303574e-05	7.99991804454	3.0	False
negative powers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
propagate weightage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
base ten	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
binary fraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hand suppose	0.0000000000	0.0	0.000101243250908	1.99993853341	3.0	False
decimal fraction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integer parts	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
part point	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
part repeat	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
represent point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exact representation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets introduce	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exponent part	0.3130010904	0.0	0.000197305177247	9.99989755568	5.0	False
point representation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
point sum	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
positive exponent	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
negative exponent	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
allocate bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple answers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
standard ieee	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
ieee stands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
electronics engineers	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
scientific literature	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
standard defines	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
defines representation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single precision	0.3066114522	1	0.00037122525333	21.9997746225	10.0	False
double precision	0.2771152754	0.0	0.000539964004843	31.9996721782	15.0	False
addition bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small difference	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
big impact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total sixty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits representation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty remaining	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mantissa part	0.3337893297	0.0	0.000157844141797	7.99991804454	4.0	False
significant part	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
precision case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
largest value	0.0000000000	0.0	0.0	0.0	2.0	False
left extreme	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
value ranges	0.0000000000	0.0	0.0	0.0	1.0	False
slightly sort	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
precision numbers	0.0000000000	0.0	6.74955006054e-05	0.0	0.0	False
point number	0.5010266940	0.0	0.000104780792613	25.9997131559	0.0	False
normalized representation	0.0000000000	1	3.37477503027e-05	0.0	1.0	False
suitable power	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adjusted adjust	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
precision number	0.0000000000	0.0	0.000118383106348	9.99989755568	3.0	False
represent exponents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bias notation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign exponents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
real range	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive exponents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
range excludes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signifies floating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple representation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar test	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign test	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive requires	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
magnitude comparison	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
choice wehave	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wehave made	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
larger exponent	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
larger weightage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mantissas lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger mantissa	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
natural places	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
numbers treating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exponent bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exponent bit	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
bias representation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sign comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
comparison differ	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit rest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
comparing magnitudes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive limit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative limit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional concept	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
smallest positive	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
smallest integer	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
extreme values	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
familiar decimal	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
separate bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate range	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
minus thirty	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
significant bits	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
equivalent decimal	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
finally lets	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
perform operations	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
hardware circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exponent exponent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adder subtract	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operations sum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
determining sign	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normalization process	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
opposite manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
details circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lock diagram	0.0000000000	0.0	3.94610354493e-05	2.99993853341	2.0	False
diagram indicating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
point adder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
numbers sign	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sign exponent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
circuit comparing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small alu	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
alignment stage	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control unit	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
unit control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
big alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alu adds	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exponent circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small exponent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large exponent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normalization takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
involve output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normalized value	0.0000000000	0.0	0.0	0.0	1.0	False
exponents selected	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rounding means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rounding logic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lost normalization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
original value	0.0000000000	0.0	0.0	0.0	1.0	False
value coming	0.0000000000	0.0	0.0	0.0	0.0	False
zeros result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
initial alignment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
largest side	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
smaller adjustment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exponent terms	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
terms divide	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
range point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits including	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
bit exponents	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bits fractions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integers result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
throw remaining	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
retain twenty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
finite word	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
word length	0.0000000000	0.0	4.93848151787e-05	0.0	0.0	False
intermediate calculation	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
guard bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
round bit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sticky bit	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
additional bits	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
intermediate stages	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
relative sense	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
sense lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets imagine	0.5020576132	0.0	0.000315688283595	6.99983608909	7.0	False
relative level	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
level lets	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
lsb means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
financial applications	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
rounding method	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
place half	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
highest value	0.0000000000	0.0	0.0	0.0	1.0	False
stop computation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subsequent part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suppose exponent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mantissa non	0.0000000000	0.0	0.0	0.0	1.0	False
denormalized number	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
underflow occurs	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
represent numbers	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
system normalization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
smallest value	0.0000000000	0.0	0.0	0.0	1.0	False
denormalized numbers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal situation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
specific meaning	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
handle floating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
point registers	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
registers labeled	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entire hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
point activity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
special task	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
usual operations	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
operations add	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
absolute value	0.0000000000	0.0	0.0	0.0	0.0	False
value negate	0.0000000000	0.0	0.0	0.0	0.0	False
precision data	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
multi precision	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
add dot	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
precision addition	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
integer mips	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mips addition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register pairs	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
sixteen pair	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions lwc	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor attached	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
integer register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
usual manner	0.0000000000	0.0	7.85855944597e-05	1.99993853341	2.0	False
address store	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
false condition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compare instructions	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
separate flag	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
false hood	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
means compare	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
representation integer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integer single	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
higher precision	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lower precision	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
handle definition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions mips	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
specific component	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
blocks including	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
including alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
involved design	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
sophisticated design	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
term multi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
major parts	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
parts data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
specific style	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mac program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program control	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
small low	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exceptional situation	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
simple manageable	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
manageable design	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
understand discuss	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
timing constraints	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
frequency puts	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
initial discussion	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
build mips	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
build circuit	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
memory reference	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
reference instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
flow instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple comparison	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
comparison slt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complex comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
discuss comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alu circuits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
overflow information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing comparison	0.0000000000	0.0	0.0	0.0	1.0	False
carry flows	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
information flowing	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
recursive equation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
equation describing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
addition instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small incremental	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
story begins	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
memory instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
done subtraction	0.0000000000	0.0	0.0	0.0	1.0	False
done comparison	0.0000000000	0.0	0.0	0.0	1.0	False
shown connections	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions memory	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
instructions instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register resist	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
resist access	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
registers passed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory accessing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
add quantent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
half set	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
provide address	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
designing alu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
made provision	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
full design	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
drawn skeleton	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruct memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
path works	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
information coming	0.5010266940	0.0	0.000134991001211	3.99991804454	4.0	False
status signal	0.0000000000	0.0	0.000118383106348	5.99991804454	3.0	False
data values	0.0000000000	0.0	1.77085311252e-05	0.0	1.0	False
combinational elements	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
call state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sequential elements	0.3758664955	1	0.000236766212696	11.9998770668	6.0	False
combinational circuits	0.2697516484	0.0	0.000276227248145	13.9998565779	6.0	False
output determine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current input	0.2860492380	0.0	0.000157844141797	9.99989755568	5.0	False
circuit elements	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
current inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous input	0.0000000000	0.0	3.37477503027e-05	0.0	2.0	False
state represents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sequential element	0.0000000000	0.0	0.000118383106348	17.9998156002	8.0	False
state encapsulates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
encapsulates state	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
state captures	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
relevant part	0.5012840267	0.0	0.000197305177247	7.99989755568	5.0	False
gate depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instantly react	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
circuits multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
makes choice	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
circuit decoder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decoder decoder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit patterns	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
patterns suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
input decoder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen outputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
outputs depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen combination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adder subtractor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subtractor comparator	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
comparator alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logic put	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
sequential multiplier	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
sequential circuits	0.3005543010	0.0	0.000236766212696	11.9998770668	5.0	False
past counters	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
circuits registers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
essentially flip	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
clocked state	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
state elements	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
unclocked state	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
clocked case	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
state occur	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unclocked elements	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
distinguish bet	0.0000000000	0.0	0.0	4.99985657795	7.0	False
clocked elements	0.0000000000	0.0	0.000118383106348	11.9998770668	6.0	False
active edge	0.3647234679	0.0	0.000269982002421	11.9998360891	8.0	False
rising edge	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
falling edge	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
unclocked circuits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unclocked element	0.0000000000	0.0	3.94610354493e-05	7.99991804454	4.0	False
nand gates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cross coupled	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
reset state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
feedback loop	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
cross couple	0.0000000000	0.0	3.94610354493e-05	3.99993853341	2.0	False
couple signals	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stable storage	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
inversion brings	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stable states	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
stable state	0.0000000000	0.0	3.0405692736e-05	3.99993853341	3.0	False
put gates	0.0000000000	0.0	3.94610354493e-05	5.99989755568	5.0	False
data input	0.4460694698	0.0	0.000187374530174	7.99983608909	8.0	False
clock input	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
clocked element	0.0000000000	0.0	3.94610354493e-05	15.9998360891	8.0	False
point clock	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
flip flop	0.2314258615	0.0	0.000473532425392	31.9995697338	21.0	False
change state	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
edge triggered	0.3130010904	0.0	0.000197305177247	9.99989755568	4.0	False
level trigger	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
trigger circuits	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
active atleast	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
edge trigger	0.0000000000	0.0	3.94610354493e-05	11.9998770668	5.0	False
triggered circuits	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
circuits edge	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nice property	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
change occurs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clock edge	0.2226277372	0.0	0.000315688283595	15.9998360891	7.0	False
change results	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
important point	0.0000000000	0.0	1.476862786e-05	0.0	1.0	False
change appears	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
change fur	0.0000000000	0.0	0.0	0.0	1.0	False
period relates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
state element	0.2001640689	0.0	0.000157844141797	11.9998770668	6.0	False
circuit presents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slow clock	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
recent value	0.0000000000	0.0	0.0	0.0	1.0	False
stable atleast	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register continuing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
important consideration	0.0000000000	0.0	1.83193681716e-05	0.0	1.0	False
require registers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
adder alu	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
alu multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplexer register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
file program	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
memory data	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
additional components	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit manipulation	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
value program	0.0000000000	0.0	0.0	0.0	0.0	False
register implements	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output thirty	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
input thirty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
edge occurs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
require adders	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main arithmetic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
adder noting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
implementing branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carrying outer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
outer evaluate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
evaluate branch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit operand	0.0000000000	0.0	3.94610354493e-05	3.99993853341	2.0	False
operand produce	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multi function	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
function unit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unit depending	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
doing test	0.0000000000	0.0	0.0	0.0	1.0	False
require alu	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
crucial component	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
component register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit values	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
read data	0.4013157895	0.0	0.000132863158902	9.99983608909	7.0	False
right data	0.0000000000	0.0	0.0	0.0	2.0	False
address input	0.5017994859	0.0	0.000276227248145	11.9998360891	7.0	False
initial design	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
thing simple	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
read instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
element memories	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
present contexts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data output	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
write data	0.0000000000	0.0	5.69373673281e-05	3.99993853341	2.0	False
unlike register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
doing read	0.0000000000	0.0	0.0	0.0	2.0	False
single address	0.0000000000	0.0	7.02654488154e-05	3.99993853341	2.0	False
writing operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
external input	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
miscellaneous kind	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
require sign	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sign instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
perform load	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
load operation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
calculation requires	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit offset	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
polarity preserved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
circuit element	0.0000000000	0.0	3.94610354493e-05	5.99993853341	3.0	False
sixteen inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
active components	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
branch addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
beq instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
equivalent byte	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ant active	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
active element	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
manner suppose	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
bits connected	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple subset	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
system interms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generic examples	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
combinational sequential	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
timing issues	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
constraints post	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
circuit delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific circuits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplexer adder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance issues	0.0000000000	0.0	6.69635400282e-05	1.99993853341	3.0	False
circuit execute	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small steps	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
clear picture	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
comparison add	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basic skeleton	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions step	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basic set	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
require interms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right operation	0.5010266940	0.0	0.0	3.99991804454	3.0	False
detail design	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
registers perform	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operation put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
access memory	0.5015416238	0.0	0.00010991620903	8.99987706681	6.0	False
control beq	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
conditional jump	0.0000000000	0.0	3.94610354493e-05	3.99987706681	4.0	False
status signals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
times activities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
process involve	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
taking program	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
counter contents	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register values	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
instruction fields	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
result produce	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
begin lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single code	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
larger group	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common opcode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
action begins	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
current instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed contents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
means infact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
special process	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
bit instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
discussed yesterday	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
address inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
read address	0.0000000000	0.0	0.000118383106348	5.99991804454	4.0	False
data outputs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
outputs read	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
specific fields	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
number twenty	0.0000000000	0.0	0.000118383106348	3.99993853341	0.0	False
address bit	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
twenty form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alu imagine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control alu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right function	0.0000000000	0.0	0.0	0.0	1.0	False
right port	0.0000000000	0.0	0.0	1.99991804454	4.0	False
emphasis terminology	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
port means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
read ports	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
write port	0.3758664955	0.0	0.000236766212696	9.99985657795	6.0	False
defines address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
give lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction completes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
value storing	0.0000000000	0.0	0.0	0.0	1.0	False
thing note	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
discuss design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple cycle	0.0000000000	0.0	0.000118383106348	3.99985657795	6.0	False
good reason	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
simple component	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
incremental changing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signed offset	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register add	0.0000000000	0.0	3.94610354493e-05	9.99979511136	10.0	False
field defines	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
memory depending	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
add load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unlike instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address read	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
read port	0.0000000000	0.0	7.89220708986e-05	7.99991804454	3.0	False
port write	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
port memory	0.3005543010	0.0	0.000128102100136	9.99987706681	4.0	False
single port	0.4006568144	0.0	0.000104780792613	3.99991804454	1.0	False
single read	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
read write	0.5015416238	0.0	9.11484856967e-05	2.99987706681	5.0	False
port infact	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address line	0.0000000000	0.0	0.000118383106348	3.99991804454	3.0	False
bidirectional data	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
data line	0.0000000000	0.0	3.94610354493e-05	6.99983608909	7.0	False
separate read	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
write lines	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
common address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
calculating address	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
connect register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performing address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signed extensions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
input bit	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
labeled things	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
things assume	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit signals	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
carrying thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bits exceptions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sign extended	0.5010266940	0.0	0.000157844141797	2.99991804454	4.0	False
give input	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
paths conversing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
part takes	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
adder inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complete arrangements	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address generation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
generation part	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
propagate address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
give control	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
correct write	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets figure	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
instruction write	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write destination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit eleven	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complete picture	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
instructions influence	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
part continues	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
format opcode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word number	0.5010266940	0.0	0.000157844141797	4.99991804454	4.0	False
wiring things	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
correct offset	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
offset coming	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
bits takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
active gate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
active component	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
component involved	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
involved sign	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extension means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shifting means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wiring arrangements	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction jump	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
full thirty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional choice	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction bits	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
instruction field	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
program counters	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
input multiplexer	0.5010266940	0.0	0.000157844141797	3.99991804454	3.0	False
start worrying	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
apply control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
require control	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
assign names	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
file destination	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alu source	0.4388771118	0.0	0.000276227248145	6.99985657795	6.0	False
normal arithmetic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operations alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
minus output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
status output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
view beq	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control data	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
memory requires	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
requires control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
eleven outputs	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
twelve inputs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
inputs infact	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
monolithic circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump branch	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
branch load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subtract etcetera	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
controlling alu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
eleven signals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets connect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplexer passes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
upper input	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
test failed	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
gross diagram	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shown status	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
speaking controller	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
inputs circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
opcode operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control circuit	0.0000000000	0.0	7.89220708986e-05	2.99991804454	3.0	False
controller alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
possibility load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operation class	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input lines	0.0000000000	0.0	6.40510500679e-05	2.99993853341	3.0	False
output line	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
complexity grows	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
numbers input	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
additional information	0.0000000000	0.0	1.6108194711e-05	0.0	1.0	False
controller details	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word beq	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple step	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
step approach	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
table connect	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
connect wires	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
added store	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
added beq	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
beq beq	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block boxes	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
design simple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
right action	0.0000000000	0.0	0.0	0.0	0.0	False
action takes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple implementation	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
entire instruction	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
performance consideration	0.0000000000	0.0	0.000118383106348	1.99991804454	4.0	False
path design	0.0000000000	0.0	7.89220708986e-05	4.99985657795	5.0	False
separate consideration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control inputs	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
programmable logic	0.0000000000	0.0	7.89220708986e-05	2.99993853341	2.0	False
logic array	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
analyze performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design approach	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
improved design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design lets	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
logical group	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
including store	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
similar approach	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
separate design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
brought components	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing add	0.0000000000	0.0	0.0	4.99987706681	5.0	False
register address	0.0000000000	0.0	3.94610354493e-05	9.99981560022	8.0	False
fields fetch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alu result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first group	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
memory component	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
suppose leave	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
path portion	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
register takes	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
omitted data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
right bits	0.0000000000	0.0	0.0	0.0	1.0	False
file doesn	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
alu doesn	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
require memory	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
bits forming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
partial designs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sub design	0.0000000000	0.0	0.0	0.0	2.0	False
entire designs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
identify conflicts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subtract instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions send	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operands coming	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
conflict interms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction output	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ins eleven	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suitable control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
introduce multiplexer	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
non branch	0.0000000000	0.0	0.0	0.0	2.0	False
conflicting line	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
propagate connection	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control points	0.0000000000	0.0	0.000101243250908	2.99993853341	2.0	False
controlling read	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
gate controlling	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
type instruction	0.4297035515	0.0	0.000236766212696	5.99987706681	6.0	False
logic instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction rdst	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
top input	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
bottom input	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
signal jmp	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
jump signal	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
jump bar	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction done	0.0000000000	0.0	0.0	0.0	1.0	False
exercise rdst	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cares doesn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar exercise	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
putting thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
writing memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
file brn	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
jmp continue	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
green table	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
source jmp	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
jmp continues	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
values put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
choosing alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
upper inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compact truth	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control boxes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
main control	0.0000000000	0.0	3.94610354493e-05	2.99993853341	3.0	False
encoding opc	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
opc opc	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
main controller	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
instruction falling	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
category load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
turn outputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ten outputs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
outputs circuit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bits input	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
input control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
type entry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
opcode filed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
column shows	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
last column	0.0000000000	0.0	0.0	0.0	0.0	False
address offset	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
control circuits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output bits	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
first noticing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
function alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alu suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
perform subtract	0.0000000000	0.0	3.94610354493e-05	3.99987706681	5.0	False
action required	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
output multiplexer	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
bits control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
adder part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
zeroth input	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
designed alu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input required	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
complete table	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
mechanical process	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
write sum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
product expression	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
realization product	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nand nand	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
multiple outputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pla based	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
programmable logical	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logical array	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
array means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
universal ypu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
desired function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
product implementation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sum terms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signals representing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final output	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
direct correspondents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
true form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complimentary form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output pla	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arbitrary product	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
literal means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
power terms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sum sum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
required sub	0.0000000000	0.0	0.0	0.0	0.0	False
sub set	0.0000000000	0.0	0.0	0.0	0.0	False
summing output	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
actual practice	0.5010266940	0.0	6.64315794511e-05	2.99991804454	4.0	False
gate gates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
gates don	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nand organization	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
concisely lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets continue	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
top part	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
bottom part	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
comp compliments	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dot put	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inputs outputs	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
functional specification	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
power term	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
required connection	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
required function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exact circuit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cross point	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
transistor whe	0.0000000000	0.0	0.0	0.0	2.0	False
cross wire	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
programmable structure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fair interms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing show	0.0000000000	0.0	0.0	0.0	1.0	False
component delays	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
prominent component	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register delay	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
adder delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
call lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets denote	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rational assumption	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small compare	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
bit mani	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mani manipulation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
manipulation components	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interconnecting wires	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wire delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle begins	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
file delay	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
additional circuitry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out output	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
moment assume	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bulk memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache memory	0.4518750965	0.0	0.000192153150204	11.9998156002	8.0	False
moment lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
put memory	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
alu concerns	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alu timing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make attempt	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slow adder	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
carry propagate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
propagate addition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
upper group	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
row corresponds	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
fourth line	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
long expression	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
big expression	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bottom expressions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
coming form	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
form load	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word coming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual factor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
basically lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hertz clock	0.0000000000	0.0	3.94610354493e-05	4.99989755568	4.0	False
things standard	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
standard moment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slow slowest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slowest instruction	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
clock performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
resource utilization	0.5010266940	0.0	8.19276520264e-05	3.99991804454	4.0	False
extra adders	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple steps	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
requires reading	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address doing	0.0000000000	0.0	0.0	0.0	1.0	False
similar manner	0.0000000000	0.0	4.27007000453e-05	0.0	1.0	False
manner multi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multi pole	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pole operation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
necessarily sequence	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fundamentally limitation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simpler design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
resolve conflict	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
putting multiplexers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control requirement	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
instruction identified	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control parts	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
parts specification	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
view looked	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction pushed	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
subsequent lecture	0.0000000000	0.0	7.89220708986e-05	2.99985657795	7.0	False
simple form	0.0000000000	0.0	2.61951981532e-05	0.0	2.0	False
approach call	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
call multi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lecture plan	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
problem reobserving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main hardware	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
activities begin	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle ends	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wide disparity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
full fledge	0.0000000000	0.0	3.94610354493e-05	6.99987706681	5.0	False
fledge alu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fetch data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
focus today	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
significant delay	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
delay denoted	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
final expression	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
simplified form	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
sub expressions	0.0000000000	0.0	0.0	0.0	1.0	False
numeric sense	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
delay involved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction fetching	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
equal values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slight differences	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
point remember	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
introduce multi	0.0000000000	0.0	3.94610354493e-05	2.99993853341	2.0	False
divide execution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple choice	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major action	0.0000000000	0.0	7.89220708986e-05	2.99993853341	3.0	False
individual times	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small dead	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vast disparity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
problem situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual activity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
case taking	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
taking longer	0.0000000000	0.0	8.41033954681e-05	2.99993853341	2.0	False
significant saving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cpi depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction ion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
good infact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
activity perform	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wasting lot	0.0000000000	0.0	3.37477503027e-05	0.0	2.0	False
balance possibilities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple action	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simplest thing	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
multiple periods	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forward solution	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
suitable clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dead times	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major actions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single alu	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
share resources	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
solution lies	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
operation stored	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adder store	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
key thing	0.0000000000	0.0	9.12170782079e-05	1.99993853341	3.0	False
resource adder	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate clock	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
firstly lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
merge instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single block	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
alternative address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets bring	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arithmetic instruction	0.0000000000	0.0	3.94610354493e-05	7.99977462249	11.0	False
conflict point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thing move	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
offset addition	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
generating jump	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first adder	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first input	0.0000000000	0.0	7.85855944597e-05	2.99993853341	3.0	False
belated difficulty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
identical right	0.0000000000	0.0	0.0	0.0	1.0	False
design process	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
introduce registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reading operands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small individual	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
individual registers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
information brought	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register holds	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
call res	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
normal addition	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
fresh multiplexers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplexer inputs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register result	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
earlier multiplexer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate values	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bigger multiplexer	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
control value	0.0000000000	0.0	0.0	0.0	0.0	False
value control	0.0000000000	0.0	0.0	0.0	0.0	False
fee din	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extended brought	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address resources	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
store address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
collapse multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple components	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
delay analyses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shorter path	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
fetching instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similarly path	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
main sources	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
components memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
make redraw	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
required control	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle res	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
value written	0.0000000000	0.0	0.0	0.0	1.0	False
combinational box	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sequential machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
resource sharing	0.0000000000	0.0	4.27007000453e-05	0.0	2.0	False
individual action	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra cost	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
cost interms	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simple interms	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shobana computer	0.0000000000	0.0	0.000101243250908	3.99993853341	0.0	False
memory hierarchy	0.4142112283	0.0	0.000345693706251	13.9997131559	13.0	False
main component	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
puts great	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
great demand	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
pipeline case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory technology	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
discussing today	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
memory technologies	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
memory hie	0.0000000000	0.0	3.94610354493e-05	14.999692667	14.0	False
hie hierarchy	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
frame work	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
specific level	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
cache organization	0.3833464258	1	0.000539964004843	25.9996721782	15.0	False
simple cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance parameter	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
miss rate	0.2273586127	0.0	0.00177574659522	81.9990370234	46.0	False
rate varies	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
architectural parameter	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
block size	0.3147137613	0.0	0.000986914367021	63.9989345791	51.0	False
cache policies	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
typical add	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
online computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computer store	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
typical configuration	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
cache ram	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ram fdd	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
storing information	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
similar things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
generate doesn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
backup memory	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
faster memory	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
cpu chip	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
hertz spec	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
prize differs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
prize difference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
powerful processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
price difference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inch monitor	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
notice presence	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
solid state	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
state semiconductor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
moving parts	0.0000000000	0.0	6.69635400282e-05	1.99993853341	2.0	False
parts involved	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
magnetic memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
moving media	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
optical memory	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
magnetic form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
storing medium	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
involved whi	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
movement involved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
semiconductor memories	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
random access	0.0000000000	0.0	1.29293608572e-05	0.0	1.0	False
information faster	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
information slower	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mechanical movement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sequentiality make	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
case order	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
lower incase	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
optical memories	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
identical part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memories sram	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
imagine cross	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
coupled gates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
discharge capacitor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slower offer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger capacity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
vise versa	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
hierarchical structure	0.0000000000	0.0	3.54170622503e-05	0.0	2.0	False
kind memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fastest memory	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
memory close	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slow zone	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
zone farthest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hierarchical memories	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
largest memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hit lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ninety point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high hit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hit rate	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
small miss	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single parameter	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
first level	0.5012840267	0.0	0.000123462037947	6.99989755568	4.0	False
instruct instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
future requirements	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
thing works	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
temporal sense	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
spatial sense	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
temporal locality	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
locality means	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
spatial locality	0.4297035515	0.0	0.000236766212696	7.99987706681	5.0	False
address features	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
features close	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
special form	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
sequential locality	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
neighboring addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cost decreases	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
means thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total cost	0.3340177960	0.0	0.000128102100136	7.99987706681	6.0	False
total effect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
weighted sum	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
additional cost	0.0000000000	0.0	0.000101243250908	2.99993853341	2.0	False
broad picture	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
storage cost	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
individual access	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
previous level	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
earlier level	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hit ratios	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
hit percentages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
percent chances	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
greater probability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last level	0.0000000000	0.0	0.0	0.0	2.0	False
higher larger	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
larger value	0.0000000000	0.0	0.0	0.0	0.0	False
sum tow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hit probability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
miss probability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
technologies characterized	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tow values	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
miss probabilities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right combination	0.0000000000	0.0	0.0	0.0	1.0	False
simplified model	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hierarchal interfaces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
low levels	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
memory interface	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
subsequent reference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
loops bring	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small loop	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arrays records	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
consecutive locations	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
memory main	0.0000000000	0.0	6.40510500679e-05	3.99993853341	1.0	False
larger size	0.0000000000	0.0	0.000101243250908	4.99993853341	2.0	False
size cache	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
smaller size	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
simple organization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
direct map	0.4671747855	0.0	0.000512993460841	29.9996107116	15.0	False
map cache	0.4566722815	0.0	0.000394610354493	17.9997541336	0.0	False
fixed place	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
first quarter	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
direct correspondence	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
grey locations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory map	0.0000000000	0.0	2.46924075893e-05	3.99993853341	2.0	False
grey location	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
orange locations	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
locations map	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
quarter maps	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware structure	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
memory addresses	0.5012840267	0.0	9.15968408582e-05	4.99989755568	4.0	False
bit addresses	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
giga bytes	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
giga words	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last last	0.0000000000	0.0	0.0	0.0	1.0	False
remaining thirty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thirty word	0.0000000000	0.0	3.94610354493e-05	1.99993853341	2.0	False
word define	0.0000000000	0.0	0.0	0.0	0.0	False
thirty memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lower ten	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
found wha	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word sitting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
gray position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit tag	0.0000000000	0.0	7.89220708986e-05	5.99991804454	3.0	False
cache word	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
ide identify	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data restruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
valid bit	0.4251039398	1	0.000334462620096	21.9997336448	12.0	False
empty cache	0.0000000000	0.0	0.000118383106348	4.99993853341	3.0	False
bring thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
empty location	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
bits address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
remain twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tags match	0.0000000000	0.0	3.37477503027e-05	0.0	2.0	False
valid entry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write process	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
word blocks	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
multiple words	0.4175579704	0.0	0.000168738751513	3.99989755568	4.0	False
sim sim	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
field size	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
size change	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
larger cache	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
bit index	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block consisting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total capacity	0.5010266940	0.0	9.87696303574e-05	3.99991804454	3.0	False
twelve bits	0.4006568144	0.0	0.000157844141797	6.99991804454	3.0	False
manner index	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tag size	0.4006568144	0.0	0.000157844141797	6.99991804454	3.0	False
valid bits	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
tag matching	0.4175579704	0.0	0.000197305177247	5.99989755568	4.0	False
decide hit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
selection signal	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger block	0.4388771118	0.0	0.000212839849152	11.9997951114	8.0	False
capture locality	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
feature references	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
size increases	0.0000000000	0.0	4.46423600188e-05	0.0	0.0	False
show miss	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rate depicted	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
percentage versus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
versus block	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
curves correspond	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total cache	0.0000000000	0.0	5.23903963065e-05	0.0	0.0	False
cache size	0.3861370470	0.0	0.000234218162718	15.9997951114	9.0	False
obvious reasons	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
cache capacity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
miss rates	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
smaller caches	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
original values	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
larger blocks	0.0000000000	0.0	7.02654488154e-05	1.99993853341	2.0	False
spend lot	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
large larger	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size means	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
fewer blocks	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
work work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rate miss	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
cache misses	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
key indicator	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
indicator cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
large block	0.0000000000	0.0	1.83193681716e-05	0.0	1.0	False
miss occurs	0.4006568144	0.0	0.000157844141797	5.99991804454	4.0	False
word width	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
width connecting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
connecting cpu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple word	0.0000000000	0.0	3.94610354493e-05	4.99987706681	5.0	False
word block	0.5010266940	0.0	0.000134991001211	6.99985657795	5.0	False
word wide	0.3108051834	0.0	0.000512993460841	19.9997336448	11.0	False
wider path	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit bus	0.0000000000	0.0	7.89220708986e-05	4.99989755568	3.0	False
bus cycle	0.0000000000	0.0	7.89220708986e-05	4.99993853341	2.0	False
cpu cycle	0.0000000000	0.0	0.000118383106348	6.99991804454	3.0	False
block transferred	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high cost	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
reasonable performance	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
organized memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wide memory	0.4006568144	0.0	0.000157844141797	6.99991804454	2.0	False
memory connected	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wide bus	0.5010266940	0.0	0.000104780792613	4.99991804454	3.0	False
memory banks	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bus narrow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory memories	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
faster bus	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
additional transfer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reasonable arrangement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
placing things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
full flexibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
associative memory	0.3763012466	1	0.000235756783379	14.9998156002	8.0	False
tag value	0.0000000000	0.0	0.0	0.0	2.0	False
map caches	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
form sets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache area	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
limited flexibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
limited fle	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fle flexibility	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
set size	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
single set	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
cache divide	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
places whi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
limited context	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mapped cache	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
simple simplest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simplest cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
associative cache	0.3681882095	0.0	0.000434071389942	12.9997746225	8.0	False
rate variation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
underlying idea	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bring data	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
level memory	0.2310970797	0.0	0.000236766212696	7.99987706681	5.0	False
mapping alternatives	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance issue	0.0000000000	0.0	6.74955006054e-05	4.99989755568	5.0	False
cache accesses	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
memory organization	0.4460694698	0.0	0.000197539260715	14.9998360891	5.0	False
miss penalty	0.2315342551	0.0	0.00102161272798	76.9992009343	38.0	False
stages read	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
stage load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
load stage	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance implications	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
memory closer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slower memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large capacity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
vast variation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
access times	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
cpu registers	0.0000000000	0.0	1.77085311252e-05	0.0	1.0	False
technology require	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ball path	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
path figure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exact values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
static ram	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
cache memories	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
basically dram	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ram technology	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
magnitude slower	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
secondary memory	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
hard disc	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data exist	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
med medium	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reset point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
place faster	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ten mega	0.0000000000	0.0	3.94610354493e-05	8.99985657795	6.0	False
gain mind	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first question	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
simplest solution	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
address modulo	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
small pool	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen locations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory compete	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
location cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
increased flexibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
set degree	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
associative case	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
direct access	0.0000000000	0.0	2.72332722318e-05	0.0	1.0	False
access mechanism	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
associative access	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
words cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
byte cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
access case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tag match	0.0000000000	0.0	3.94610354493e-05	9.99985657795	7.0	False
tag field	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
cache address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache location	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
tag matches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tag doesn	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
hit occur	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program begins	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
forming part	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
single tag	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
misses occur	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transfer blocks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
index field	0.4006568144	0.0	0.000121622770944	5.99991804454	4.0	False
address reduces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
eighteen bit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit tags	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
entire neighborhood	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entire block	0.3577974925	0.0	0.000117109081359	9.99989755568	4.0	False
block absent	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
line cache	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache line	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
associative organization	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
horizontal line	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
larger right	0.0000000000	0.0	0.0	0.0	1.0	False
entire row	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
out tags	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tags matching	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
required word	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
words coming	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block offset	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
match signals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
matching hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
graphic error	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address memory	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
miss alignment	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple access	0.0000000000	0.0	1.43664735585e-05	0.0	1.0	False
address divide	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
set index	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
tag stored	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache set	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single field	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
level hierarchy	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suitable combination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets simplify	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache level	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
level failed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory level	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hit probabilities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
case spend	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common term	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
average memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
term penalty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
find things	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
ultimate interest	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ultimate measure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra cycles	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
memory stall	0.0000000000	0.0	2.8034465156e-05	5.99993853341	2.0	False
introduce stalls	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
executing instruction	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
factor memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory stalls	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
rate multiplied	0.0000000000	0.0	8.41033954681e-05	5.99993853341	0.0	False
penalty multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dep depend	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
extra cycle	0.0000000000	0.0	3.94610354493e-05	5.99993853341	3.0	False
organization point	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reduce miss	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
reduce hit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transfer data	0.4297035515	0.0	0.000106251186751	6.99987706681	6.0	False
fastest possibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alternative arrangement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interleaved memory	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
size suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
suppose block	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen words	0.4308416716	0.0	0.000473532425392	9.99975413363	11.0	False
lets quantify	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifteen cycles	0.3130010904	0.0	0.000197305177247	9.99989755568	4.0	False
memory transaction	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
bus cycles	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
sending data	0.0000000000	0.0	1.6108194711e-05	0.0	1.0	False
taking figures	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first organization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
send address	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
spending fifteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transferring data	0.3130010904	0.0	0.000106751750113	7.99989755568	4.0	False
factor reduces	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
words transfer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
seventeen cycles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intermediate situation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
situation suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
out spend	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
intermediate case	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar effect	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
page mode	0.0000000000	1	7.89220708986e-05	0.0	1.0	False
storage cells	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dimensional structure	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
part row	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
row row	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
row address	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
column address	0.2001640689	0.0	0.000157844141797	7.99991804454	3.0	False
give row	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
out things	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
faster access	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
word takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subsequent words	0.0000000000	0.0	0.000118383106348	1.99993853341	3.0	False
reading multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple bit	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
consecutive bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
read bits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address row	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
means initiate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
initiate data	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
cache load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
load means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache fetch	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fetch means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transfer replacement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
replacement means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
write hit	0.2275376510	0.0	0.000197305177247	9.99989755568	4.0	False
write miss	0.4006568144	0.0	0.000157844141797	7.99991804454	4.0	False
cache hit	0.0000000000	0.0	7.02654488154e-05	0.0	2.0	False
concurrent read	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
data brought	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entire word	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
word entire	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data state	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle read	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle write	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple level	0.0000000000	0.0	8.41033954681e-05	5.99991804454	4.0	False
subsequent levels	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple taught	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
miss occurred	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
words invalid	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
round robin	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
robin fashion	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
fashion start	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fetching means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
demand fetching	0.0000000000	1	7.89220708986e-05	0.0	2.0	False
anticipate things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware prefetching	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
software prefetching	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
simple mechanism	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
hardware prefetch	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
sequential references	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
artificial miss	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
open question	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
flows work	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wasteful transfer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory processor	0.0000000000	0.0	0.000101243250908	2.99993853341	1.0	False
processor bus	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
replacement issue	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
replacement policy	0.5012840267	1	0.000111605900047	9.99989755568	5.0	False
alternative strategies	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simply fifo	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fifo approach	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
profound influence	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
write policy	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets examine	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hit case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hit means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
back case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
clean bit	0.0000000000	1	7.89220708986e-05	0.0	2.0	False
dirty bit	0.2860492380	0.0	0.000157844141797	7.99991804454	3.0	False
back arrangement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache serve	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write allocate	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
back policy	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
allocate buffer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reach main	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
buffer figure	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
complication arise	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arise moment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
architectural improvement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
side effect	0.0000000000	0.0	1.89791224427e-05	0.0	1.0	False
wri writing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory lets	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
bean read	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache update	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mein main	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
transferring blocks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dirty flag	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
set block	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
separate cache	0.0000000000	0.0	2.61951981532e-05	5.99993853341	3.0	False
split cache	0.2860492380	0.0	0.000157844141797	7.99991804454	3.0	False
cache unified	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
behavior cache	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suit instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction cache	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
suit data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate caches	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
common policy	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
policy split	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pipelined implementation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
source cache	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
caches means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unified cache	0.2310970797	0.0	0.000168206790936	11.9998770668	5.0	False
afford lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entire sixteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen kilo	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
instruction data	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
cache words	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multi level	0.5010266940	0.0	0.000134991001211	7.99991804454	2.0	False
level caches	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
on-chip cache	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
off-chip cache	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
small off-chip	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
level cache	0.4175579704	0.0	0.000197305177247	13.9998565779	5.0	False
magnitude difference	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
position multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple caches	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
direct mapping	0.5010266940	0.0	0.000157844141797	7.99991804454	3.0	False
associative mapping	0.3337893297	0.0	0.000157844141797	7.99991804454	3.0	False
penalty depending	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dram organization	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar purpose	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
interleaving looked	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reading loading	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
loading fetching	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fetching replacement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
numerical problems	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
problems pertaining	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
cache performance	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
sample references	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
access level	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
statistical sense	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
detailed view	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
view detailed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
detailed illustration	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exact mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accesses misses	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small cache	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
address sequence	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
miss depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache numbered	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accesses made	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
hits encountered	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
misses encountered	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modulo sixteen	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
first address	0.0000000000	0.0	2.04819130066e-05	0.0	2.0	False
start repeating	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
misses lets	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
lets proceed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
space aspect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
initially numbers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address twenty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty replaced	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
throws twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program behavior	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
sixteen accesses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional hits	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
level tags	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
location filled	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty replaces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
seventeen replaces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
seventeen fifty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
block beginning	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
beginning fifty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
total performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hit remains	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rate decreases	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
placing blocks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
follow lru	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lru policy	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
earlier bur	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
observe twenty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty modulo	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets extend	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen block	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block cache	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
cache sixteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixteen word	0.5010266940	0.0	0.000157844141797	15.9996721782	15.0	False
word cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fair comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
situation point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compulsory miss	0.2503848127	0.0	0.000236766212696	27.9997131559	13.0	False
miss compulsory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
compulsory misses	0.2357487923	0.0	0.000315688283595	15.9998360891	7.0	False
capacity misses	0.3005543010	0.0	0.000236766212696	11.9998770668	5.0	False
misses capacity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
limited capacity	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
conflict misses	0.2781736305	0.0	0.000197305177247	9.99989755568	4.0	False
misses conflict	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
conflict miss	0.2860492380	0.0	0.000157844141797	17.9998156002	8.0	False
specific mapping	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mapping approach	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets find	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
miss misses	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reduced compulsory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
longer miss	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
capacity miss	0.2001640689	0.0	0.000157844141797	19.9997951114	10.0	False
individual miss	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
statistical level	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
percent misses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
misses point	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
additional misses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total gross	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
gross behavior	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dep depends	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suppose cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
byte addressable	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mapping cache	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
num number	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
tag part	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
index part	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
bits required	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
index bits	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
tag bits	0.3340177960	0.0	0.000236766212696	9.99987706681	5.0	False
minus log	0.0000000000	0.0	8.41033954681e-05	5.99993853341	3.0	False
size multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache directory	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
cache data	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
performance parameters	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
cpi assuming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ideal situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycles encountered	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
additional stall	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basic cpi	0.2860492380	0.0	0.000157844141797	7.99991804454	4.0	False
find miss	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
memory cache	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
cache interface	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple world	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
page dram	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus bus	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
cycle assume	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
memory latency	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
ten cycle	0.2001640689	0.0	0.000157844141797	13.9998156002	8.0	False
cycle sending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address ten	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
total twelve	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twelve cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
encounter forty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
case suppose	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
memory takes	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
required send	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total miss	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cpi calculation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
case miss	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixty cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance varies	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
cache caches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction misses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data misses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hundred instructions	0.4006568144	0.0	0.000104780792613	5.99991804454	3.0	False
hundred access	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
remaining cases	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
cases miss	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
details lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction make	0.0000000000	0.0	0.000118383106348	7.99991804454	3.0	False
instruction makes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ins instruction	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
make data	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
data reference	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data access	0.0000000000	0.0	3.32157897256e-05	0.0	1.0	False
miss point	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
extra values	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stalls cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache stalls	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
minus point	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
clocks clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cycle clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit exaggerated	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
caches clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cpi figure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative effect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
analyze situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache brings	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hundred nanoseconds	0.3337893297	0.0	0.000157844141797	7.99991804454	0.0	False
single cache	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
net effect	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
twenty nanoseconds	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
hundred cycle	0.0000000000	0.0	7.89220708986e-05	17.9997746225	10.0	False
architectural block	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hundred cycles	0.4518750965	0.0	0.000355149319044	15.9998156002	7.0	False
nanoseconds divided	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
totals cpi	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
account misses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
base cpi	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
percent miss	0.3337893297	0.0	0.000157844141797	9.99989755568	2.0	False
level multiplied	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
performance improved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache terminology	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
global miss	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
local miss	0.2275376510	1	0.000197305177247	9.99989755568	4.0	False
solo miss	0.2001640689	1	0.000157844141797	7.99991804454	3.0	False
miss solo	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
term suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
solo means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nice relationship	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inclusion property	0.4006568144	1	0.000157844141797	7.99991804454	4.0	False
miss sponsored	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor ninety	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forty percent	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
large figure	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
selected requests	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets conclude	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
simple situations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
focus attention	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual hits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
storage overheads	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
organization countered	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
factors influence	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
gross sense	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
penalty stall	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ultimately effect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
educational technology	0.5020576132	0.0	0.000315688283595	8.99983608909	0.0	False
technology services	0.5020576132	0.0	0.000315688283595	8.99983608909	0.0	False
centre iit	0.5020576132	0.0	0.000315688283595	8.99983608909	0.0	False
delhi computer	0.5020576132	0.0	0.000315688283595	8.99983608909	0.0	False
architecture lecture	0.5020576132	0.0	0.000315688283595	8.99983608909	0.0	False
cache hierar-	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hierarchy huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory huh	0.4701000371	0.0	0.00102598692168	23.9994672895	25.0	False
compare huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
virtual addresses	0.3946043298	0.0	0.000225301043073	11.9997746225	10.0	False
physical addresses	0.3899765968	0.0	0.000137874213167	9.99985657795	6.0	False
huh made	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
page tables	0.4184530955	0.0	0.000223211800094	19.9997951114	9.0	False
tables huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
located huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
major problem	0.0000000000	0.0	1.77085311252e-05	0.0	1.0	False
referring fig	0.4008697753	0.0	0.0	43.9993033786	34.0	False
primary memory	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
main huh	0.0000000000	0.0	7.89220708986e-05	3.99993853341	3.0	False
access cache	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
architecture point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
view main	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh processor	0.4441882339	0.0	0.00059191553174	20.999692667	14.0	False
magic device	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instructions huh	0.5010266940	0.0	0.000157844141797	5.99991804454	3.0	False
huh notice	0.0000000000	0.0	7.89220708986e-05	3.99991804454	3.0	False
organization built	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extend size	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh done	0.0000000000	0.0	0.0	2.99993853341	2.0	False
done huh	0.0000000000	0.0	0.0	0.0	1.0	False
manner huh	0.5010266940	0.0	0.000157844141797	3.99991804454	3.0	False
huh transparent	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
program huh	0.5012840267	0.0	0.000197305177247	4.99989755568	4.0	False
application program	0.0000000000	0.0	1.5637064876e-05	1.99993853341	3.0	False
concerned huh	0.5012840267	0.0	0.000197305177247	5.99989755568	4.0	False
huh unaware	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk huh	0.4251039398	0.0	0.000434071389942	12.9997746225	10.0	False
large memory	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh huh	0.4641724794	0.0	0.000434071389942	10.9997746225	10.0	False
main objective	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
size limitation	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
physical memory	0.2452551292	0.0	0.00124571703567	105.998606757	66.0	False
earlier technique	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
primitive huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh care	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
contents upto	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
organization serves	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple programs	0.4006568144	0.0	8.19276520264e-05	5.99991804454	3.0	False
single user	0.0000000000	0.0	1.66078948628e-05	0.0	1.0	False
personal typing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
typing type	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple processes	0.5012840267	0.0	7.59570714139e-05	5.99989755568	4.0	False
provide protection	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
task combined	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
easily reposition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
earlier part	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh putting	0.5010266940	0.0	0.000157844141797	4.99991804454	4.0	False
language programming	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
programming huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
absolute addresses	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
huh shift	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh on-	0.5036119711	0.0	0.0	99.9983813797	79.0	False
local context	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
background noise	0.4111966835	0.0	0.000512993460841	172.997438892	115.0	False
program bu-	0.0000000000	0.0	0.0	3.99985657795	7.0	False
first aspect	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
large virtual	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
huh it-	0.4269686052	0.0	0.0	102.998340402	80.0	False
huh machines	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
larger physical	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total physical	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
physical space	0.5010266940	0.0	7.8785264667e-05	5.99991804454	3.0	False
financial reasons	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger virtual	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
virtual space	0.2612020187	0.0	0.000944937008475	49.9994263118	26.0	False
huh programmer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
programmer huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data huh	0.5038719670	0.0	0.00059191553174	20.999692667	14.0	False
smaller amount	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
the- virtual	0.4202549087	0.0	0.0	27.9995902227	18.0	False
physical address	0.2561658101	0.0	0.00049935403604	41.9992214232	37.0	False
huh chance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
equal sizes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
equal size	0.0000000000	0.0	8.41033954681e-05	7.99991804454	3.0	False
mapping huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh takes	0.5010266940	0.0	0.000157844141797	4.99991804454	3.0	False
virtual pages	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
change huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processes multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
separate virtual	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh areas	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
size huh	0.5015416238	0.0	0.000236766212696	6.99987706681	5.0	False
logical plane	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
da- data	0.0000000000	0.0	0.0	0.0	0.0	False
size an-	0.0000000000	0.0	0.0	13.9997131559	13.0	False
an- an-	0.5012840267	0.0	0.0	28.9988321347	56.0	False
huh talk	0.4297035515	0.0	0.000236766212696	6.99989755568	4.0	False
complete logical	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logical entity	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
function huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
entire function	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
equal parts	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
parts huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
things convenient	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
implement huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
non volatile	0.0000000000	0.0	0.0	0.0	0.0	False
volatile medium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
change overtime	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
overtime huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
larger disk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk space	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
space and-	0.4698115803	0.0	0.0	15.9997131559	12.0	False
hardware support	0.0000000000	0.0	1.5637064876e-05	0.0	1.0	False
opening system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh change	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh things	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
important differences	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
huh organizing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
main difference	0.0000000000	0.0	1.66078948628e-05	0.0	1.0	False
huh speeds	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
speed difference	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
smaller difference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache huh	0.5012840267	0.0	0.000197305177247	4.99989755568	4.0	False
continue execution	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
huh action	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware you-	0.0000000000	0.0	0.0	1.99993853341	3.0	False
special software	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
software doing	0.0000000000	0.0	0.0	0.0	0.0	False
require huh	0.4006568144	0.0	0.000157844141797	5.99991804454	3.0	False
context switch	0.5010266940	0.0	7.32774726866e-05	3.99991804454	3.0	False
switch means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
large amount	0.0000000000	0.0	1.03949095643e-05	0.0	0.0	False
miss huh	0.0000000000	0.0	0.000118383106348	1.99993853341	2.0	False
software huh	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
huh differences	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
historical reasons	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
reasons things	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
efficient terminology	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
terminology difference	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh miss	0.4175579704	0.0	0.000197305177247	7.99989755568	4.0	False
performance ei-	0.0000000000	0.0	0.0	0.0	1.0	False
factor huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
small huh	0.5012840267	0.0	0.000197305177247	5.99989755568	4.0	False
huh small	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
huh lets	0.4867636204	0.0	0.000986525886233	32.9994877784	24.0	False
performance huh	0.5017994859	0.0	0.000276227248145	8.99985657795	6.0	False
miss miss	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large physical	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
cache smaller	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large miss	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
terms kilo	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lower huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh reduce	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
sixty-four words	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large page	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
page size	0.4308416716	0.0	0.000256204200272	11.9997541336	11.0	False
larger locality	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
substantial amount	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
huh the-	0.3571086496	0.0	0.0	502.992337165	372.0	False
access huh	0.5010266940	0.0	0.000157844141797	5.99991804454	3.0	False
sixty-four kilo	0.3681882095	0.0	0.000434071389942	18.9997746225	8.0	False
complete flexibility	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
right huh	0.5025746653	0.0	0.0	9.99975413363	11.0	False
back write	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
back choice	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
larger huh	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
back approach	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wrong piece	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ideal thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
realistic wh-	0.0000000000	0.0	0.0	0.0	1.0	False
basis huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unbounded quantity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
restrict huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh programs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
people doing	0.0000000000	0.0	0.0	0.0	0.0	False
doing research	0.0000000000	0.0	0.0	0.0	0.0	False
huh put	0.5010266940	0.0	0.000157844141797	7.99983608909	7.0	False
workable huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
maintaining huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
number call	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
place huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh su-	0.0000000000	0.0	0.0	12.9997541336	11.0	False
su- suppose	0.0000000000	0.0	0.0	0.0	0.0	False
maintaining order	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache blocks	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
sophisticate data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh doing	0.0000000000	0.0	0.0	0.0	2.0	False
difficult huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lose efficiency	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hardware huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
approximate policy	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
policy huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh case	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
background lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets huh	0.5020576132	0.0	0.000315688283595	8.99983608909	7.0	False
side huh	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
virtual page	0.2918854257	0.0	0.000471513566758	39.9995902227	16.0	False
page huh	0.5015416238	0.0	0.000236766212696	8.99987706681	5.0	False
huh infact	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh mechanism	0.5015416238	0.0	0.000236766212696	6.99987706681	5.0	False
address huh	0.4518750965	0.0	0.000355149319044	8.99981560022	8.0	False
huh imagine	0.5012840267	0.0	0.000197305177247	5.99989755568	4.0	False
huh page	0.4106399888	0.0	0.000355149319044	11.9997746225	10.0	False
page offset	0.0000000000	0.0	4.68436325436e-05	0.0	1.0	False
page number	0.2055113064	0.0	0.0010774035485	91.9990575122	43.0	False
page rest	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
page suppose	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
huh physical	0.5023160062	0.0	0.000355149319044	13.9997951114	9.0	False
memory present	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thirty huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh bytes	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
physical page	0.3121313339	0.0	0.000444463336608	35.9995902227	14.0	False
translation process	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
table huh	0.5023160062	0.0	0.000355149319044	9.99981560022	6.0	False
number right	0.0000000000	0.0	0.0	0.0	1.0	False
number huh	0.5012840267	0.0	0.000197305177247	9.99989755568	3.0	False
disk address	0.0000000000	0.0	4.68436325436e-05	0.0	2.0	False
table register	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh in-	0.4555738605	0.0	0.0	145.997725736	110.0	False
doing huh	0.0000000000	0.0	0.0	0.0	1.0	False
bits huh	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
huh reach	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
reached huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
direct memory	0.4006568144	0.0	7.32774726866e-05	5.99991804454	0.0	False
cache whe-	0.0000000000	0.0	3.94610354493e-05	6.99985657795	6.0	False
tags present	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
comparison huh	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
cache block	0.0000000000	0.0	6.08113854719e-05	5.99989755568	5.0	False
cache directories	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh blocks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mapping process	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
process huh	0.5010266940	0.0	0.000157844141797	4.99991804454	3.0	False
number taking	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fault result	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
huh context	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
switch so-	0.0000000000	0.0	0.0	0.0	0.0	False
current process	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
execute thousand	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand thousand	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
table stored	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
answer huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
space requirement	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
su- lets	0.0000000000	0.0	0.0	0.0	1.0	False
suppose virtual	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bits page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
table entry	0.3647234679	0.0	0.000132863158902	15.9998360891	5.0	False
memory protection	0.0000000000	0.0	5.31255933755e-05	3.99993853341	3.0	False
table entries	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
size divided	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
huh size	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
information huh	0.5010266940	0.0	0.000157844141797	2.99991804454	3.0	False
direct separate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh megabytes	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh hundreds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
table size	0.0000000000	0.0	6.14457390198e-05	3.99993853341	1.0	False
size exploit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh functions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh organized	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
opposite directions	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
directions suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
space huh	0.5015416238	0.0	0.000236766212696	4.99987706681	5.0	False
huh stack	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
accomod- accommodate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh thinking	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory segments	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
heap huh	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
handle sparsesity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current requirement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hashing technique	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
suitable hashing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hashing function	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
smaller table	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
inverted page	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
cache situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
level page	0.0000000000	0.0	0.000118383106348	7.99991804454	1.0	False
huh paging	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh segments	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
logical boundaries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh entire	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
larger chunks	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
smaller chunks	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
segment table	0.1979689254	1	0.000351327244077	29.999692667	14.0	False
organization huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
track information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
organized huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
table page	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
smaller page	0.0000000000	0.0	5.23903963065e-05	0.0	0.0	False
single monolithic	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
monolithic page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
calling segment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
addresses divided	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
parts segment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
segment number	0.0000000000	0.0	6.14457390198e-05	5.99993853341	2.0	False
number page	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
step access	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
required point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
register huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
encounter page	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
fault huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
page page	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
imagining page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
techniques suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make accesses	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
accesses huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
keeping page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
user page	0.2672508215	0.0	0.000209561585226	15.9998360891	4.0	False
huh system	0.3508807971	0.0	0.000276227248145	7.99983608909	7.0	False
user processes	0.0000000000	0.0	3.54170622503e-05	0.0	1.0	False
system process	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
system space	0.5012840267	0.0	0.000197305177247	9.99989755568	4.0	False
space table	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
huh find	0.0000000000	0.0	0.000118383106348	5.99991804454	4.0	False
entire page	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
table wh-	0.0000000000	0.0	0.0	24.999549245	13.0	False
making reference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh entry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tenth entry	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
physical counter	0.0000000000	0.0	6.74955006054e-05	0.0	0.0	False
huh systems	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
systems page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
system page	0.3508807971	0.0	0.000276227248145	13.9998565779	3.0	False
entry huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh hoping	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
step process	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh accessing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accessing huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh users	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
users page	0.4006568144	0.0	0.000157844141797	7.99991804454	2.0	False
involved huh	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
clear idea	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
point huh	0.5010266940	0.0	0.000157844141797	2.99991804454	3.0	False
noticed similarities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
differences differences	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
key mechanism	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
addresses page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
problem an-	0.0000000000	0.0	0.0	0.0	2.0	False
limited size	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
sparse sparseness	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sparseness locality	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
large huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
adjustable space	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory today	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
big issue	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
continue huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
details huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
translation lookaside	0.4006568144	0.0	0.000157844141797	5.99991804454	0.0	False
lookaside buffer	0.4006568144	0.0	0.000157844141797	5.99991804454	2.0	False
huh addressing	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
addressing cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
case page	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
directly disk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk track	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
sector distribute	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
size we-	0.5015416238	0.0	0.0	8.99987706681	5.0	False
we- notice	0.5030927835	0.0	0.0	10.9996312004	17.0	False
separate page	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
entire physical	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
today huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh multilevel	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multilevel page	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
table structure	0.0000000000	0.0	7.4077222768e-05	3.99993853341	1.0	False
simple flat	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
flat huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh array	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger levels	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh keeping	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh coming	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh organization	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
entire virtual	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
space divided	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh thousand	0.4175579704	0.0	0.000197305177247	3.99989755568	4.0	False
thousand segments	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand pages	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
table wi-	0.0000000000	0.0	0.0	13.9997541336	7.0	False
pages huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
small small	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
starting points	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
indication valid	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh level	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh byte	0.0000000000	0.0	3.94610354493e-05	3.99993853341	3.0	False
segment field	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
field huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
call segment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
required entry	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
multiplying constant	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
constant multiplying	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh suppose	0.5017994859	0.0	0.000276227248145	6.99985657795	7.0	False
huh starting	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh leads	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bytes huh	0.5012840267	0.0	0.000197305177247	10.9998565779	5.0	False
present huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
relevant page	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
exact location	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
number concatenated	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complete physical	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
huh instruction	0.0000000000	0.0	7.89220708986e-05	3.99993853341	2.0	False
huh allowing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
paging mechanism	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
relevant pages	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
active pages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
avoid huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cyclic references	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
addresses flowing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
usel- users	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
page part	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
part page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thing represents	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
byte part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh sum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
number part	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
table base	0.0000000000	0.0	0.000101243250908	5.99993853341	2.0	False
find huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh pointed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
system base	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
base system	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
number offset	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
users huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh number	0.5012840267	0.0	0.000197305177247	3.99989755568	4.0	False
byte give	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
translated part	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address translation	0.3508807971	0.0	9.05055260002e-05	9.99985657795	6.0	False
user space	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
translation means	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
offset edition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
translation huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
final access	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
da- huh	0.0000000000	0.0	0.0	0.0	0.0	False
huh data	0.5023160062	0.0	0.000355149319044	13.9998156002	8.0	False
bit complicated	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
first translation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh user	0.0000000000	0.0	0.000118383106348	5.99989755568	4.0	False
user address	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
base huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
activity and-	0.5015416238	0.0	0.0	5.99987706681	5.0	False
huh addition	0.0000000000	0.0	3.94610354493e-05	4.99993853341	3.0	False
level function	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
mechanism huh	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
fault rate	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
simple page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
structure suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
physical access	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
paged page	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
access assuming	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
access to-	0.4346512799	0.0	0.0	48.9990575122	44.0	False
reality things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bad huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
buffer huh	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
special memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
recent address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
accessed entries	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
future reference	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
lookup table	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
huh entries	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
translation done	0.0000000000	0.0	0.0	0.0	2.0	False
huh remembering	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
number pairs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
parallel huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh associative	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bit huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
number field	0.0000000000	0.0	4.09638260132e-05	0.0	0.0	False
user process	0.0000000000	0.0	3.42797108798e-05	3.99991804454	3.0	False
incomplete information	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
inaudible background	0.4184530955	0.0	0.000394610354493	10.9997951114	0.0	False
shows huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh flow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
address consisting	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
huh address	0.5012840267	0.0	0.000197305177247	6.99985657795	6.0	False
typically twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
remaining twelve	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tags huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory comparing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
blank entries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh dirty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thrown page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh comparison	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
number stored	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache access	0.4297035515	0.0	0.000236766212696	8.99981560022	9.0	False
huh direct	0.0000000000	0.0	0.000118383106348	3.99991804454	3.0	False
huh finding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
table access	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
access made	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
search ends	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
matter ends	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
failure huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh fault	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh service	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
desirable path	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh tests	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
table ea-	0.0000000000	0.0	0.0	0.0	0.0	False
possibilities huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh question	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache an-	0.0000000000	0.0	0.0	44.99909849	44.0	False
imagine huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh repetition	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tree leading	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
missing huh	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
inclusive property	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
assume lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh cache	0.4297035515	0.0	0.000236766212696	6.99987706681	5.0	False
means huh	0.5033522434	0.0	0.000512993460841	16.9997336448	12.0	False
combinations huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh hit	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
translate huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
concerned cache	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
case huh	0.5012840267	0.0	0.000197305177247	5.99989755568	4.0	False
str- straight	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache miss	0.0000000000	0.0	2.46924075893e-05	2.99993853341	2.0	False
reversed huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
case path	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hand reverse	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
problems huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh aliasing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
aliasing bu-	0.0000000000	0.0	0.0	0.0	0.0	False
huh mention	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
distinguish huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
confusion huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh ho-	0.0000000000	0.0	0.0	29.9994672895	25.0	False
put process	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
extra overhead	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
switch occurs	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
huh part	0.0000000000	0.0	3.94610354493e-05	6.99989755568	4.0	False
part part	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
drawback huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cost spend	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
aliasing aliasing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
aliasing means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shared object	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
addresses huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
shared data	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
huh depending	0.5023160062	0.0	0.000355149319044	11.9998156002	8.0	False
running huh	0.5010266940	0.0	0.000157844141797	5.99991804454	3.0	False
copies exist	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wrong copy	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
involved solution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
problem the-	0.0000000000	0.0	0.0	1.99993853341	3.0	False
virtually address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address cache	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
physically address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
indexed cache	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
picture huh	0.5010266940	0.0	0.000157844141797	4.99991804454	3.0	False
cache requires	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
process in-	0.0000000000	0.0	0.0	3.99989755568	4.0	False
parameters organized	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh index	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
part doesn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
non-changing part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
access completed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unchanged so-	0.5015416238	0.0	0.0	7.99987706681	6.0	False
huh inexpensive	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
inexpensive arrangement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
organization place	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
limited physical	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
place protection	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
protection means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unauthorized access	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
processes huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
access restricted	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
restricted part	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
systems area	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
physical pages	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
transition process	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
areas huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
direct control	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
huh as-	0.4729991692	0.0	0.0	45.999241912	36.0	False
as- huh	0.5059616382	0.0	0.0	60.9991189788	42.0	False
huh pages	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh updation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
table takes	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
explicit access	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
maintained huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor supports	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
kernel mode	0.0000000000	0.0	5.69373673281e-05	2.99993853341	3.0	False
supervisor mode	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
user mode	0.3337893297	0.0	7.32774726866e-05	3.99991804454	3.0	False
critical things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh initializing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
status register	0.0000000000	0.0	7.4077222768e-05	4.99993853341	2.0	False
processor huh	0.4607132129	0.0	0.000434071389942	20.9997746225	10.0	False
mode huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
system call	0.0000000000	0.0	3.1274129752e-05	0.0	1.0	False
call th-	0.0000000000	0.0	0.0	21.9989550679	50.0	False
th- th-	0.4607132129	0.0	0.0	210.991210277	416.0	False
system area	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
executing code	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
user doesn	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
huh that-	0.5064867670	0.0	0.0	31.9994877784	24.0	False
huh deep	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
deep huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh multilayered	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multilayered mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
system data	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
security huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh communication	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
communication processes	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
network level	0.0000000000	0.0	1.77085311252e-05	0.0	1.0	False
summarize huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
began today	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
level structure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh based	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
physical data	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
huh introducing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
strategies makes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accesses means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cache page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
accessing cache	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional important	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
important role	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
memory mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
introduction huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh today	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
last topic	0.0000000000	0.0	0.0	0.0	1.0	False
output subsystem	0.0000000000	0.0	0.000118383106348	9.99983608909	6.0	False
central component	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
entire system	0.0000000000	0.0	3.66387363433e-05	0.0	1.0	False
system huh	0.4566722815	0.0	0.000394610354493	15.9997746225	10.0	False
executed memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction operate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh input	0.4175579704	0.0	0.000197305177247	5.99987706681	5.0	False
enter huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computation involves	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
subsystem huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance considerations	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
considerations huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
peripheral devices	0.4319858365	0.0	0.00032974862709	23.9996312004	16.0	False
output huh	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
huh devices	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
operational aspect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
neglected huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh speeding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor executing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance improvements	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
benchmark program	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
consume ninety	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
technological innovations	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
innovations huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
percent improvement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixty forty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty-seven eighteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance remains	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
total figure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
expected performance	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
improvements huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
computation bound	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
bound computation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bound means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performing computation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logic decision	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small amount	0.0000000000	0.0	2.45900146186e-05	0.0	2.0	False
process- processing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scientific computation	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
computation huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nuclear modeling	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
number crunching	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
heavy computation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
business data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data processing	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
processing huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh or-	0.5015416238	0.0	0.0	10.9997746225	10.0	False
oriented application	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
percent part	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
requirement huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
oriented measure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh transfers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
the- huh	0.4680034874	0.0	0.0	42.99909849	43.0	False
huh reservation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reservation system	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
user huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh response	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
involve computation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hand huh	0.5012840267	0.0	0.000197305177247	6.99989755568	5.0	False
central database	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
huh request	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
database huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh consideration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
considerations suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
super computing	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh scientific	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bound application	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
simulation results	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
data throughput	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh transaction	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
transaction processing	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
system point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
important huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
file server	0.0000000000	0.0	4.98236845883e-05	2.99993853341	2.0	False
server suppose	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
receive request	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
creating files	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
files opening	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
opening files	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
files reading	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
request huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh situation	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
memory we-	0.5025746653	0.0	0.0	5.99979511136	9.0	False
kilo byte	0.0000000000	0.0	6.74955006054e-05	63.9989140902	52.0	False
byte huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh tenth	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tenth power	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twentieth power	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
real sense	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thousand bytes	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
tens power	0.5010266940	0.0	0.000157844141797	6.99991804454	3.0	False
thousand kilo	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
dif- difference	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory domain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor domain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh move	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
stored program	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
program computed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
classical block	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block diagram	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
diagram showing	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
computer huh	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
school days	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory input	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arithmetic huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
central processor	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
huh elaborating	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
showing point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
in-between the-	0.0000000000	0.0	0.0	2.99993853341	3.0	False
things involved	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple devices	0.3946043298	0.0	0.000288147179686	10.9997746225	10.0	False
understand huh	0.0000000000	0.0	0.000118383106348	4.99993853341	3.0	False
separate things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
converts information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
printed page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
printing mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controller wh-	0.0000000000	0.0	0.0	4.99977462249	11.0	False
means bring	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bring information	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory combination	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
aspect huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input device	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
device printer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
output device	0.0000000000	0.0	2.04819130066e-05	2.99989755568	4.0	False
device huh	0.5023160062	0.0	0.000355149319044	12.9998156002	8.0	False
devices make	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
make processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor talk	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
human programmer	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
programmer human	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
human operator	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
computer talk	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
internal devices	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
store information	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
information disk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh keyboard	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh human	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
human huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh operators	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh network	0.4006568144	0.0	0.000157844141797	6.99991804454	3.0	False
network controller	0.0000000000	0.0	7.4077222768e-05	4.99993853341	2.0	False
machine huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh environment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
environment huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
sensing temperature	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh computer	0.0000000000	0.0	0.000118383106348	10.9998770668	5.0	False
motor huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh storage	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
organize rest	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ca- ca-	0.0000000000	0.0	0.0	0.0	1.0	False
ca- capacity	0.0000000000	0.0	0.0	0.0	0.0	False
huh disk	0.5020576132	0.0	0.000315688283595	9.99983608909	7.0	False
serial data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
means information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
parallel data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bit means	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
variety exist	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
current situation	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
situation huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh years	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh paint	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
paint huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
present position	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
peripheral device	0.4518750965	0.0	0.000355149319044	35.9994468007	24.0	False
tape reader	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
tape punch	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
punch huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
holes punched	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh group	0.0000000000	0.0	7.89220708986e-05	4.99991804454	4.0	False
holes form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
device typewriter	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
typewriter wi-	0.0000000000	0.0	0.0	0.0	1.0	False
huh lot	0.0000000000	0.0	7.89220708986e-05	6.99991804454	4.0	False
tape attached	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
type information	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
punch tape	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
connected peripherals	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
outputting system	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
compiler huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger room	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
room huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
smaller room	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh prepare	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional device	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
device introduced	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
faster huh	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
hundred character	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty character	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
line printer	0.0000000000	0.0	6.08113854719e-05	2.99993853341	2.0	False
li- line	0.0000000000	0.0	0.0	0.0	0.0	False
printer huh	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
make life	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
huh tape	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
current location	0.0000000000	0.0	1.89791224427e-05	0.0	1.0	False
punch card	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
back huh	0.0000000000	0.0	7.89220708986e-05	1.99993853341	2.0	False
tape environment	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
people huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
punched holes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
holes huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
drive was-	0.0000000000	0.0	0.0	0.0	0.0	False
added convenience	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
completely tape	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sequential huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
disk capacity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh twenty	0.5010266940	0.0	0.000157844141797	8.99987706681	5.0	False
twenty megabytes	0.4460694698	0.0	0.000315688283595	11.9998360891	6.0	False
big huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
me- memory	0.0000000000	0.0	0.0	6.99975413363	10.0	False
huh kind	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
human beings	0.0000000000	0.0	1.5637064876e-05	0.0	1.0	False
data rate	0.5015416238	0.0	7.37700438557e-05	11.9998156002	8.0	False
throughput rate	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
rate huh	0.5015416238	0.0	0.000236766212696	10.9998770668	5.0	False
mouse huh	0.5010266940	0.0	0.000157844141797	6.99991804454	3.0	False
feed information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fastest huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
voice input	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
voice output	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
capabilities voice	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
input voice	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh pictorial	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pictorial input	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
input pictorial	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pictorial output	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh wh-	0.5025746653	0.0	0.0	232.996434938	171.0	False
wh- wh-	0.0000000000	0.0	0.0	42.9992828897	26.0	False
generating speech	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
speech outputs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
outputs huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
part huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh voice	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh brought	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh point	0.5010266940	0.0	0.000157844141797	7.99987706681	5.0	False
twenty bytes	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
speech huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh inputs	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
plain speech	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
higher rate	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
forty fifty	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
fifty huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand samples	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh text	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
resolution huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
data rates	0.0000000000	0.0	4.30994206754e-05	2.99993853341	2.0	False
huh th-	0.4399278807	0.0	0.0	791.988116459	570.0	False
huh sort	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
finer shaper	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shaper picture	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
devices line	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
line printers	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
printers laser	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
laser printers	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
printers huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
graphic display	0.3647234679	0.0	0.000315688283595	13.9998360891	7.0	False
demanding huh	0.0000000000	0.0	0.000118383106348	3.99993853341	1.0	False
sixty thousand	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
sixty megabytes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
resolution on-	0.0000000000	0.0	0.0	0.0	1.0	False
screen suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
suppose huh	0.5020576132	0.0	0.000315688283595	8.99983608909	7.0	False
thousand pixels	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
approximate calculation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
calculation suppose	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
screen huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
color settings	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh yo-	0.0000000000	0.0	0.0	125.997869158	104.0	False
twenty-four bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
good quality	0.0000000000	0.0	1.89791224427e-05	0.0	1.0	False
pixel means	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
information present	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
persistent display	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
display huh	0.5010266940	0.0	0.000157844141797	6.99991804454	3.0	False
persistent picture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty-five huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh frame	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fifty frame	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixty frame	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
account huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fax modem	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
modem huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh cable	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cable modem	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
modem cable	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
modem connects	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
video cable	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
telephone line	0.4175579704	0.0	0.000111605900047	8.99987706681	4.0	False
line huh	0.5010266940	0.0	0.000157844141797	6.99991804454	3.0	False
carrying digital	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
digital information	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
huh lan	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lan adapters	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
local area	0.0000000000	0.0	1.08946097161e-05	0.0	0.0	False
area network	0.0000000000	0.0	8.65318841182e-06	0.0	0.0	False
network adapters	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
adapters wired	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rates huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
higher huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh ten	0.5015416238	0.0	0.000197305177247	11.9998565779	6.0	False
ten megabytes	0.5012840267	0.0	0.000197305177247	6.99989755568	4.0	False
hundred megabytes	0.4297035515	0.0	0.000236766212696	10.9998770668	5.0	False
common standards	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
speeds huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
telephone lines	0.0000000000	0.0	1.6108194711e-05	0.0	1.0	False
fifty-six kilo	0.2001640689	0.0	0.000157844141797	3.99991804454	2.0	False
kilo bauds	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
kilo bits	0.4006568144	0.0	0.000104780792613	5.99991804454	3.0	False
term baud	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
communication huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
storage huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh floppy	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
optical disk	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
huh portions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh opaque	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
opaque region	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transparent regions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh unit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unit area	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
medium moves	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tape huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sequential devices	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
serial form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
archival purpose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh varying	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
hundred kilo	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
floppy drive	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
flash memories	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pen drive	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
moving part	0.0000000000	0.0	7.89220708986e-05	4.99989755568	5.0	False
non-volatile type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
flash memory	0.3340177960	1	0.000113874734656	10.9998770668	5.0	False
transfer rate	0.3899765968	0.0	0.000132853857099	13.9998360891	6.0	False
magnetic disk	0.0000000000	0.0	0.0	0.0	1.0	False
exact figure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
figure huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit deeper	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
peripherals huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
drive huh	0.5012840267	0.0	0.000197305177247	7.99989755568	3.0	False
rotating disks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
surface information	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
stored huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
write heads	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
arm huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
peripheral huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
circular tracks	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
heads move	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
huh platter	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
track number	0.5010266940	0.0	9.87696303574e-05	5.99991804454	3.0	False
number ten	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
real picture	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh hard	0.5012840267	0.0	0.000197305177247	7.99989755568	2.0	False
recording surfaces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inwards move	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
rotational speeds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
the- they-	0.4518750965	0.0	0.0	7.99981560022	7.0	False
huh standards	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
changing huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifteen point	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
sea gate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh fifteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
highest speed	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
initial point	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
rotating huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
right point	0.0000000000	0.0	0.0	0.0	0.0	False
rotates determines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transfer huh	0.5012840267	0.0	0.000197305177247	7.99989755568	4.0	False
huh seek	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
desired point	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
average huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
rate sustained	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interface huh	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
interface depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
actual data	0.0000000000	0.0	2.521216605e-05	0.0	1.0	False
data generated	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
high capacitors	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fast disk	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
speed huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh buffer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
buffer size	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
data doesn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first brought	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
local memory	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
average latency	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
latency huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rotational latency	0.2860492380	0.0	9.36872650872e-05	4.99991804454	3.0	False
milliseconds huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
track seek	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
average figure	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
ten point	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
first piece	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
disk transfer	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
thirty-seven mega	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mega bits	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
rotational speed	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
host huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hundred megabyte	0.0000000000	0.0	3.94610354493e-05	11.9998565779	6.0	False
slower interface	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
continuing huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
layout huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh cylinder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh collection	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tenth track	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
form huh	0.0000000000	0.0	0.000118383106348	5.99991804454	4.0	False
heads huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
head huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
western digital	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
digital internet	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
internet site	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
rest huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh total	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
important peripheral	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
storage device	0.0000000000	0.0	1.66078948628e-05	0.0	2.0	False
monitor huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
shown huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh interesting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unlike huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high resolution	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
twelve hundred	0.5010266940	0.0	0.000134991001211	4.99991804454	3.0	False
viewing angle	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
monitors huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
seventy degree	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
wireless lan	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
serial bus	0.0000000000	0.0	0.000101243250908	6.99989755568	4.0	False
bus we-	0.5015416238	0.0	0.0	5.99985657795	6.0	False
huh graphics	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
graphics card	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
resolution monitors	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
changing scenes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scanners scanners	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forty-eight bit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bit color	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
document feeder	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
feeder attached	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
photocopy machine	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh inkjet	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
inkjet printers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cost effective	0.0000000000	0.0	3.93926323335e-05	0.0	2.0	False
huh quality	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
improving huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
printing quality	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
resolve huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
direct network	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
network interface	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
inkjet printing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
printing mech-	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mech- huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh printer	0.0000000000	0.0	0.000118383106348	5.99991804454	3.0	False
printer mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ink cartridges	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ink cartridge	0.0000000000	0.0	7.89220708986e-05	2.99993853341	3.0	False
crucial mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
essentially paper	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
paper feed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh movement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
technological breakthrough	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last couple	0.0000000000	0.0	0.0	0.0	1.0	False
huh ink	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ink ve-	0.0000000000	0.0	0.0	0.0	0.0	False
huh thrown	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
high quality	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
quality pictures	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh piezoelectric	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
piezoelectric mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh plate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controlled droplet	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
electrical signal	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
huh vibration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
piezoelectric huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thermal mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ink droplet	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
hitting process	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hitting register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
electrical current	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controlled hitting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hundred dots	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
existed couple	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
decades back	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
throughput type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance definition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
definition huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
counts huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transfer rates	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
first lecture	0.5010266940	0.0	7.8785264667e-05	6.99991804454	3.0	False
huh peripheral	0.4518750965	0.0	0.000355149319044	10.9998156002	4.0	False
sense trans-	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
trans- carrying	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carrying information	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
suitable forms	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
asynchronous synchronous	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
synchronous means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
asynchronous means	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
uh-huh signals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
event sequence	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sequence information	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh beginning	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controllers connecting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
left huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache combination	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
connecting huh	0.0000000000	0.0	0.000118383106348	3.99993853341	3.0	False
huh straight	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh answer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
point connection	0.0000000000	0.0	3.93926323335e-05	0.0	1.0	False
device establish	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
whichever pairs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
dedicated connection	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
huh shared	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
shared set	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shared communication	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
communication link	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
information flow	0.0000000000	0.0	2.8034465156e-05	1.99993853341	3.0	False
connect huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
wires run	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus huh	0.4137736116	0.0	0.00106544795713	32.9994468007	26.0	False
huh so-	0.4401683704	0.0	0.0	133.998053558	92.0	False
wires assigned	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
com- huh	0.0000000000	0.0	0.0	0.0	1.0	False
telephone exchange	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
cross bar	0.2505133470	0.0	0.000197539260715	7.99983608909	7.0	False
bar switch	0.0000000000	0.0	5.23903963065e-05	2.99993853341	1.0	False
switch huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh responsibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh make	0.0000000000	0.0	7.89220708986e-05	3.99993853341	2.0	False
make establish	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
establish connections	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
multiple conversations	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
point scenario	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
alternatives compare	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
connection bus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cost bus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus offers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
low cost	0.3861370470	0.0	0.00016108194711	17.9997951114	9.0	False
multiple ports	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
separate ports	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
distinct isolated	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
isolated connections	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh memory	0.4721514497	0.0	0.00059191553174	19.999692667	14.0	False
multiple port	0.0000000000	0.0	5.23903963065e-05	2.99993853341	3.0	False
expensive affair	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh issue	0.0000000000	1	7.89220708986e-05	0.0	2.0	False
designed system	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh pieces	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
uniform interface	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
things huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
specific possibilities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple buses	0.4013157895	0.0	0.000315688283595	9.99983608909	7.0	False
huh spectrum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
increase performance	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
monolithic single	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
single cross	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
smaller cross	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bar switches	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
complete huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh cross	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bar capability	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
organize huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh multiple	0.4460694698	0.0	0.000315688283595	11.9998360891	7.0	False
multiple smaller	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
smaller switches	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
communicating pair	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh incur	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
onwards huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lets focus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interconnecting subsystem	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clear definitions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
connect processor	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
speed buses	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
standard huh	0.5010266940	0.0	0.000157844141797	5.99991804454	3.0	False
huh standardization	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
large variety	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
subsystems huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
system based	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
huh intel	0.0000000000	0.0	0.0	0.0	2.0	False
pentium huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
proprietary design	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arbitrary subsystem	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
connects processor	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
main purpose	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
com- carrying	0.0000000000	0.0	0.0	0.0	1.0	False
huh lower	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh speed	0.0000000000	0.0	3.94610354493e-05	3.99991804454	3.0	False
huh standard	0.4006568144	0.0	0.000157844141797	7.99985657795	6.0	False
common definition	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
bus operation	0.0000000000	0.0	7.85855944597e-05	2.99993853341	3.0	False
bus signals	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
signals huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus width	0.5010266940	0.0	0.000157844141797	4.99991804454	3.0	False
width data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple parties	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
standard buses	0.5012840267	0.0	0.000197305177247	6.99989755568	4.0	False
lectures huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
backplane bus	0.3680022226	1	0.000749759673537	25.999549245	21.0	False
hanging so-	0.0000000000	0.0	0.0	0.0	2.0	False
backpanel back-	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
back- back-	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
back- backplane	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
term backplane	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
earlier huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
separate card	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
single bus	0.4006568144	0.0	0.000104780792613	4.99991804454	3.0	False
front front	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
front side	0.5010266940	0.0	0.000134991001211	6.99991804454	3.0	False
dis- huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus running	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
single board	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
multiple boards	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
chip memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus connecting	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh cabinet	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh pentium	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh backplane	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
huh wi-	0.0000000000	0.0	0.0	31.9995082673	24.0	False
processor board	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory board	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
board plug-in	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
co- complete	0.0000000000	0.0	0.0	0.0	0.0	False
complete subsystem	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
controller huh	0.0000000000	0.0	0.000118383106348	6.99991804454	4.0	False
transforms information	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
laser printer	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
huh characters	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
printed form	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
memory process	0.0000000000	0.0	2.8034465156e-05	3.99991804454	4.0	False
huh binary	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
binary encoded	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixty-four bit	0.5012840267	0.0	0.000197305177247	8.99985657795	6.0	False
bit data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transferring character	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
free slots	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fits huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
design- cost	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
seperate infact	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
infact multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
storage devices	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
devices disk	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
huh serial	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
peripheral lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh grouping	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
bus adapters	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
connect backplane	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
infact huh	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
typical sophisticated	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sophisticated system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
motherboard huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
common interface	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
crucial issue	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
connecting multiple	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
devices huh	0.4566722815	0.0	0.000394610354493	14.9997951114	9.0	False
multiple transactions	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
printer information	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
memory end	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
end huh	0.0000000000	0.0	7.89220708986e-05	4.99993853341	2.0	False
huh concurrency	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
localized area	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
disk data	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
printer data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common bus	0.0000000000	0.0	4.09638260132e-05	0.0	2.0	False
data parallel	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
smaller lanes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bigger road	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
merges huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
faster highway	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
system level	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
structure huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh brings	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
concurrency huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
point things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
printer busy	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
busy huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh capacity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
capacity huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
figure suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
suppose backplane	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
argument lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
byte wide	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifty nano	0.3577974925	0.0	0.000197305177247	4.99989755568	4.0	False
data occupies	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
huh twent-	0.0000000000	0.0	3.94610354493e-05	9.99985657795	7.0	False
adapter huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
hundred nano	0.3450869467	0.0	0.000394610354493	10.9997131559	4.0	False
thousand nano	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
microsecond data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
someway sequenced	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sequenced right	0.0000000000	0.0	0.0	0.0	0.0	False
byte level	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
packet level	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
level huh	0.5010266940	0.0	0.000157844141797	5.99991804454	3.0	False
huh tha-	0.0000000000	0.0	7.89220708986e-05	34.9994468007	26.0	False
higher capacity	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
sequence inter-	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
illustration huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus organization	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
output transactions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
protocol huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
variations exist	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control lines	0.4006568144	0.0	0.000157844141797	4.99991804454	3.0	False
data lines	0.3508807971	0.0	0.000183366387073	6.99985657795	7.0	False
carry address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory bytes	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
physical lines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
output transaction	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
shade huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
device reflecting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
the- the-	0.4215401999	0.0	0.0	254.991148811	424.0	False
huh information	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
responsible data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh record-	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
opposite operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory supposed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
asynchronous case	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clock involved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
synchronize huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh send	0.5010266940	0.0	0.000157844141797	16.9997951114	10.0	False
read request	0.2127686079	0.0	0.000298904900317	13.9997131559	13.0	False
out data	0.0000000000	0.0	6.08113854719e-05	2.99993853341	2.0	False
data bus	0.3337893297	0.0	8.92847200377e-05	3.99991804454	3.0	False
understood huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
asynchronous huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
seconds huh	0.0000000000	0.0	7.89220708986e-05	4.99991804454	2.0	False
huh noticed	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
huh whosoever	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
acknowledge signal	0.3577974925	0.0	0.000197305177247	4.99989755568	4.0	False
sequencing shown	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh signal	0.0000000000	0.0	7.89220708986e-05	2.99993853341	2.0	False
signal shape	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
shape indicating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
change occurring	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual signal	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transition point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
occurring huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nature huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
level indicating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tri-state bus	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
high impedance	0.0000000000	0.0	0.000118383106348	2.99993853341	1.0	False
impedance state	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
state huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh high	0.5012840267	0.0	0.000197305177247	6.99983608909	7.0	False
state means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk connected	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh floating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
floating state	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
low impedance	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
impedance path	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
huh ground	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intermediate level	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
state continues	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
removed huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus floats	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh lowering	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
raising acknowledge	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh cycle	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
expecting data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh turn	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh device	0.5025746653	0.0	0.000394610354493	17.9997336448	12.0	False
huh sequence	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh events	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lock lock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lock manner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
positive pulse	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
negative pulse	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pulse huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exact sequence	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
event triggers	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
transaction completes	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
occur huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh states	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh step	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
state diagram	0.0000000000	0.0	1.77085311252e-05	0.0	2.0	False
requesting device	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
putting address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
asserts read	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
request signal	0.0000000000	0.0	6.74955006054e-05	2.99993853341	2.0	False
hand memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
acknowledgement line	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
acknowledgement signal	0.2860492380	0.0	0.000157844141797	3.99991804454	3.0	False
signal huh	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
request state	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
state diagrams	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
transition occurs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
diagrams huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh wave	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wave form	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
the- memory	0.3931957017	0.0	0.0	87.9970086258	145.0	False
huh observe	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
observe occurrences	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh carry	0.4006568144	0.0	0.000157844141797	8.99989755568	4.0	False
out state	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
synchronous bus	0.4518750965	0.0	0.000355149319044	15.9997131559	13.0	False
complete system	0.0000000000	0.0	4.46423600188e-05	0.0	2.0	False
synchronous buses	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
independent clocks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty megahertz	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
megahertz clock	0.2860492380	0.0	0.000157844141797	4.99991804454	3.0	False
hundred megahertz	0.2639910354	0.0	0.000828681744436	37.9995697338	20.0	False
raising edge	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
transaction begins	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
mu- multiple	0.0000000000	0.0	0.0	0.0	0.0	False
integral number	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
cycle suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycles huh	0.5010266940	0.0	0.000157844141797	5.99991804454	3.0	False
bus address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh pick	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
memory understands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh sitting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus understand	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fixed clock	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
determined huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
protocol so-	0.0000000000	0.0	0.0	3.99993853341	3.0	False
asynchronous bus	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
fifty megahertz	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
takes huh	0.5010266940	0.0	0.000157844141797	4.99991804454	3.0	False
huh fifty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entire sequence	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
huh transfer	0.5010266940	0.0	0.000157844141797	11.9998360891	8.0	False
huh transferring	0.0000000000	0.0	0.000118383106348	4.99993853341	1.0	False
word lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
peak bandwidth	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bytes divided	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
thirteen point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus bandwidth	0.5010266940	0.0	0.000104780792613	3.99991804454	3.0	False
operations lets	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
similar speed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
calculation lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
response huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
forty nano	0.2860492380	0.0	0.000157844141797	3.99991804454	2.0	False
maximum throughput	0.0000000000	0.0	1.83193681716e-05	0.0	1.0	False
etcetera huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh first	0.5010266940	0.0	0.000157844141797	5.99987706681	5.0	False
step huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
takes forty	0.0000000000	0.0	7.89220708986e-05	2.99993853341	2.0	False
event huh	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
point acknowledgement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh minimum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus protocol	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
times forty	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
requiring forty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty nano	0.4013157895	0.0	0.000315688283595	5.99977462249	9.0	False
sixty nano	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
total bandwidth	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
eleven point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
relative values	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh sensing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make assumption	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
increase bus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty-eight bit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh block	0.0000000000	0.0	7.89220708986e-05	2.99993853341	2.0	False
block transfer	0.0000000000	0.0	6.74955006054e-05	2.99993853341	2.0	False
separate data	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
address lines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh multi	0.0000000000	0.0	3.94610354493e-05	13.9997746225	10.0	False
multi block	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
block words	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transfer multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
moment huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
split transaction	0.4006568144	0.0	0.000157844141797	3.99991804454	3.0	False
transaction split	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transaction means	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
buses lie	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
parts initiation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
initiation part	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ending part	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh close	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
size varying	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixty-four bits	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bus frequency	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
megahertz takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
access takes	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
huh faster	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
faster lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh bus	0.5015416238	0.0	0.000197305177247	8.99987706681	5.0	False
bus transfer	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
data overlap	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
means lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
previous data	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
scenario huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
make blocks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixty-four transactions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sending address	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh forty	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
period huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
total cycles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total latency	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
transaction rate	0.0000000000	0.0	0.000118383106348	2.99993853341	3.0	False
transactions huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixty-four transaction	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
huh nano	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
seventy-one point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transactions reduces	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh sixteen	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
sixteen sixteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
words huh	0.5010266940	0.0	0.000157844141797	3.99993853341	2.0	False
total adds	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifty-seven latency	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
number multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen transactions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty-four point	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
tremendous increase	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh bandwidth	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
interconnection alternatives	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
alternatives huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple organizations	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
memory buses	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
backplane buses	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
huh choosing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suitable bla-	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bla- block	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
subsystem consist	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh rest	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
buses form	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
peripherals processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh performance	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
discussion huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus arbitration	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh buses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
serial buses	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
bit buses	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
data moves	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
typically address	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
separate lines	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
synchronous protocol	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
protocol implies	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh clock	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
events occur	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
interlocked response	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
event occurs	0.0000000000	0.0	4.09638260132e-05	0.0	1.0	False
occurs huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
arbitrary amount	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
protocols tend	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
fast devices	0.0000000000	0.0	7.85855944597e-05	4.99993853341	2.0	False
sense signals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
higher speed	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
huh synchronous	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
synchronous approach	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
blocks chunks	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
idle period	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
unutilized period	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interleave transactions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transaction protocol	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus throughput	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
bus performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
asynchronous handshaking	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
handshaking protocol	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh sending	0.4175579704	0.0	0.000197305177247	7.99989755568	4.0	False
additional word	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh requires	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
requires twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh repeat	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional words	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
busy reading	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
band width	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
total huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh rate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transaction required	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transferring sixteen	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
transaction takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh involves	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
involves sending	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
allowing memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forty clocks	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
megahertz means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forty clock	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
periods huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data requires	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
takes twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sending huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forty-five word-	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forty-five cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fifty-seven cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transaction multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forty-five multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixty-four product	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycles product	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh convert	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
twelve multiplied	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
words transaction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sending sixteen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand times	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
words multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh throughput	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
transaction huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh begins	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
in-between huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
memory signals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh you-	0.4261716810	0.0	0.0	124.997889647	102.0	False
huh parties	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
parties connected	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
general sitting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus master	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
situation processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor talking	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh conversation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
conversation processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
drive controller	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
master memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slave huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh set	0.0000000000	0.0	7.89220708986e-05	4.99993853341	2.0	False
set number	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh initiation	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
initiation process	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
peripheral controller	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slaves peripherals	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
masters memories	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple masters	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
higher priority	0.2781736305	0.0	7.38431392999e-05	4.99989755568	3.0	False
lower priority	0.3577974925	0.0	9.15968408582e-05	6.99989755568	4.0	False
multiple request	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
priorities huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
es- essential	0.0000000000	0.0	0.0	0.0	1.0	False
essential huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
low priority	0.3005543010	0.0	0.00010991620903	5.99987706681	2.0	False
daisy chaining	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
chaining centralized	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
centralized parallel	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
parallel arbitration	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
arbitration distributed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
distributed arbitration	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
collision detection	0.0000000000	0.0	3.2216389422e-05	0.0	2.0	False
scenario showing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
showing huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
first approach	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
daisy chain	0.0000000000	1	3.79582448854e-05	2.99993853341	3.0	False
huh accessed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
term device	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
potential masters	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh define	0.0000000000	0.0	0.0	0.0	1.0	False
bus arbiter	0.3758664955	0.0	0.000236766212696	5.99987706681	5.0	False
arbiter huh	0.0000000000	0.0	0.000118383106348	2.99993853341	2.0	False
huh decreasing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
highest priority	0.3899765968	0.0	0.000119978988079	6.99985657795	6.0	False
sitting closest	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lowest priority	0.0000000000	0.0	8.41033954681e-05	2.99993853341	2.0	False
priority sits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sits farthest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus request	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
request signals	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus release	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
release signals	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
common signal	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bus can-	0.0000000000	0.0	0.0	0.0	1.0	False
interesting part	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
bus grant	0.0000000000	0.0	0.000118383106348	3.99991804454	3.0	False
grant signal	0.2422179678	0.0	0.00055245449629	13.9997131559	13.0	False
priority device	0.1916645267	0.0	0.000512993460841	14.999692667	13.0	False
device number	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
huh grant	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
devices requesting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
line bus	0.0000000000	0.0	3.94610354493e-05	3.99993853341	2.0	False
request line	0.2254677995	0.0	0.000170812101984	8.99981560022	8.0	False
opposite convention	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh arbiter	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh assuming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
activate release	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
release signal	0.2781736305	0.0	0.00014017232578	5.99987706681	5.0	False
huh sees	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complete transaction	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
arbiter notices	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signals release	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
individual request	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
arbiter doesn	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh activates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
grant line	0.2275376510	0.0	0.000197305177247	4.99989755568	4.0	False
line indicating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
device completes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
request but-	0.0000000000	0.0	0.0	2.99993853341	3.0	False
overlapping manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
request bu-	0.0000000000	0.0	0.0	3.99991804454	4.0	False
disaster situation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high priority	0.3577974925	0.0	0.000117109081359	4.99989755568	2.0	False
bus granted	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
device coming	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
find grant	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
level th-	0.0000000000	0.0	0.0	12.9996107116	18.0	False
th- the-	0.4489044991	0.0	0.0	148.994140185	284.0	False
huh release	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
clear indication	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
activates grant	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
deactivates grants	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
propagation huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
long huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
diagram huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
priority devices	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
request pending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
central arbiter	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
send grants	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate request	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
separate grant	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
line request	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arbiter arbiter	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
the- priorities	0.4006568144	0.0	0.0	3.99991804454	3.0	False
fair manner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh assign	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
priority but-	0.0000000000	0.0	0.0	0.0	0.0	False
but- but-	0.5046535677	0.0	0.0	9.99963120044	16.0	False
but- huh	0.4830455196	0.0	0.0	44.999241912	36.0	False
define priorities	0.0000000000	0.0	0.0	0.0	0.0	False
distributed manner	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
single arbiter	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh democratic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
democratic kind	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
devices sort	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh specific	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
specific lines	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
honest manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
devices supposed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ethernet huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shared medium	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
devices happen	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
collision occurred	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
free huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
collision takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
usage requirement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
heavy huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
fixed huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
repeated huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh modifying	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
queue end	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
proprietary bus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus connects	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
backplane huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk drives	0.5012840267	0.0	8.85426556258e-05	8.99989755568	4.0	False
huh printers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
printers scanners	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh ty-	0.0000000000	0.0	0.0	3.99991804454	4.0	False
proprietary backplane	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus level	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
buses huh	0.5010266940	0.0	0.000157844141797	6.99991804454	2.0	False
lines backplane	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
synchronous huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh oversimplified	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
oversimplified situation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
real system	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
huh thing	0.0000000000	0.0	3.94610354493e-05	2.99993853341	2.0	False
typical huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh type	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh controllers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh adapters	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
chip set	0.2860492380	1	9.36872650872e-05	4.99991804454	4.0	False
complex chips	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
memory control	0.0000000000	0.0	0.000118383106348	5.99993853341	1.0	False
control hub	0.3130010904	0.0	0.000197305177247	9.99989755568	2.0	False
graphics memory	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
memory modules	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
display modules	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh variety	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
peripherals including	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
including huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
people call	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
north bridge	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
south bridge	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
side bus	0.0000000000	0.0	0.000118383106348	9.99989755568	2.0	False
thirty-three megahertz	0.3577974925	0.0	0.000197305177247	9.99989755568	4.0	False
megahertz huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh interfaces	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interfaces huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
audio interface	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
speed devices	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
memory hub	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh display	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
display devices	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
transfer demand	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bandwidth demand	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
throughput requirement	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
highest throughput	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh backside	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
backside bus	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bus front	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
numerous varieties	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh lots	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
term standard	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
standard bus	0.0000000000	0.0	3.94610354493e-05	8.99987706681	5.0	False
huh subsystem	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh compatibility	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
build memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single company	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
technology develops	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
develops huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
speeds change	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
requirements huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
contradictory requirements	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
improve huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
freezing huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh arresting	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
an- commercial	0.0000000000	0.0	0.0	0.0	0.0	False
commercial pressure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance specs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
continuous process	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
formal mechanisms	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh defining	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
formed industries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
defining standards	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
professional bodies	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh organizations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh community	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
proprietary interface	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
proprietary huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
popular person	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
standard standard	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
physical level	0.2860492380	0.0	7.59164897708e-05	7.99991804454	4.0	False
electrical level	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
logical level	0.0000000000	0.0	7.4077222768e-05	5.99993853341	2.0	False
shape size	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
size dimension	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
define huh	0.0000000000	0.0	0.0	0.0	1.0	False
signals change	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
bus standard	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
complex definition	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
domain huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
early stages	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
transformed industry	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
industry standard	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
standard architecture	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
architecture huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
faster link	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slower link	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
local bus	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
video electronics	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
electronics standards	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
standards association	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
defined stands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
peripheral component	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
component interconnect	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interconnect bus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
accelerated graphics	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
graphics port	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
port huh	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
mentioned huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
frequency huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
width huh	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
huh meant	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
two- power	0.4006568144	0.0	0.0	0.0	0.0	False
huh combining	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets spend	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh thirty-three	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh peak	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
peak transfer	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
thirty-three megabyte	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
protocol delays	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
serial version	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
detail huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
version serial	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh cheaper	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
total data	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
serial port	0.4006568144	0.0	6.85594217596e-05	9.99989755568	3.0	False
huh external	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
external modems	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
modems huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
parallel port	0.0000000000	0.0	7.85855944597e-05	5.99993853341	2.0	False
connect printer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extended parallel	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh flash	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
memory device	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
connect devices	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cameras printers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance serial	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
serial de-	0.0000000000	0.0	0.0	0.0	0.0	False
de- serial	0.0000000000	0.0	0.0	0.0	0.0	False
serial ports	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
fire wire	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
wire fiber	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
fiber channel	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
upto huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
disk disk	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
drives huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rom drives	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
system interface	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
ultra wide	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wide fast	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
standards improve	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixty megabyte	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
huh steps	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
support priorities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh we-	0.3996895464	0.0	0.0	135.997705247	110.0	False
backplane level	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh series	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
operations continuing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
today talk	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
software point	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
entire activity	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
activity appears	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor participates	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh activity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
abstract statements	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
high levels	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
language level	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
level the-	0.0000000000	0.0	0.0	7.99981560022	8.0	False
printf statement	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh arrays	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
primitive elements	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
elements integers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integers floating	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
point strings	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
raw form	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
representing information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
display device	0.0000000000	0.0	6.74955006054e-05	7.99991804454	3.0	False
device understands	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
understands things	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh matrix	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
pixels huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
character level	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
level device	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
keyboard huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
ascii characters	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
interconnection structure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh timing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
timing characteristics	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
head move	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
timings involved	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
abstract view	0.0000000000	0.0	1.83193681716e-05	0.0	1.0	False
precise huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
format conversions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
conversions examples	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
examples huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
library function	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
function library	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
library routines	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
object code	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
abstract operations	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
level operation	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
format conversion	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
complex details	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh dots	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
pixel matrix	0.4006568144	0.0	0.000157844141797	7.99991804454	3.0	False
huh tracks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
device driver	0.0000000000	1	1.39830310201e-05	0.0	2.0	False
device drivers	0.0000000000	0.0	1.6108194711e-05	0.0	1.0	False
specific peripheral	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
th- details	0.0000000000	0.0	0.0	0.0	0.0	False
exception routine	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
interrupt handling	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
handling routine	0.0000000000	0.0	9.12170782079e-05	5.99993853341	2.0	False
interrupt system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple windows	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
windows coming	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple tasks	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
properties drives	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logical view	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
files huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
physical devices	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
file system	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
system part	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
huh operating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
aspects huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
devices place	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
slow devices	0.0000000000	0.0	5.23903963065e-05	0.0	1.0	False
producing information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small groups	0.0000000000	0.0	1.83193681716e-05	0.0	1.0	False
mou- mouse	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tracking huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
direction minus	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
movement huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh slow	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
slow huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mouse movement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small volume	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
small rate	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
big blocks	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
network operation	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
the- network	0.4460694698	0.0	0.0	13.9998360891	7.0	False
network standards	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
standards talk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ten megabits	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
hundred megabits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ten gigabits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh tens	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lets turn	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
human eye	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
eye sees	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
constant image	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh twenty-five	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh times	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thirty times	0.4006568144	0.0	0.000104780792613	7.99991804454	4.0	False
huh what-	0.4425345307	0.0	0.0	91.9986067572	67.0	False
video memory	0.0000000000	1	3.94610354493e-05	0.0	1.0	False
screen you-	0.0000000000	0.0	0.0	0.0	0.0	False
you- you-	0.4277567181	0.0	0.0	154.993423075	320.0	False
huh refresh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modern systems	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
systems work	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
work huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
earlier days	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
peripheral sep-	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
intelligence in-	0.0000000000	0.0	0.0	0.0	1.0	False
huh modify	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
changed information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
workstations huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
typical operation	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
head read	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
write head	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
huh bulk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
action huh	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
huh mouse	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
transfer occurs	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh pixel	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
matrix huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
continuous activity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
activity huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operations huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
device appears	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
ports huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh give	0.0000000000	0.0	3.94610354493e-05	7.99989755568	4.0	False
give commands	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
huh code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
command commands	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sect number	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
read huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
check specific	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
specific bits	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
de- depending	0.0000000000	0.0	0.0	0.0	1.0	False
program running	0.0000000000	0.0	1.89791224427e-05	0.0	1.0	False
ways addresses	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory mapped	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
space memory	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
higher end	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
leaving huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
thousand addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate address	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
usual load	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ignore huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
load occurs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory doesn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
address falls	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
falls address	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory range	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
fifteen bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
large address	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
address value	0.0000000000	0.0	0.0	0.0	2.0	False
additional instruction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh take-	0.5020576132	0.0	0.0	19.9997336448	12.0	False
huh key	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
check frequent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
polling wh-	0.0000000000	1	0.0	0.0	1.0	False
register check	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor doesn	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
status it-	0.0000000000	0.0	0.0	0.0	1.0	False
task and-	0.0000000000	0.0	0.0	1.99993853341	3.0	False
invoke action	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
an- processor	0.0000000000	0.0	0.0	0.0	1.0	False
multiple interrupt-	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
interrupt- signal	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
polling activity	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
back check	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
numerical value	0.0000000000	0.0	0.0	0.0	1.0	False
processor running	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
decision suppose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
polling overhead	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fifty kilo	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
transfers data	0.0000000000	0.0	1.77085311252e-05	0.0	1.0	False
cases huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh vast	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wasting lots	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
significant extent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh poll	0.0000000000	0.0	3.94610354493e-05	9.99989755568	5.0	False
cycles consumed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
percentage huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computation instruction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ratio huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh polling	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
poll huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar factors	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processor clock	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lost sufficient	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tolerable device	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
faster device	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sixteen bytes	0.0000000000	0.0	0.000118383106348	3.99993853341	2.0	False
cycles divides	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
percent wh-	0.0000000000	0.0	0.0	0.0	1.0	False
spend twenty	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh solution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interrupt driven	0.0000000000	0.0	6.08113854719e-05	0.0	1.0	False
driven input	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor attention	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
transferring control	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
huh exception	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
handle exceptions	0.0000000000	0.0	2.8034465156e-05	0.0	1.0	False
external word	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
internal exceptions	0.2860492380	0.0	0.000157844141797	7.99991804454	3.0	False
illegal instruction	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
arithmetic overflow	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
specific cycle	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh respond	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
external exceptions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exceptions huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
early attention	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exceptions occurring	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh an-	0.5015416238	0.0	0.0	49.9992009343	38.0	False
vector interrupt	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
non vector	0.0000000000	0.0	0.0	0.0	1.0	False
interrupt vector	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
exception handler	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
specific exception	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
vector case	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
control takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
specific location	0.0000000000	0.0	2.23211800094e-05	0.0	2.0	False
code check	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
similar scenario	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
driven transfer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor working	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
continuous interrupt	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interrupt infact	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entire huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh duration	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh saving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
attention when-	0.0000000000	0.0	0.0	0.0	1.0	False
polling based	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
clock sequence	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty-five percent	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
we- assuming	0.5023160062	0.0	0.0	9.99981560022	8.0	False
real overhead	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
percent huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh overhead	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh process	0.0000000000	0.0	7.89220708986e-05	26.9996312004	18.0	False
involve processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
deposit data	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processors role	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
initiate huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
setup things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh tra-	0.0000000000	0.0	3.94610354493e-05	27.9996107116	18.0	False
tra- huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
entire job	0.0000000000	0.0	5.23903963065e-05	0.0	2.0	False
huh check	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
check huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
bad sector	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
processor interrupted	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
error huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
special controller	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
special piece	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
addresses amount	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh word	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
word amount	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor logic	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
sequential address	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh le-	0.0000000000	0.0	0.0	44.9992214232	36.0	False
le- lets	0.5015416238	0.0	0.0	7.99973364476	12.0	False
huh running	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
megahertz suppose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
requires thousand	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh end	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
spending thousand	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
thousand cycle	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cycle lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
achieve transfer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operation requires	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
end and-	0.5020576132	0.0	0.0	10.9997131559	13.0	False
and- divided	0.0000000000	0.0	0.0	3.99993853341	2.0	False
first factor	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
hundred huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh polled	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transfer- depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh requirement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
device we-	0.0000000000	0.0	0.0	0.0	1.0	False
suitable mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cost issue	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controller means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cost huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh read	0.0000000000	0.0	0.000118383106348	7.99991804454	4.0	False
operation number	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
dedicated memory	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
major activity	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
direct communication	0.0000000000	0.0	3.32157897256e-05	0.0	1.0	False
thing work	0.0000000000	0.0	3.94610354493e-05	3.99993853341	3.0	False
huh wha-	0.0000000000	0.0	3.94610354493e-05	93.9985862684	69.0	False
problems caused	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh translation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transfer lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
explicit conversion	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh remember	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
arbitrary addresses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
contiguous areas	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
contiguous area	0.0000000000	0.0	4.68436325436e-05	5.99993853341	3.0	False
larger piece	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh consistency	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
recent information	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
input happening	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
copy exist	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
date huh	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
reverse happening	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
happening huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
upto date	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
back cache	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
making updates	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
similar problem	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
problem occurs	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
multiprocessor cases	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shared memory	0.0000000000	0.0	3.03828285656e-05	0.0	1.0	False
first problem	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
page fo-	0.0000000000	0.0	0.0	0.0	1.0	False
memory problem	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh additional	0.0000000000	0.0	0.000118383106348	0.0	1.0	False
additional actions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cache controllers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple copies	0.0000000000	0.0	3.32157897256e-05	0.0	2.0	False
protocols huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh coherence	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sync huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
updation occurs	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
additional overhead	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
overhead work	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
handle huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
device specific	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
specific details	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
handle interrupts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
multiple processor	0.0000000000	0.0	2.46924075893e-05	3.99991804454	3.0	False
file organization	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
defining huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
device status	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
status huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interrupts huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
higher overhead	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
complex mechanism	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controller disk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
individual aspects	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
design issues	0.0000000000	0.0	6.69635400282e-05	5.99993853341	2.0	False
achieve huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance objectives	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
mind and-	0.0000000000	0.0	0.0	0.0	2.0	False
latency aspect	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
throughput aspects	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh achieving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh when-	0.5049146405	0.0	0.0	26.9996107116	18.0	False
huh crosses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controller buses	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh processing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
similar path	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
throughput issue	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
issue huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
slowest link	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh easier	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
easier huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
data flowing	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
throughput huh	0.5010266940	0.0	0.000157844141797	7.99991804454	3.0	False
complicated issue	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
delay huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
complex interaction	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
last resort	0.0000000000	0.0	0.0	0.0	1.0	False
entire behavior	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh then-	0.3965089727	0.0	0.0	36.9994058229	25.0	False
accurate manner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
latenc- huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
state flow	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh li-	0.0000000000	0.0	0.0	5.99991804454	3.0	False
li- li-	0.0000000000	0.0	0.0	0.0	1.0	False
huge amount	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
out read	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
reverse that-	0.0000000000	0.0	0.0	0.0	1.0	False
simple application	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
huh attain	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adapters buffer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
supporting multiple	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
multiple disks	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
data send	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
processing involved	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
numerical parameter	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
components huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh con-	0.0000000000	0.0	3.94610354493e-05	29.9995902227	20.0	False
throughput limit	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
discussed depends	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
protocol the-	0.0000000000	0.0	0.0	0.0	2.0	False
megabytes performance	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
ten milliseconds	0.2697516484	0.0	0.000276227248145	13.9998565779	6.0	False
rotation latency	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
controller delay	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operation involves	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
single track	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
milliseconds delay	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh sixty-four	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
position huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bytes transfer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transfer requires	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
requires huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
transfer takes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sector huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
deposited huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
initiation path	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh hundred	0.0000000000	0.0	0.000118383106348	5.99991804454	3.0	False
problem problem	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
maximum input	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
output rate	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
fixed components	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single processor	0.0000000000	0.0	4.46423600188e-05	0.0	1.0	False
problem involves	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
first finding	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fo- huh	0.0000000000	0.0	0.0	0.0	1.0	False
lets analyze	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
individual huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh component	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fixed component	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
thousand instruction	0.0000000000	0.0	3.94610354493e-05	7.99989755568	2.0	False
hundred mille	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh maximum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh matching	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thousand operations	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh object	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
block huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out huh	0.0000000000	0.0	0.000118383106348	17.9997541336	11.0	False
smaller figure	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first answer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twelve point	0.3084702908	0.0	0.000315688283595	15.9998360891	7.0	False
milliseconds latency	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
milliseconds transfer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
transfer seek	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forty-three point	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
huh sustaining	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thirty-six disks	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
huh controller	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
addressing capability	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pumping data	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
de- huh	0.0000000000	0.0	0.0	9.99983608909	8.0	False
simple calculation	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
simple rules	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
complicate- formula	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
formula you-	0.0000000000	0.0	0.0	0.0	0.0	False
huh design	0.0000000000	0.0	0.000118383106348	4.99993853341	2.0	False
design problem	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
problem huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multi-function unit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
unit huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
receive faxes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cost scanner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cost printer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
inexpensive processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
suitable memory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
incoming fax	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
photocopy operation	0.4006568144	0.0	0.000157844141797	9.99989755568	4.0	False
printer function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fax receiver	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
receiver scanner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
modem function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fax sender	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
memory sitting	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
background huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operating requirements	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh fax	0.0000000000	0.0	0.000118383106348	7.99991804454	3.0	False
fax load	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
continuously fax	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ha- huh	0.0000000000	0.0	0.0	0.0	0.0	False
outgoing faxes	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
fax message	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
single page	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
to- worry	0.4834729352	0.0	0.0	14.999549245	22.0	False
sending multiple	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple pages	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size pages	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
load huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
spare capacity	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
photocopying process	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
mind huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh setup	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus adapter	0.0000000000	0.0	3.94610354493e-05	4.99993853341	2.0	False
adapter sitting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scanner printer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
printer modem	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh build	0.0000000000	0.0	3.94610354493e-05	5.99993853341	3.0	False
dedicated system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fax machine	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
non-volatile memory	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
point detail	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
medium resolution	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
resolution print-	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
print- huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
size fixed	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fixed page	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
eleven inch	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
simply work	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
gray levels	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
levels huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
gray level	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
fax purpose	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
for- photocopy	0.0000000000	0.0	0.0	11.9998770668	5.0	False
photocopy purpose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scanner works	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
printer works	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh continuing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thirty-three kilo	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
percent overhead	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
percent extra	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extra data	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
added huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cost processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
options hundred	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
gigahertz type	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accesses memory	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
operation huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
fax requires	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh decoding	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scan- image	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh compression	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
decoding involves	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
involves hundred	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
raw data	0.0000000000	0.0	2.34218162718e-05	0.0	1.0	False
image huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ten kilo	0.2860492380	0.0	0.000157844141797	4.99991804454	2.0	False
executed performance	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
performance byte	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
incur cum	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computational load	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
flat rate	0.0000000000	0.0	2.46924075893e-05	0.0	1.0	False
instructions performance	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
thirty percent	0.0000000000	0.0	5.60689303121e-05	0.0	2.0	False
additional access	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sixty-four megabytes	0.4006568144	0.0	0.000157844141797	7.99991804454	3.0	False
twenty-eight megabytes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
forty million	0.0000000000	0.0	5.60689303121e-05	0.0	1.0	False
million words	0.2310970797	0.0	0.000182434156416	11.9998770668	5.0	False
wh- choice	0.0000000000	0.0	0.0	0.0	1.0	False
so- lets	0.4821767880	0.0	0.0	36.9983608909	79.0	False
page carries	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carries huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
eleven inches	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
white mode	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
gray scale	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
scale mode	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mega pixels	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fax line	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh will-	0.5015416238	0.0	0.0	8.99987706681	5.0	False
disk size	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
size lets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
code huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reasonable cushion	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scan pages	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh nonvolatile	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nonvolatile memory	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
volatile memory	0.0000000000	0.0	2.46924075893e-05	5.99993853341	2.0	False
huh augmented	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
execute program	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
flash huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fax process	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
modem speed	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
compressed page	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
encoded page	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ninety-nine kilo	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
out transmission	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ninety-nine multiplied	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
incoming call	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
establish connection	0.0000000000	0.0	3.37477503027e-05	0.0	2.0	False
purpose fo-	0.0000000000	0.0	0.0	0.0	2.0	False
call huh	0.0000000000	0.0	3.94610354493e-05	6.99991804454	4.0	False
fax rate	0.4006568144	0.0	0.000157844141797	7.99991804454	3.0	False
huh handling	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
handling faxes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
faxes huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
convenient figure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
figure in-	0.0000000000	0.0	0.0	0.0	0.0	False
minute huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
minute so-	0.0000000000	0.0	0.0	0.0	2.0	False
send fax	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out attention	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scanning rate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
outgoing fax	0.0000000000	0.0	7.89220708986e-05	7.99991804454	3.0	False
out rest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
photocopying purpose	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
purpose huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
hand printing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
printing rate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
capacity and-	0.4006568144	0.0	0.0	3.99991804454	3.0	False
and- huh	0.3739386318	0.0	0.0	366.994877784	249.0	False
huh photocopy	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
photocopy operations	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
higher load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
photocopying rate	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh churn	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
photocopy pages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
printed huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
photocopy process	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modem scanner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
modem traffic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
printer scanner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scanner traffic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bus sees	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fax operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
faxing operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing photocopy	0.0000000000	0.0	0.0	0.0	1.0	False
scanning point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total demand	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
photocopying operation	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
message huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh is-	0.4510166359	0.0	0.0	39.9993033786	33.0	False
is- huh	0.4373176731	0.0	0.0	140.997377425	127.0	False
out involves	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh reading	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small component	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
computation power	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ninety-nine point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fax incoming	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
photocopy huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
requires hundred	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total point	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
total instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions throughput	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scan rate	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
small factor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
minor difference	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
rate required	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
twenty-five mips	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
megahertz processor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
megahertz version	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
memory bandwidth	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
bandwidth huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
full capacity	0.0000000000	0.0	4.93848151787e-05	0.0	2.0	False
suppose processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
twenty-five million	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
million instruction	0.0000000000	0.0	0.000118383106348	11.9997746225	10.0	False
instruction words	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh load	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
store type	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
additional demand	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh traffic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
instruction traffic	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
data traffic	0.0000000000	0.0	2.953725572e-05	0.0	1.0	False
store traffic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mem- huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
end result	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
questions huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
proceed huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh rule	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
steady state	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
huh congestions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
starving huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sturdy state	0.0000000000	0.0	0.000118383106348	0.0	1.0	False
buses converging	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiple de-	0.0000000000	0.0	0.0	12.9997541336	11.0	False
de- devices	0.0000000000	0.0	0.0	0.0	1.0	False
we- we-	0.4642313546	0.0	0.0	105.994631918	257.0	False
latency issue	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scan button	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
copies printed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
you- huh	0.5059616382	0.0	0.0	19.9995287561	22.0	False
huh receiving	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sending faxes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
faxes photocopying	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
queuing delays	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
bandwidth calculation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wh- when-	0.5023160062	0.0	0.0	14.9998156002	4.0	False
processor execute	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
instructions required	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
require tools	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
queuing theory	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
huh scenario	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh started	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk end	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
controller end	0.0000000000	0.0	0.000118383106348	5.99993853341	2.0	False
bus do-	0.0000000000	0.0	0.0	0.0	1.0	False
taking huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh twelve	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scsi bus	0.3577974925	0.0	0.000123462037947	9.99989755568	4.0	False
occupied huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
interleaved- leaving	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scsi controller	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
disk lets	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
shorter period	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
huh present	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
th- scsi	0.0000000000	0.0	0.0	0.0	0.0	False
thing coming	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
streams coming	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
suitable bus-	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
concluding remarks	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
lecture huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
objectives huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computer work	0.0000000000	0.0	2.8034465156e-05	1.99993853341	3.0	False
processors issues	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hierarchy pipelining	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
summary huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh discussed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
code instruction	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
complete processor	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
huh words	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
exponential growth	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
single monetary	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
monetary unit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dollar huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tube system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
divided huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh focus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
focus huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
software meet	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh machine	0.0000000000	0.0	3.94610354493e-05	3.99993853341	2.0	False
program end	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adders registers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
registers multiplexers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplexers buses	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hardware end	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh risk	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
risk variety	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
variety reduce	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instruction- tr-	0.0000000000	0.0	0.0	5.99987706681	6.0	False
choice huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh building	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
fast processor	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh ease	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing pipelining	0.0000000000	0.0	0.0	0.0	1.0	False
generating code	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh pertaining	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh aspects	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh power	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
processor chip	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
square centimeters	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
centimeters increasing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
elaborate arrangement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
directions execution	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
gross level	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh execution	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
basic huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh parameters	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
count cycles	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
are- varied	0.0000000000	0.0	0.0	0.0	1.0	False
case fast	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
programming point	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh developing	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
design huh	0.5010266940	0.0	0.000157844141797	7.99991804454	3.0	False
put hardware	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
additional logic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
logic shown	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
comparison so-	0.5023160062	0.0	0.0	5.99981560022	8.0	False
complex operations	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
divider huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
notice similarity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
restoring manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
manner non-restoring	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
non-restoring manner	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
non-restor- non-restoring	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
non-restoring division	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
multiplier hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
divider hardware	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
common huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
key differen-	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
big register	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bottom shifts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
unit capable	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
single unit	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
division depending	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tremendous improvement	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
save adders	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
array form	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh adders	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
save additions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
significant factor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh noticing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh integer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
integer operation	0.0000000000	0.0	3.37477503027e-05	3.99991804454	3.0	False
point operation	0.0000000000	0.0	3.0405692736e-05	7.99981560022	0.0	False
standard method	0.0000000000	0.0	2.04819130066e-05	0.0	1.0	False
additional feature	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
performed huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accurate arithmetic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sticky bits	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
special number	0.0000000000	0.0	3.94610354493e-05	5.99991804454	4.0	False
entire process	0.0000000000	0.0	1.6108194711e-05	1.99993853341	3.0	False
instruction executions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
executions starting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
instructions picking	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
operands doing	0.0000000000	0.0	0.0	0.0	1.0	False
first design	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
simple combinational	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh black	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
clear distinction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
distinction made	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh sharing	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh makes	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
larger variety	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
box represents	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
represents activity	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
boxes determines	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
accommodate huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
box so-	0.0000000000	0.0	0.0	0.0	1.0	False
things distribute	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh pipelining	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh instructions	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
issued huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
introducing registers	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
separate pipeline	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
pipeline stages	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hazards huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh structure	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
structure hazards	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
conflicts occur	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inherent huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh program	0.0000000000	0.0	3.94610354493e-05	3.99993853341	2.0	False
program logic	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh extra	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
extra control	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh flushing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out instructions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bl- decision	0.0000000000	0.0	0.0	0.0	1.0	False
forwarding data	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh spent	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
flat structure	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh fast	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
inexpensive and-	0.0000000000	0.0	0.0	0.0	0.0	False
and- dense	0.0000000000	0.0	0.0	0.0	0.0	False
inexpens- manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
typical cache	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
organization is-	0.5010266940	0.0	0.0	4.99991804454	3.0	False
is- shown	0.5049146405	0.0	0.0	7.99961071158	18.0	False
varying degree	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
associative huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
alternative slots	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
associative manner	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
doing parallel	0.0000000000	0.0	0.0	0.0	0.0	False
parallel comparison	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh parallel	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh search	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
adv- impact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
positive impact	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh throw	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
huh main	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
memory form-	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
disk stores	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
stores huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
virtual huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
associative buffer	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
first huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh lecture	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
network card	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
graphics display	0.0000000000	0.0	6.74955006054e-05	0.0	1.0	False
display card	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
recent board	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
years huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
performance and-	0.4794332842	0.0	0.0	10.9996107116	18.0	False
memory interconnection	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complete motherboard	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
set build	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rare opportunity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
ap- application	0.0000000000	0.0	0.0	0.0	0.0	False
application level	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
architectural huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh com-	0.0000000000	0.0	0.0	27.9995697338	20.0	False
compiler operating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
deep understanding	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
technical development	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh understanding	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
al- al-	0.0000000000	0.0	0.0	5.99979511136	10.0	False
huh points	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh embedded	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
computers huh	0.0000000000	0.0	7.89220708986e-05	0.0	0.0	False
designing huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh adapt	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
adapt huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complete solution	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
huh statistics	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
table servers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
servers huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh desktops	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
embedded processors	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
last huh	0.0000000000	0.0	0.0	0.0	0.0	False
huh ov-	0.0000000000	0.0	0.0	6.99991804454	3.0	False
cons- years	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
saturating huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
curve th-	0.0000000000	0.0	0.0	0.0	1.0	False
fast growth	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
so- wh-	0.0000000000	0.0	0.0	95.9948982728	246.0	False
huh availability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
person huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh num-	0.0000000000	0.0	3.94610354493e-05	5.99987706681	5.0	False
computing device	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
huh intelligent	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
programming the-	0.0000000000	0.0	0.0	0.0	1.0	False
fix- function	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fix- set	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
software design	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
combined hardware	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size rate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rate power	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tremendous opportunities	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh do-	0.5010266940	0.0	0.0	16.9997541336	11.0	False
do- doing	0.0000000000	0.0	0.0	0.0	0.0	False
interesting work	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
area huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
processors huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh servers	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
servers desktop	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
embedded huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
desktops laptops	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
laptops mobile	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
machines etcetera	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh operation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
micro-controller huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
program and-	0.4046434494	0.0	0.0	21.9994263118	26.0	False
huh computers	0.0000000000	0.0	0.000118383106348	5.99993853341	3.0	False
interesting huh	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
huh possibilities	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
personal experience	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh villages	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
small means	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
delicate things	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
inexpensive intel	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh couple	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cheap huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
car battery	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
bicycle wireless	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wireless internet	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
internet cards	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
powered hilltop	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
hilltop relay	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
relay station	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
telephone system	0.0000000000	0.0	1.96963161668e-05	0.0	1.0	False
local language	0.0000000000	0.0	6.74955006054e-05	0.0	2.0	False
similar huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh bangalore	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh recognize	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cost computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
strong arm	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
low power	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
consumption huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
modem linux	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
touch pad	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
speech capability	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
speech input	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
speech output	0.0000000000	0.0	3.94610354493e-05	0.0	2.0	False
read text	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
illiterate person	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
reasonable medium	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh spoken	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
out and-	0.4537658849	0.0	0.0	7.99959022271	19.0	False
modern technology	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scientific experiments	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
redwood tree	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
scientist wanted	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
study huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
biological phenomenon	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
joint trees	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
tree absorb	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
absorb moisture	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
initial attempts	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
place lot	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
cables running	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
simple huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh sensors	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
sensors miniature	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
miniature battery	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
driven wireless	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wireless sensor	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh trees	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
base and-	0.4013157895	0.0	0.0	9.99983608909	7.0	False
huge cables	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bring safety	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh automobiles	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh french	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
train system	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
fast- system	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
signaling system	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
computer based	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
based huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh track	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
track system	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
signaling mechanism	0.0000000000	0.0	2.13503500226e-05	0.0	1.0	False
system issues	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
issues commands	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
driver huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh continue	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
news medium	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
medium wh-	0.0000000000	0.0	0.0	0.0	0.0	False
traditional huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
newspaper medium	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh web	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
web sources	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sources huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
regional boundaries	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
nontraditional nonlocal	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
nonlocal source	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
news huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh preserving	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh image	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
image processing	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
processing techniques	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
huh diagnosis	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
add huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh applications	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
developing huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
important concern	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
terrorism the-	0.0000000000	0.0	0.0	0.0	1.0	False
huh prevent	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
prevent huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dangerous thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
traditional approach	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh security	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
security people	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
problem th-	0.0000000000	0.0	0.0	4.99985657795	7.0	False
small part	0.0000000000	0.0	3.79582448854e-05	3.99993853341	2.0	False
exhaustive checking	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
camera base-	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
bright dots	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
displays huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
emit light	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
digital camera	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
camera video	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
video camera	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
camera sitting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lights illuminate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
vehicle rides	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
limited huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huh field	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
part and-	0.4537658849	0.0	0.0	9.99963120044	17.0	False
video signals	0.0000000000	0.0	3.0405692736e-05	0.0	1.0	False
control room	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
video huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
you- generate	0.0000000000	0.0	0.0	0.0	1.0	False
single picture	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
sophisticated huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
complete image	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
careful huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
computer it-	0.0000000000	0.0	0.0	2.99993853341	2.0	False
it- it-	0.4281774881	0.0	0.0	45.9984018686	77.0	False
dedicated application	0.0000000000	0.0	2.23211800094e-05	0.0	1.0	False
performing huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sophisticated task	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
entry exit	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
exit gates	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
gates huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
driven cars	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
driving huh	0.0000000000	0.0	7.89220708986e-05	0.0	2.0	False
security man	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
card huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh identification	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
identification number	0.0000000000	0.0	4.93848151787e-05	0.0	1.0	False
card identification	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
right person	0.0000000000	0.0	0.0	0.0	1.0	False
right car	0.0000000000	0.0	0.0	0.0	1.0	False
workable system	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
patience huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
device installed	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
car huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
packaging huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
prom huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
programmable read	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
main thing	0.0000000000	0.0	2.34218162718e-05	0.0	2.0	False
infrared source	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
huh sender	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
infrared signals	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carrying huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
smart card	0.0000000000	0.0	6.08113854719e-05	0.0	2.0	False
golden thing	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
chip wh-	0.0000000000	0.0	0.0	0.0	1.0	False
tiny processor	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
credit card	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
card size	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
size thing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
electronic cash	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
electron- electronic	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
carries identity	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
control computer	0.0000000000	0.0	3.37477503027e-05	0.0	1.0	False
car is-	0.0000000000	0.0	0.0	5.99993853341	2.0	False
gate you-	0.0000000000	0.0	0.0	0.0	2.0	False
gate huh	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
light huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interesting design	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
battery driven	0.0000000000	0.0	7.89220708986e-05	0.0	1.0	False
driven device	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
consumption reducing	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operation organized	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
in-house development	0.0000000000	0.0	3.94610354493e-05	0.0	1.0	False
designed computer	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
based system	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
interesting areas	0.0000000000	0.0	2.61951981532e-05	0.0	1.0	False
transcription	0.5020576132	0.0	0.000104780792613	0.0	0.0	False
brindha	0.5012840267	0.0	8.43693757567e-05	0.0	0.0	False
computer	0.2574969302	0.0	8.51903612654e-05	0.0	0.0	False
architecture	0.2594869149	1	0.00089403312906	0.0	0.0	False
prof	0.5046535677	0.0	6.34756679788e-05	0.0	0.0	False
anshul	0.5046535677	0.0	0.000355149319044	0.0	0.0	False
kumar	0.4313868234	0.0	0.000398170876621	0.0	0.0	False
department	0.5078043704	0.0	0.000101036888927	0.0	0.0	False
science	0.4911762732	0.0	5.48564548386e-05	0.0	0.0	False
engineering	0.5049146405	0.0	3.89196259996e-05	0.0	0.0	False
iit	0.5067497404	0.0	0.000112491449354	0.0	0.0	False
delhi	0.5096605744	0.0	0.000327607825815	0.0	0.0	False
lecture	0.3625378725	0.0	0.000148711337586	0.0	0.0	False
processor	0.2926581352	0.0	0.00160279566026	0.0	0.0	False
design	0.2414279068	0.0	0.000748052118019	0.0	0.0	False
control	0.2339629593	0.0	0.000562786768152	0.0	0.0	False
multi	0.4046434494	0.0	0.000173931066689	0.0	0.0	False
cycle	0.2048217783	0.0	0.00197922106234	0.0	0.0	False
discussing	0.5030927835	0.0	4.53153128966e-05	0.0	0.0	False
execution	0.3317857767	0.0	0.000339428001969	0.0	0.0	False
instruction	0.2161748240	0.0	0.00835486103453	0.0	0.0	False
divided	0.4243366446	0.0	0.000158523359917	0.0	0.0	False
multiple	0.3411394617	0.0	0.000140164212648	0.0	0.0	False
clock	0.1883487767	1	0.00109124165357	0.0	0.0	False
cycles	0.2279690447	0.0	0.00137697693129	0.0	0.0	False
data	0.2863554942	0.0	0.00024599744735	0.0	0.0	False
path	0.3020722660	0.0	0.000347148746157	0.0	0.0	False
designed	0.4695317511	0.0	0.000100695761017	0.0	0.0	False
today	0.4023564770	0.0	0.000144372288569	0.0	0.0	False
controller	0.2865371173	1	0.000819395396626	0.0	0.0	False
aspects	0.4386911183	0.0	8.45923762457e-05	0.0	0.0	False
controlled	0.4033057851	0.0	0.000101559789757	0.0	0.0	False
sequence	0.3698214887	0.0	0.000131655491613	0.0	0.0	False
lectures	0.5041322314	0.0	9.36480382978e-05	0.0	0.0	False
designing	0.4074340007	1	0.000121224286417	0.0	0.0	False
started	0.5054375971	0.0	6.14440920707e-05	0.0	0.0	False
simple	0.4051258036	0.0	0.000117217663985	0.0	0.0	False
done	0.4185475361	0.0	0.0	0.0	0.0	False
single	0.3682168327	0.0	0.000180680430367	0.0	0.0	False
notice	0.5045376221	0.0	0.000575014262297	0.0	0.0	False
problem	0.4024291539	0.0	5.09956278282e-05	0.0	0.0	False
performance	0.2549865466	1	0.000629400491793	0.0	0.0	False
issues	0.4857332449	0.0	5.91322596814e-05	0.0	0.0	False
moved	0.5041322314	0.0	5.64228159811e-05	0.0	0.0	False
style	0.3971461899	0.0	0.00011076470895	0.0	0.0	False
wha	0.5020576132	0.0	0.000121622770944	0.0	0.0	False
actions	0.4566722815	0.0	5.32048672671e-05	0.0	0.0	False
instructions	0.2522247918	0.0	0.00277235277232	0.0	0.0	False
putting	0.4817374136	0.0	0.000243743495417	0.0	0.0	False
sequences	0.4297035515	0.0	3.26838291484e-05	0.0	0.0	False
build	0.4346512799	0.0	0.000199023333472	0.0	0.0	False
flow	0.4266853196	0.0	0.000212467350353	0.0	0.0	False
carrying	0.4779627816	0.0	0.000174313755458	0.0	0.0	False
out	0.4215237304	0.0	0.000186230092068	0.0	0.0	False
identify	0.3767370046	0.0	4.0414755571e-05	0.0	0.0	False
signals	0.2842245396	0.0	0.000743552305357	0.0	0.0	False
required	0.3987974596	0.0	0.000165349969608	0.0	0.0	False
steps	0.4479563357	0.0	0.000146211992931	0.0	0.0	False
doing	0.4210069716	0.0	0.0	0.0	0.0	False
group	0.3120362113	0.0	0.000151367229086	0.0	0.0	False
groups	0.4721514497	0.0	5.16959840878e-05	0.0	0.0	False
define	0.4189495044	0.0	0.0	0.0	0.0	False
meaningful	0.5012840267	0.0	3.49575775503e-05	0.0	0.0	False
operations	0.3471936759	0.0	0.00025565330244	0.0	0.0	False
micro	0.1810955622	0.0	0.000581842179117	0.0	0.0	False
viewed	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
set	0.3431600584	1	0.000147320702615	0.0	0.0	False
simplify	0.5043927649	0.0	9.04482743541e-05	0.0	0.0	False
establishing	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
relationship	0.4444076496	0.0	0.000114344005208	0.0	0.0	False
states	0.2652592991	0.0	0.000181873608928	0.0	0.0	False
signal	0.2572418294	0.0	0.000479915952317	0.0	0.0	False
values	0.3033059902	0.0	0.000313681846413	0.0	0.0	False
finally	0.4765850201	0.0	0.000176947667507	0.0	0.0	False
transit	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
complete	0.4455069436	0.0	0.000164522736346	0.0	0.0	False
part	0.3584082614	0.0	0.000124282260794	0.0	0.0	False
starting	0.3517370621	0.0	0.000187264976709	0.0	0.0	False
point	0.2223605952	0.0	0.0002949933989	0.0	0.0	False
arrived	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
last	0.4079270567	0.0	0.0	0.0	0.0	False
key	0.4392023116	0.0	0.000113861673171	0.0	0.0	False
resources	0.4281695956	0.0	6.87183581758e-05	0.0	0.0	False
memory	0.2284338283	0.0	0.00251871393673	0.0	0.0	False
register	0.2247037350	0.0	0.00355408513344	0.0	0.0	False
file	0.2999909598	0.0	0.000406301509651	0.0	0.0	False
alu	0.2726769943	1	0.00413409941208	0.0	0.0	False
maximum	0.4292168073	0.0	5.85872151426e-05	0.0	0.0	False
utilization	0.5015416238	0.0	2.84343874084e-05	0.0	0.0	False
recall	0.4864871436	0.0	0.000169529790407	0.0	0.0	False
intermediate	0.4251039398	0.0	4.24934700705e-05	0.0	0.0	False
results	0.4201660940	0.0	0.00022232409998	0.0	0.0	False
store	0.3566145533	0.0	0.00027789264246	0.0	0.0	False
registers	0.2290493258	0.0	0.0016640029593	0.0	0.0	False
brought	0.4351315203	0.0	0.000317044741713	0.0	0.0	False
stored	0.3890488272	0.0	0.000125516719653	0.0	0.0	False
read	0.2813507471	1	0.00055990194437	0.0	0.0	False
similarly	0.4790997999	0.0	8.61465174012e-05	0.0	0.0	False
operand	0.3685239038	0.0	0.000540904989617	0.0	0.0	False
operation	0.3226684299	0.0	0.000232994815392	0.0	0.0	False
res	0.3889813621	0.0	0.00019908543831	0.0	0.0	False
short	0.4607132129	0.0	1.89515619322e-05	0.0	0.0	False
result	0.3113617804	1	0.000528093976498	0.0	0.0	False
components	0.3742706619	0.0	0.000199422326007	0.0	0.0	False
change	0.2757886770	0.0	0.000359997286823	0.0	0.0	False
indicating	0.4650411220	0.0	0.000125288011736	0.0	0.0	False
write	0.1647225868	1	0.000505955137994	0.0	0.0	False
multiplexer	0.2517821806	0.0	0.00129670967423	0.0	0.0	False
usual	0.5046535677	0.0	8.72814862205e-05	0.0	0.0	False
changed	0.4025170620	0.0	8.43667186901e-05	0.0	0.0	False
size	0.3118573171	0.0	0.00030933174795	0.0	0.0	False
organization	0.3789272488	0.0	0.000219940178239	0.0	0.0	False
redefine	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
first	0.4048812145	0.0	0.000117595836608	0.0	0.0	False
lets	0.4598850580	0.0	0.00196010394231	0.0	0.0	False
back	0.3564761864	0.0	0.000177781722424	0.0	0.0	False
activity	0.4292168073	0.0	0.00024368235969	0.0	0.0	False
recorded	0.5010266940	0.0	3.32157897256e-05	0.0	0.0	False
start	0.4198821894	1	8.19373051509e-05	0.0	0.0	False
working	0.4779627816	0.0	9.58835142494e-05	0.0	0.0	False
noise	0.3759848815	0.0	0.00272346630586	0.0	0.0	False
class	0.3857065602	0.0	6.74640659217e-05	0.0	0.0	False
word	0.2665077947	0.0	0.000889124622561	0.0	0.0	False
form	0.3766368128	0.0	0.000136048923733	0.0	0.0	False
address	0.2112665812	0.0	0.00112580773077	0.0	0.0	False
takes	0.4248675609	0.0	0.000139902427216	0.0	0.0	False
value	0.3187295895	0.0	0.0	0.0	0.0	False
concurrently	0.5015416238	0.0	5.31255933755e-05	0.0	0.0	False
two	0.2316472025	0.0	0.0	0.0	0.0	False
addresses	0.3709875107	0.0	0.000247623012903	0.0	0.0	False
excuse	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
provided	0.5028335909	0.0	4.06042840185e-05	0.0	0.0	False
relevant	0.4834729352	0.0	0.000117050707988	0.0	0.0	False
fields	0.3622722570	0.0	0.000158291125986	0.0	0.0	False
bit	0.2500842481	0.0	0.000518296082589	0.0	0.0	False
twenty	0.2703351491	0.0	0.00134237097793	0.0	0.0	False
sixteen	0.3112137612	0.0	0.00159060107669	0.0	0.0	False
corresponds	0.3521543948	0.0	0.000223490555633	0.0	0.0	False
meant	0.4251039398	0.0	3.9688416408e-05	0.0	0.0	False
box	0.4761385485	0.0	9.26041825872e-05	0.0	0.0	False
simultaneously	0.4761385485	0.0	7.35521015005e-05	0.0	0.0	False
number	0.2762517113	0.0	0.000243287822404	0.0	0.0	False
actual	0.4588191049	0.0	5.17407272212e-05	0.0	0.0	False
performed	0.4761385485	0.0	8.24325147638e-05	0.0	0.0	False
written	0.4375599048	0.0	0.000161734215391	0.0	0.0	False
generic	0.5012840267	0.0	1.97583774232e-05	0.0	0.0	False
sense	0.4527049539	0.0	0.000122323717926	0.0	0.0	False
guided	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
function	0.2990684752	0.0	0.000219425819354	0.0	0.0	False
field	0.2724755344	0.0	0.000233682449342	0.0	0.0	False
involve	0.4721514497	0.0	6.79150703501e-05	0.0	0.0	False
transferring	0.4039735099	0.0	0.000182296971393	0.0	0.0	False
bits	0.2578451320	0.0	0.000966308506737	0.0	0.0	False
eleven	0.3723566601	0.0	0.000256471154403	0.0	0.0	False
fifteen	0.2841742712	0.0	0.000311423992797	0.0	0.0	False
destination	0.3540650570	0.0	0.000175676820166	0.0	0.0	False
things	0.4588596481	0.0	0.000174379393014	0.0	0.0	False
made	0.4676125156	0.0	0.000197066087298	0.0	0.0	False
careful	0.5028335909	0.0	5.58578843665e-05	0.0	0.0	False
choice	0.4088647301	0.0	0.000138083748201	0.0	0.0	False
involves	0.4761385485	0.0	7.87442163956e-05	0.0	0.0	False
access	0.2621139459	0.0	0.000256516761839	0.0	0.0	False
fetch	0.4194490138	0.0	0.000208313866598	0.0	0.0	False
updation	0.5017994859	0.0	0.000106419924576	0.0	0.0	False
program	0.2772267116	0.0	0.000753678530309	0.0	0.0	False
counter	0.4099047750	0.0	0.000193632098747	0.0	0.0	False
bringing	0.4698115803	0.0	9.78812171409e-05	0.0	0.0	False
participate	0.5010266940	0.0	3.2216389422e-05	0.0	0.0	False
calculation	0.4239054899	0.0	0.000245900146186	0.0	0.0	False
carry	0.2684122408	1	0.000656662889659	0.0	0.0	False
accessed	0.4588191049	0.0	7.55255214944e-05	0.0	0.0	False
calculate	0.4778587749	0.0	8.33762291247e-05	0.0	0.0	False
adding	0.3564892943	0.0	0.000291612585224	0.0	0.0	False
offset	0.2249921136	0.0	0.000667242272872	0.0	0.0	False
coming	0.3776503052	0.0	0.000312448598075	0.0	0.0	False
sign	0.2173552590	0.0	0.000769296971002	0.0	0.0	False
extension	0.3124552748	0.0	0.000137436716352	0.0	0.0	False
temporarily	0.0000000000	0.0	1.63419145742e-05	0.0	0.0	False
contents	0.4059900166	0.0	0.00012988936279	0.0	0.0	False
require	0.4554705847	0.0	0.000141369237636	0.0	0.0	False
four	0.2690703147	0.0	0.0	0.0	0.0	False
load	0.3344724665	0.0	0.000549178405465	0.0	0.0	False
similar	0.4746538506	0.0	7.44622379694e-05	0.0	0.0	False
reading	0.4169225685	0.0	0.000234573048714	0.0	0.0	False
manner	0.4647619048	0.0	0.000207637275643	0.0	0.0	False
fourth	0.4564002855	0.0	0.000105984842929	0.0	0.0	False
carried	0.3925280029	0.0	0.00021770459827	0.0	0.0	False
move	0.4246270082	0.0	0.000196953265352	0.0	0.0	False
beq	0.4059775073	0.0	0.00106544795713	0.0	0.0	False
lot	0.4265896393	0.0	7.61321180048e-05	0.0	0.0	False
work	0.4270980065	0.0	0.00013787682197	0.0	0.0	False
operands	0.3291709853	0.0	0.000702734073036	0.0	0.0	False
compared	0.4933899110	0.0	0.000136450806913	0.0	0.0	False
ready	0.3943889627	0.0	0.000141478972715	0.0	0.0	False
target	0.3310644264	0.0	0.000283636868063	0.0	0.0	False
case	0.3929927820	0.0	0.000141121015104	0.0	0.0	False
branch	0.2076188574	0.0	0.00174701264252	0.0	0.0	False
free	0.3828320155	0.0	5.82926799097e-05	0.0	0.0	False
comparison	0.2564113579	0.0	0.000573678018988	0.0	0.0	False
don	0.4237247999	0.0	0.000836582970866	0.0	0.0	False
transfer	0.2996162701	0.0	0.000377442279863	0.0	0.0	False
immediately	0.4729991692	0.0	7.80785867404e-05	0.0	0.0	False
condition	0.2383073309	0.0	0.000627356159857	0.0	0.0	False
checked	0.5025746653	0.0	5.71328514663e-05	0.0	0.0	False
checking	0.4386911183	0.0	7.72608546737e-05	0.0	0.0	False
compare	0.4099047750	0.0	0.000185037527661	0.0	0.0	False
holds	0.3526557580	0.0	0.000106637779245	0.0	0.0	False
transferred	0.3759480388	0.0	0.000161766339207	0.0	0.0	False
req	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
requires	0.4929093774	0.0	8.35514391677e-05	0.0	0.0	False
lastly	0.5023160062	0.0	7.24868761994e-05	0.0	0.0	False
jump	0.2944046269	1	0.000762668023013	0.0	0.0	False
compose	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
taking	0.4205512646	0.0	0.000185286586154	0.0	0.0	False
missed	0.5015416238	0.0	5.90889485003e-05	0.0	0.0	False
shift	0.1855775069	1	0.000506599351801	0.0	0.0	False
concatenated	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
impression	0.5015416238	0.0	6.14457390198e-05	0.0	0.0	False
earlier	0.4717499883	0.0	0.000155405676852	0.0	0.0	False
resource	0.4641724794	0.0	4.42955825656e-05	0.0	0.0	False
consuming	0.4251039398	0.0	8.6003856818e-05	0.0	0.0	False
accessing	0.4472414004	0.0	0.0001358301407	0.0	0.0	False
total	0.3564108320	0.0	0.000229471954759	0.0	0.0	False
delay	0.2172102410	0.0	0.000603691448765	0.0	0.0	False
max	0.3946043298	0.0	6.2846136613e-05	0.0	0.0	False
occupying	0.4006568144	0.0	6.08113854719e-05	0.0	0.0	False
reason	0.4983126409	0.0	8.16854842184e-05	0.0	0.0	False
sequentially	0.5041322314	0.0	0.000108933088927	0.0	0.0	False
pick	0.4348856165	0.0	0.000228704134741	0.0	0.0	False
incremented	0.4388771118	0.0	4.41212905875e-05	0.0	0.0	False
incrementing	0.3472623048	0.0	7.96883900632e-05	0.0	0.0	False
put	0.4163881088	0.0	0.000286780568028	0.0	0.0	False
picked	0.4193520667	0.0	0.000104872732651	0.0	0.0	False
sequenced	0.5010266940	0.0	6.08113854719e-05	0.0	0.0	False
additional	0.4029357798	0.0	0.000231497239345	0.0	0.0	False
approach	0.3768984480	0.0	0.000209789668382	0.0	0.0	False
roughly	0.4515926042	0.0	0.000136182621452	0.0	0.0	False
equivalent	0.4857332449	0.0	9.48402116312e-05	0.0	0.0	False
addition	0.3096859110	0.0	0.000584502132554	0.0	0.0	False
update	0.3711421748	0.0	9.65760683421e-05	0.0	0.0	False
directly	0.4254419321	0.0	0.000142815015779	0.0	0.0	False
formed	0.3910704064	0.0	5.40825982716e-05	0.0	0.0	False
right	0.4053922041	0.0	0.0	0.0	0.0	False
decided	0.5017994859	0.0	3.5545926415e-05	0.0	0.0	False
encompasses	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
requiring	0.5012840267	0.0	2.72365242904e-05	0.0	0.0	False
sequencing	0.4175579704	0.0	4.74478061068e-05	0.0	0.0	False
pins	0.2860492380	0.0	4.68436325436e-05	0.0	0.0	False
timings	0.5015416238	0.0	5.90889485003e-05	0.0	0.0	False
conceived	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
imagining	0.5010266940	0.0	6.08113854719e-05	0.0	0.0	False
basically	0.4965874009	1	0.000737329104848	0.0	0.0	False
period	0.3786309840	0.0	0.000208990563297	0.0	0.0	False
accommodate	0.4794332842	0.0	9.4275907429e-05	0.0	0.0	False
quantized	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
discretized	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
periods	0.5023160062	0.0	5.96962678323e-05	0.0	0.0	False
clear	0.4903757861	0.0	9.76689926298e-05	0.0	0.0	False
proceed	0.4588191049	0.0	0.000122950073093	0.0	0.0	False
worse	0.5023160062	0.0	6.29236395906e-05	0.0	0.0	False
essential	0.4388771118	0.0	3.5545926415e-05	0.0	0.0	False
division	0.2560437551	0.0	0.000136450806913	0.0	0.0	False
separately	0.4857332449	0.0	0.000124738914772	0.0	0.0	False
picture	0.4721362229	0.0	0.000179929100078	0.0	0.0	False
global	0.3971461899	0.0	6.06338454492e-05	0.0	0.0	False
view	0.3955420466	0.0	0.000201022746621	0.0	0.0	False
thing	0.4369067924	0.0	0.000336819353667	0.0	0.0	False
screen	0.2867215041	0.0	6.09358738543e-05	0.0	0.0	False
omitted	0.4013157895	0.0	6.85594217596e-05	0.0	0.0	False
pieces	0.5023160062	0.0	5.14195663197e-05	0.0	0.0	False
text	0.4460694698	0.0	3.16134038771e-05	0.0	0.0	False
matter	0.4362488231	0.0	0.000110018173816	0.0	0.0	False
detail	0.5046535677	0.0	5.14195663197e-05	0.0	0.0	False
retain	0.3763012466	0.0	7.71293494796e-05	0.0	0.0	False
destinations	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
main	0.3261141438	0.0	0.00024027084182	0.0	0.0	False
cases	0.4468433735	0.0	0.00011926406447	0.0	0.0	False
exist	0.4631179363	0.0	6.74967872638e-05	0.0	0.0	False
details	0.4556445850	0.0	7.2027629997e-05	0.0	0.0	False
excess	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
performing	0.4801203773	0.0	0.000168704255399	0.0	0.0	False
arithmetic	0.3984340654	0.0	0.000445636241437	0.0	0.0	False
logical	0.4244788013	0.0	0.00021367673423	0.0	0.0	False
storing	0.3825814268	0.0	0.000114344005208	0.0	0.0	False
essence	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
skeleton	0.5010266940	0.0	4.68436325436e-05	0.0	0.0	False
captured	0.5030927835	0.0	0.000118177897001	0.0	0.0	False
task	0.5059616382	0.0	9.72812326826e-05	0.0	0.0	False
commonality	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
common	0.3984697504	0.0	0.000107351813992	0.0	0.0	False
merge	0.3130827099	0.0	0.000211057859796	0.0	0.0	False
apparently	0.4006568144	0.0	3.93926323335e-05	0.0	0.0	False
action	0.3752338804	0.0	0.000186069282154	0.0	0.0	False
state	0.1865658236	0.0	0.000462894478533	0.0	0.0	False
differing	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
boxes	0.3946043298	0.0	6.2846136613e-05	0.0	0.0	False
correspond	0.4721514497	0.0	0.000102124770869	0.0	0.0	False
arrive	0.5015416238	0.0	2.42535381797e-05	0.0	0.0	False
sort	0.3289662651	0.0	7.68673240343e-05	0.0	0.0	False
transition	0.3971461899	0.0	0.000104872732651	0.0	0.0	False
diagram	0.4880510751	0.0	0.000119906401066	0.0	0.0	False
describe	0.5028335909	0.0	6.43830263297e-05	0.0	0.0	False
moment	0.4618576715	0.0	0.000150658666614	0.0	0.0	False
graph	0.0000000000	0.0	9.92377972936e-06	0.0	0.0	False
moves	0.4184530955	0.0	4.63201272915e-05	0.0	0.0	False
merged	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
merging	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
pro	0.3342465753	0.0	8.92847200377e-05	0.0	0.0	False
branching	0.2894611288	0.0	0.000283962687277	0.0	0.0	False
important	0.4107963269	0.0	6.83579830282e-05	0.0	0.0	False
noticed	0.4701000371	0.0	0.000181779403262	0.0	0.0	False
stage	0.1971090218	0.0	0.00100025150462	0.0	0.0	False
contemplating	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
bifurcation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
splitting	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
onwards	0.4308416716	0.0	7.37700438557e-05	0.0	0.0	False
opcode	0.3068373121	0.0	0.000661860850702	0.0	0.0	False
split	0.3165280972	0.0	0.000111715768733	0.0	0.0	False
fetched	0.4239791486	0.0	0.000146554945373	0.0	0.0	False
typically	0.4305937416	0.0	0.000333859803463	0.0	0.0	False
complex	0.4429898951	0.0	0.000126616774129	0.0	0.0	False
decoding	0.3436712804	0.0	0.000104703265621	0.0	0.0	False
understanding	0.3876707976	0.0	0.000139830310201	0.0	0.0	False
circuit	0.3550457930	0.0	0.000674817021597	0.0	0.0	False
allowed	0.5015416238	0.0	1.9745166488e-05	0.0	0.0	False
full	0.4383940294	0.0	6.24485963311e-05	0.0	0.0	False
place	0.4389617065	0.0	0.000127688343671	0.0	0.0	False
fully	0.4271504735	0.0	7.92671756014e-05	0.0	0.0	False
occupied	0.5017994859	0.0	3.90470473949e-05	0.0	0.0	False
practically	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
occur	0.4366239189	0.0	0.000135040056284	0.0	0.0	False
step	0.3090699921	0.0	0.000217720564362	0.0	0.0	False
completed	0.4607132129	0.0	5.33386860236e-05	0.0	0.0	False
chains	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
special	0.4142286804	0.0	0.000107884361183	0.0	0.0	False
make	0.4162122169	0.0	0.000144684803966	0.0	0.0	False
harm	0.3758664955	0.0	5.49581045149e-05	0.0	0.0	False
answer	0.3965089727	0.0	0.000143894806076	0.0	0.0	False
functionality	0.3843101620	0.0	5.02195555379e-05	0.0	0.0	False
consume	0.4175579704	0.0	5.81276320197e-05	0.0	0.0	False
energy	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
agree	0.0000000000	0.0	5.32048672671e-06	0.0	0.0	False
attempt	0.4331360947	0.0	0.000124738914772	0.0	0.0	False
calculated	0.5023160062	0.0	5.14195663197e-05	0.0	0.0	False
repeat	0.4281695956	0.0	7.52404118516e-05	0.0	0.0	False
occupy	0.5015416238	0.0	3.97975118882e-05	0.0	0.0	False
discard	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
consumption	0.3910704064	0.0	0.00010338039502	0.0	0.0	False
holding	0.5033522434	0.0	7.25159451619e-05	0.0	0.0	False
overwritten	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
trouble	0.0000000000	0.0	1.08241135658e-05	0.0	0.0	False
tha	0.5015416238	0.0	8.41033954681e-05	0.0	0.0	False
postpone	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
superfluous	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
unnecessary	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
discarded	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
occurring	0.4402629205	0.0	0.000100565314909	0.0	0.0	False
postponed	0.4106399888	0.0	0.000100445310042	0.0	0.0	False
referred	0.4297035515	0.0	2.11585559929e-05	0.0	0.0	False
hit	0.2275074677	0.0	0.000716278451209	0.0	0.0	False
eventually	0.4701000371	0.0	0.000100439111076	0.0	0.0	False
remember	0.4691154951	0.0	7.75291169952e-05	0.0	0.0	False
frequency	0.4076565223	0.0	0.000137432872474	0.0	0.0	False
occurrence	0.3647234679	0.0	5.90745114399e-05	0.0	0.0	False
comparatively	0.5030927835	0.0	9.96473691767e-05	0.0	0.0	False
lower	0.3882259348	0.0	0.000112358986025	0.0	0.0	False
impact	0.4319858365	0.0	0.000122549725043	0.0	0.0	False
loss	0.3763012466	0.0	4.26515811127e-05	0.0	0.0	False
negligible	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
mind	0.4752098994	0.0	0.000218293100851	0.0	0.0	False
clean	0.4175579704	0.0	3.31645932402e-05	0.0	0.0	False
situation	0.4230903984	0.0	0.00019867001498	0.0	0.0	False
end	0.4268932767	0.0	6.2365808402e-05	0.0	0.0	False
separate	0.4556445850	0.0	0.000123811506452	0.0	0.0	False
branches	0.3828320155	0.0	0.000187115003584	0.0	0.0	False
broader	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
repeated	0.4444076496	0.0	0.000125692273226	0.0	0.0	False
chain	0.4163916021	0.0	9.21304576772e-05	0.0	0.0	False
concerned	0.5112624411	0.0	0.000122835630653	0.0	0.0	False
small	0.3635611109	0.0	9.5902291019e-05	0.0	0.0	False
finite	0.3016690707	0.0	0.000113454747225	0.0	0.0	False
machine	0.3202534510	0.0	0.000255454895173	0.0	0.0	False
ten	0.3048849059	0.0	0.000597122135577	0.0	0.0	False
cycling	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
decode	0.4013157895	0.0	7.08341245006e-05	0.0	0.0	False
follow	0.4556445850	0.0	0.000150333753451	0.0	0.0	False
paths	0.3409842459	0.0	0.000181873608928	0.0	0.0	False
long	0.3763772587	0.0	5.39161556279e-05	0.0	0.0	False
power	0.2921346429	0.0	0.000284972851323	0.0	0.0	False
range	0.3179886297	0.0	0.000182307721787	0.0	0.0	False
varied	0.5010266940	0.0	2.953725572e-05	0.0	0.0	False
worry	0.4730621528	0.0	0.000258683827273	0.0	0.0	False
perform	0.4202743294	0.0	0.00023992454999	0.0	0.0	False
improvement	0.3678029801	0.0	0.00020639153623	0.0	0.0	False
possibility	0.4105507992	0.0	0.000137436716352	0.0	0.0	False
bifurcate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
reduces	0.5028335909	0.0	6.13596459062e-05	0.0	0.0	False
exercise	0.4537658849	0.0	0.00013291765074	0.0	0.0	False
component	0.4472414004	0.0	0.000132777197385	0.0	0.0	False
understand	0.4201279703	0.0	0.00014536680505	0.0	0.0	False
abbreviating	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
rew	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cha	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
chart	0.4460694698	0.0	6.85594217596e-05	0.0	0.0	False
decide	0.4386516854	0.0	9.36290926792e-05	0.0	0.0	False
multiplexers	0.3868277300	0.0	0.000269350887126	0.0	0.0	False
controls	0.4358489918	0.0	6.0216165479e-05	0.0	0.0	False
decides	0.4142112283	0.0	6.48481782081e-05	0.0	0.0	False
sources	0.4193520667	0.0	6.20230940512e-05	0.0	0.0	False
writing	0.3550042117	0.0	0.000247573436521	0.0	0.0	False
calling	0.4166869968	0.0	0.00011064691357	0.0	0.0	False
rdst	0.2596527322	0.0	0.00029595776587	0.0	0.0	False
source	0.2979888510	1	0.000100429602474	0.0	0.0	False
hand	0.4654365564	0.0	0.000279191256409	0.0	0.0	False
handling	0.4211616467	0.0	7.31477286556e-05	0.0	0.0	False
inputs	0.3105237396	0.0	0.000553330619578	0.0	0.0	False
labeled	0.4358489918	0.0	0.000111409060359	0.0	0.0	False
noiselor	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
table	0.1551075887	0.0	0.000624111063133	0.0	0.0	False
exhaustively	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
related	0.3498207885	0.0	5.64228159811e-05	0.0	0.0	False
call	0.3260804942	0.0	0.000205718701843	0.0	0.0	False
considered	0.4515926042	0.0	7.14160643329e-05	0.0	0.0	False
understandable	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
affect	0.4175579704	0.0	2.42448572835e-05	0.0	0.0	False
grouping	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
wise	0.5017994859	0.0	5.4729727066e-05	0.0	0.0	False
substantially	0.5012840267	0.0	4.1519737157e-05	0.0	0.0	False
talk	0.3400768678	0.0	0.000187595589384	0.0	0.0	False
list	0.5025746653	0.0	1.93700907191e-05	0.0	0.0	False
psrc	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pwu	0.3342465753	0.0	0.000157844141797	0.0	0.0	False
pwc	0.2819813168	0.0	0.000177574659522	0.0	0.0	False
unconditional	0.4281695956	0.0	0.000286855877573	0.0	0.0	False
conditional	0.4794332842	0.0	0.000168231045689	0.0	0.0	False
unconditionally	0.5023160062	0.0	0.000126155093202	0.0	0.0	False
generate	0.3526181415	0.0	0.000115891282011	0.0	0.0	False
derived	0.5020576132	0.0	5.17174434287e-05	0.0	0.0	False
explain	0.4460694698	0.0	5.81821238573e-05	0.0	0.0	False
imply	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
dont	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
care	0.4157546366	0.0	0.000398844652014	0.0	0.0	False
selecting	0.5010266940	0.0	2.58587217143e-05	0.0	0.0	False
output	0.3133744576	0.0	0.000463480817354	0.0	0.0	False
check	0.3696596303	0.0	0.000155439737085	0.0	0.0	False
correct	0.4080267559	0.0	0.000127467140283	0.0	0.0	False
bring	0.4100840336	0.0	0.000211585559929	0.0	0.0	False
keeping	0.4491753144	0.0	9.96724224957e-05	0.0	0.0	False
gate	0.2353969247	0.0	0.000770080710325	0.0	0.0	False
making	0.4534754058	0.0	0.000112945319685	0.0	0.0	False
handled	0.2836765265	0.0	3.62507724152e-05	0.0	0.0	False
differently	0.4761385485	0.0	7.52404118516e-05	0.0	0.0	False
effect	0.4525198800	0.0	0.000214239587254	0.0	0.0	False
generated	0.4640989063	0.0	0.00010051137331	0.0	0.0	False
conditionally	0.5010266940	0.0	6.74955006054e-05	0.0	0.0	False
activate	0.4084602260	0.0	0.000170268787996	0.0	0.0	False
means	0.4388764693	0.0	0.00015284491482	0.0	0.0	False
etcetera	0.4641724794	0.0	0.000157171188919	0.0	0.0	False
binary	0.3792567472	0.0	0.000131839832093	0.0	0.0	False
code	0.2239524657	0.0	0.000151629908109	0.0	0.0	False
decimal	0.3358568479	0.0	0.000149782997275	0.0	0.0	False
activities	0.5020576132	0.0	4.46251970227e-05	0.0	0.0	False
default	0.3264130071	0.0	5.88597276367e-05	0.0	0.0	False
feed	0.4142112283	0.0	7.80940947897e-05	0.0	0.0	False
points	0.4926804644	0.0	6.55488437887e-05	0.0	0.0	False
inactive	0.5015416238	0.0	7.02654488154e-05	0.0	0.0	False
doesn	0.4074967526	0.0	0.000768612600815	0.0	0.0	False
irrespective	0.4084602260	0.0	0.000138777275147	0.0	0.0	False
dictates	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
produce	0.4761385485	0.0	8.14980844201e-05	0.0	0.0	False
gates	0.1932910211	0.0	0.000620433959253	0.0	0.0	False
derive	0.5025746653	0.0	7.818532438e-05	0.0	0.0	False
connected	0.3580539564	0.0	0.000115510039556	0.0	0.0	False
question	0.4385042755	0.0	0.000258945416838	0.0	0.0	False
worrying	0.4566722815	0.0	8.85426556258e-05	0.0	0.0	False
happening	0.4730621528	0.0	0.000128343582172	0.0	0.0	False
happen	0.4425634825	0.0	0.000112987008446	0.0	0.0	False
overriding	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
suppress	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
select	0.4294694493	0.0	0.000126774797987	0.0	0.0	False
input	0.2633179633	0.0	0.000613493962644	0.0	0.0	False
changing	0.4238301040	0.0	8.11238974074e-05	0.0	0.0	False
give	0.4388511890	0.0	7.62925375952e-05	0.0	0.0	False
names	0.4671747855	0.0	4.08327454073e-05	0.0	0.0	False
convenient	0.4477064220	0.0	9.59619678282e-05	0.0	0.0	False
subsequent	0.4631179363	0.0	0.000122719291812	0.0	0.0	False
discussion	0.5054375971	0.0	5.30620741935e-05	0.0	0.0	False
increment	0.2125519699	0.0	0.000122719291812	0.0	0.0	False
convenience	0.5025746653	0.0	7.38431392999e-05	0.0	0.0	False
assigned	0.5023160062	0.0	2.76123220625e-05	0.0	0.0	False
revolve	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
fetching	0.4271504735	0.0	0.000234853850249	0.0	0.0	False
makes	0.4903757861	0.0	3.70686805394e-05	0.0	0.0	False
heard	0.4175579704	0.0	4.57984204291e-05	0.0	0.0	False
occurred	0.5033522434	0.0	8.19420335106e-05	0.0	0.0	False
kind	0.4781096917	0.0	0.0001162875987	0.0	0.0	False
redundancy	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
possibilities	0.3775692132	0.0	0.000208272882407	0.0	0.0	False
totally	0.4566722815	0.0	5.07798948786e-05	0.0	0.0	False
identical	0.5020576132	0.0	4.46251970227e-05	0.0	0.0	False
observation	0.4518750965	0.0	7.47355268825e-05	0.0	0.0	False
limit	0.4106946333	0.0	7.02218195094e-05	0.0	0.0	False
low	0.3602454193	1	0.000116795967549	0.0	0.0	False
talking	0.4097501399	0.0	0.000317046719835	0.0	0.0	False
tells	0.5023160062	0.0	3.32216869242e-05	0.0	0.0	False
m2r	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
modifying	0.5010266940	0.0	2.23125985113e-05	0.0	0.0	False
complementary	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
reduce	0.3553521273	0.0	0.000165970370355	0.0	0.0	False
rs2a	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rt2b	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
res2rd	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mem2rt	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
opc	0.3011106541	0.0	0.000236766212696	0.0	0.0	False
circuitry	0.5010266940	0.0	5.23903963065e-05	0.0	0.0	False
unchanged	0.4319858365	0.0	0.000154258698959	0.0	0.0	False
appearing	0.5020576132	0.0	6.44327788439e-05	0.0	0.0	False
influences	0.5010266940	0.0	4.46423600188e-05	0.0	0.0	False
ensure	0.3544487678	0.0	0.00012919544915	0.0	0.0	False
comparing	0.4610505005	0.0	0.00011439340202	0.0	0.0	False
coding	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
simply	0.4569627967	0.0	0.000230397110322	0.0	0.0	False
calculations	0.5010266940	0.0	3.93926323335e-05	0.0	0.0	False
logic	0.4330079858	0.0	0.0004033946568	0.0	0.0	False
subtraction	0.2782635140	0.0	0.0012289147804	0.0	0.0	False
encoding	0.2928920518	0.0	8.19420335106e-05	0.0	0.0	False
fill	0.3464343337	0.0	0.000122719291812	0.0	0.0	False
assert	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
tabulate	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
redraw	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
symbols	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
sinamic	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
statements	0.3910704064	0.0	9.05055260002e-05	0.0	0.0	False
replaced	0.3828157445	0.0	9.94809109716e-05	0.0	0.0	False
symbol	0.5012840267	0.0	3.23234021429e-05	0.0	0.0	False
described	0.5036119711	0.0	0.0	0.0	0.0	False
previous	0.4634622487	0.0	0.000129049286209	0.0	0.0	False
slides	0.5010266940	0.0	2.58587217143e-05	0.0	0.0	False
paddr	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
numbered	0.3861370470	0.0	5.32048672671e-05	0.0	0.0	False
tables	0.3824990986	0.0	9.87918871158e-05	0.0	0.0	False
depend	0.4469665293	0.0	9.72812326826e-05	0.0	0.0	False
bifurcating	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
listing	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
identified	0.4742468416	0.0	7.93902378349e-05	0.0	0.0	False
shows	0.4811335371	0.0	8.192842731e-05	0.0	0.0	False
pair	0.3843101620	0.0	4.17981126595e-05	0.0	0.0	False
mentioned	0.4930538015	0.0	0.000152152793576	0.0	0.0	False
ends	0.4607132129	0.0	4.44648199961e-05	0.0	0.0	False
calculating	0.4460694698	0.0	6.2548259504e-05	0.0	0.0	False
sep	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
distinct	0.0000000000	0.0	9.05534271334e-06	0.0	0.0	False
find	0.4652366360	0.0	0.000163811034337	0.0	0.0	False
offsetting	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
completes	0.3472623048	0.0	5.96962678323e-05	0.0	0.0	False
performs	0.3703784018	0.0	5.53234567848e-05	0.0	0.0	False
infirmsed	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
influencing	0.5010266940	0.0	7.89220708986e-05	0.0	0.0	False
replace	0.4202549087	0.0	7.72608546737e-05	0.0	0.0	False
vector	0.2506420134	0.0	5.85300239361e-05	0.0	0.0	False
defines	0.5036119711	0.0	4.93699639835e-05	0.0	0.0	False
encode	0.5023160062	0.0	6.12748625215e-05	0.0	0.0	False
truth	0.3442680776	0.0	0.000257731115376	0.0	0.0	False
transitions	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
defining	0.4641724794	0.0	7.02360287233e-05	0.0	0.0	False
depending	0.4759309510	0.0	0.000133387440526	0.0	0.0	False
conditions	0.4508818174	0.0	8.8356731297e-05	0.0	0.0	False
wont	0.5015416238	0.0	7.85855944597e-05	0.0	0.0	False
kinds	0.5023160062	0.0	1.06705241097e-05	0.0	0.0	False
combinational	0.2485097205	0.0	0.000398170876621	0.0	0.0	False
block	0.2274481990	1	0.000605663193268	0.0	0.0	False
implement	0.3723927421	0.0	8.64672872277e-05	0.0	0.0	False
shown	0.4970769043	0.0	0.000133651961628	0.0	0.0	False
plas	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
hold	0.4066666667	0.0	0.000158067019385	0.0	0.0	False
draw	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
alternative	0.4430609598	0.0	0.00011064691357	0.0	0.0	False
stop	0.4911762732	0.0	0.000121267690898	0.0	0.0	False
summarize	0.4926804644	0.0	0.000257731115376	0.0	0.0	False
defined	0.4691154951	0.0	9.21780615779e-05	0.0	0.0	False
microprogrammed	0.3647234679	0.0	0.000112137860624	0.0	0.0	False
datapath	0.2880755608	0.0	0.00055245449629	0.0	0.0	False
scheme	0.4006568144	0.0	8.19360547359e-06	0.0	0.0	False
concentrate	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
finish	0.5010266940	0.0	2.65316745921e-05	0.0	0.0	False
alternatives	0.5028335909	0.0	6.93334566376e-05	0.0	0.0	False
pla	0.2483364817	1	0.000573711755146	0.0	0.0	False
rom	0.4084602260	0.0	0.000101640921694	0.0	0.0	False
implementation	0.4331360947	0.0	7.02218195094e-05	0.0	0.0	False
parts	0.4864871436	0.0	7.7179301785e-05	0.0	0.0	False
produces	0.3763012466	0.0	5.53275328918e-05	0.0	0.0	False
implemented	0.4742468416	0.0	3.55415506327e-05	0.0	0.0	False
discuss	0.4867636204	0.0	4.84252267979e-05	0.0	0.0	False
controlling	0.3508807971	0.0	3.47332290528e-05	0.0	0.0	False
basic	0.3984340654	0.0	8.89258107709e-05	0.0	0.0	False
pattern	0.3253370728	0.0	0.000117225434535	0.0	0.0	False
effective	0.4536937710	0.0	0.0001027435626	0.0	0.0	False
symbolic	0.5023160062	0.0	7.24868761994e-05	0.0	0.0	False
assignments	0.4006568144	0.0	3.2216389422e-05	0.0	0.0	False
transfers	0.5012840267	0.0	3.07375182732e-05	0.0	0.0	False
label	0.3262630075	0.0	0.000216736980812	0.0	0.0	False
crucial	0.5043927649	0.0	8.24325147638e-05	0.0	0.0	False
starts	0.5020576132	0.0	1.68419783309e-05	0.0	0.0	False
capture	0.5028335909	0.0	6.13596459062e-05	0.0	0.0	False
describes	0.4006568144	0.0	2.34120095744e-05	0.0	0.0	False
supposed	0.4698115803	0.0	6.19626921131e-05	0.0	0.0	False
substitute	0.3544794189	0.0	0.000102839132639	0.0	0.0	False
zeros	0.3815978105	0.0	0.000298481339162	0.0	0.0	False
description	0.5015416238	0.0	2.84343874084e-05	0.0	0.0	False
encoded	0.5025746653	0.0	5.71328514663e-05	0.0	0.0	False
forms	0.5030927835	0.0	4.32964542632e-05	0.0	0.0	False
showing	0.4342855578	0.0	0.000315183144685	0.0	0.0	False
black	0.4175579704	0.0	2.99881149463e-05	0.0	0.0	False
green	0.4106399888	0.0	5.67273736126e-05	0.0	0.0	False
numbers	0.2741046734	0.0	0.000314787963573	0.0	0.0	False
upto	0.5038719670	0.0	0.00015361434755	0.0	0.0	False
discussed	0.4186115302	0.0	0.000118807279367	0.0	0.0	False
altogether	0.5010266940	0.0	2.953725572e-05	0.0	0.0	False
present	0.3995795297	0.0	8.00268666541e-05	0.0	0.0	False
grouped	0.5015416238	0.0	3.3468897767e-05	0.0	0.0	False
row	0.2178185820	0.0	0.000197441223681	0.0	0.0	False
column	0.3784901758	0.0	0.000159190047553	0.0	0.0	False
combination	0.4426185776	0.0	0.000131343452945	0.0	0.0	False
describing	0.5010266940	0.0	2.72332722318e-05	0.0	0.0	False
capturing	0.4460694698	0.0	6.44327788439e-05	0.0	0.0	False
flowchart	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
codes	0.5017994859	0.0	3.7243407087e-05	0.0	0.0	False
opcodes	0.4388771118	0.0	0.000118117126059	0.0	0.0	False
outputs	0.3828157445	0.0	0.000225519234033	0.0	0.0	False
compact	0.4122008447	0.0	0.000122828928143	0.0	0.0	False
representation	0.3149803431	0.0	0.000272901613825	0.0	0.0	False
sparsity	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
dimensional	0.4297035515	0.0	7.02654488154e-05	0.0	0.0	False
combinations	0.4308416716	0.0	7.7576165143e-05	0.0	0.0	False
listed	0.5028335909	0.0	6.59738528819e-05	0.0	0.0	False
vertically	0.5015416238	0.0	7.85855944597e-05	0.0	0.0	False
current	0.3538796229	0.0	9.03562557483e-05	0.0	0.0	False
raise	0.4388771118	0.0	5.4729727066e-05	0.0	0.0	False
entries	0.3411962511	0.0	9.72722673122e-05	0.0	0.0	False
lots	0.4365252269	0.0	0.0001688664506	0.0	0.0	False
cares	0.4175579704	0.0	5.85545406795e-05	0.0	0.0	False
fixed	0.4191925390	0.0	8.84203862373e-05	0.0	0.0	False
rewritten	0.5010266940	0.0	3.42797108798e-05	0.0	0.0	False
labels	0.4006568144	0.0	3.1274129752e-05	0.0	0.0	False
conventional	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
represent	0.2723416921	0.0	0.000175554548773	0.0	0.0	False
nex	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
implementing	0.5017994859	0.0	3.31734519765e-05	0.0	0.0	False
specific	0.4087102178	0.0	6.89172139209e-05	0.0	0.0	False
drives	0.3344756683	0.0	7.59570714139e-05	0.0	0.0	False
generating	0.5033522434	0.0	6.3036628937e-05	0.0	0.0	False
deciding	0.5010266940	0.0	2.39904919571e-05	0.0	0.0	False
thought	0.5017994859	0.0	3.39428001969e-05	0.0	0.0	False
smaller	0.4257546676	0.0	0.000117040610443	0.0	0.0	False
general	0.4592442450	0.0	5.92838738472e-05	0.0	0.0	False
purpose	0.4116406580	0.0	0.000118157553387	0.0	0.0	False
suppose	0.4292227607	0.0	0.000270476319077	0.0	0.0	False
expanded	0.4460694698	0.0	6.85594217596e-05	0.0	0.0	False
truthtable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
rows	0.3544794189	0.0	7.95950237764e-05	0.0	0.0	False
essentially	0.4567421614	0.0	0.000179968482119	0.0	0.0	False
apply	0.3910704064	0.0	6.94664581056e-05	0.0	0.0	False
effectively	0.4475160691	0.0	0.000306798229531	0.0	0.0	False
works	0.4756026249	0.0	7.77198685427e-05	0.0	0.0	False
definition	0.3751404411	0.0	0.000105098665445	0.0	0.0	False
implements	0.0000000000	0.0	1.08946097161e-05	0.0	0.0	False
difference	0.3501687172	0.0	0.000220293155446	0.0	0.0	False
terms	0.3954619125	0.0	0.000587845523776	0.0	0.0	False
words	0.2466663457	0.0	0.000592439567802	0.0	0.0	False
multiplied	0.3148129830	0.0	0.000510623854346	0.0	0.0	False
plane	0.2294311236	0.0	0.000108933088927	0.0	0.0	False
running	0.4158500213	0.0	4.7038452243e-05	0.0	0.0	False
true	0.4452064491	0.0	0.000112028239277	0.0	0.0	False
false	0.3776115553	0.0	8.72814862205e-05	0.0	0.0	False
vertical	0.3427046513	0.0	0.000147722371251	0.0	0.0	False
lines	0.3228696344	0.0	8.00268666541e-05	0.0	0.0	False
product	0.3079835910	0.0	0.000357001576182	0.0	0.0	False
governs	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
governed	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
factors	0.4163916021	0.0	0.000105984842929	0.0	0.0	False
run	0.3838708574	0.0	4.83220004736e-05	0.0	0.0	False
line	0.2564295044	1	9.27731725859e-05	0.0	0.0	False
term	0.3148129830	0.0	0.000194299671357	0.0	0.0	False
alternatively	0.4251039398	0.0	6.59738528819e-05	0.0	0.0	False
area	0.3148349482	0.0	0.000194551396262	0.0	0.0	False
rectangle	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
promotional	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
dimension	0.3008322203	0.0	6.64588253699e-05	0.0	0.0	False
accommodates	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
height	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
proportional	0.3342465753	0.0	5.90745114399e-05	0.0	0.0	False
width	0.4358489918	0.0	7.79690988604e-05	0.0	0.0	False
economic	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
rom001234	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sparkcity	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
reasonable	0.4607132129	0.0	6.93334566376e-05	0.0	0.0	False
illustrate	0.4402629205	0.0	9.53164528113e-05	0.0	0.0	False
contribute	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
show	0.4121750555	0.0	0.000117731386471	0.0	0.0	False
option	0.5012840267	0.0	2.11480940614e-05	0.0	0.0	False
illustration	0.3946043298	0.0	0.000100756524944	0.0	0.0	False
raised	0.2191116339	0.0	0.000756367610145	0.0	0.0	False
thousand	0.2781063926	0.0	0.000347862133377	0.0	0.0	False
twelve	0.3775692132	0.0	0.000421345467948	0.0	0.0	False
thirteen	0.4518750965	0.0	9.60765751018e-05	0.0	0.0	False
fourteen	0.3577974925	0.0	6.17310189734e-05	0.0	0.0	False
expands	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
expand	0.5017994859	0.0	4.89406085704e-05	0.0	0.0	False
sixty	0.3083978838	0.0	0.000619798589381	0.0	0.0	False
mention	0.4641724794	0.0	4.85070763594e-05	0.0	0.0	False
executes	0.0000000000	0.0	1.79928689678e-05	0.0	0.0	False
programs	0.3234904182	0.0	0.000128740002434	0.0	0.0	False
generates	0.4402629205	0.0	7.27643669504e-05	0.0	0.0	False
deal	0.4566722815	0.0	4.32659420591e-05	0.0	0.0	False
manipulating	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
files	0.3771737730	0.0	4.82285915302e-05	0.0	0.0	False
disadvantage	0.0000000000	0.0	4.42590657951e-06	0.0	0.0	False
based	0.4682595167	0.0	3.94211848073e-05	0.0	0.0	False
differences	0.4698115803	0.0	6.19626921131e-05	0.0	0.0	False
imagine	0.4656641769	0.0	0.000374951464858	0.0	0.0	False
applied	0.5015416238	0.0	2.84343874084e-05	0.0	0.0	False
tho	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
remains	0.4515926042	0.0	8.41974074395e-05	0.0	0.0	False
arrangement	0.4721514497	0.0	9.94937797205e-05	0.0	0.0	False
presented	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
sequencer	0.4006568144	0.0	7.89220708986e-05	0.0	0.0	False
ensuring	0.5010266940	0.0	2.79660620403e-05	0.0	0.0	False
stepping	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
locations	0.2913749118	0.0	9.73699447491e-05	0.0	0.0	False
programmed	0.4013157895	0.0	5.59321240805e-05	0.0	0.0	False
correctly	0.4593090242	0.0	0.000147261695148	0.0	0.0	False
information	0.3513765354	0.0	9.73230657007e-05	0.0	0.0	False
communicated	0.4175579704	0.0	3.69215696499e-05	0.0	0.0	False
wondering	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
isn	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
incrementer	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
adder	0.3273452191	0.0	0.00175601607749	0.0	0.0	False
bulk	0.5017994859	0.0	5.31699499897e-05	0.0	0.0	False
restarting	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
dispatch	0.2228310502	1	0.000118177897001	0.0	0.0	False
terminology	0.3758664955	0.0	3.59857379356e-05	0.0	0.0	False
reset	0.3681882095	0.0	7.11114847144e-05	0.0	0.0	False
larger	0.2943617996	0.0	0.000265310370968	0.0	0.0	False
sufficient	0.5028335909	0.0	4.86849723746e-05	0.0	0.0	False
determining	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
selected	0.3843101620	0.0	6.91663274472e-05	0.0	0.0	False
roms	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
leave	0.4472414004	0.0	0.000103391968176	0.0	0.0	False
ways	0.4839501018	0.0	5.58581620385e-05	0.0	0.0	False
determine	0.4671747855	0.0	3.53795917088e-05	0.0	0.0	False
level	0.2132471115	0.0	0.000301145902651	0.0	0.0	False
language	0.3261918183	0.0	0.00026476225747	0.0	0.0	False
studied	0.5020576132	0.0	6.2548259504e-05	0.0	0.0	False
initially	0.4023848789	0.0	0.00024643135754	0.0	0.0	False
primitive	0.5023160062	0.0	4.074904221e-05	0.0	0.0	False
represents	0.4383940294	0.0	0.000129009136482	0.0	0.0	False
incidentally	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
normal	0.4386911183	0.0	7.55255214944e-05	0.0	0.0	False
rest	0.4742099740	0.0	0.00012319220767	0.0	0.0	False
beginning	0.4426185776	0.0	6.96456465255e-05	0.0	0.0	False
assembler	0.3082908015	0.0	0.000194578173563	0.0	0.0	False
translate	0.4698115803	0.0	9.05055260002e-05	0.0	0.0	False
variations	0.4281695956	0.0	9.26041825872e-05	0.0	0.0	False
structure	0.4258673112	0.0	0.000115198555161	0.0	0.0	False
horizontal	0.3843101620	0.0	0.000128026055084	0.0	0.0	False
programming	0.5033522434	0.0	3.36786097018e-05	0.0	0.0	False
microprogramming	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
support	0.4671747855	0.0	2.88775098891e-05	0.0	0.0	False
provision	0.4019769357	0.0	7.95950237764e-05	0.0	0.0	False
high	0.4040791423	1	0.000124727086944	0.0	0.0	False
degree	0.3981173517	0.0	0.000145031890324	0.0	0.0	False
concurrency	0.3577974925	0.0	4.28496385998e-05	0.0	0.0	False
idea	0.4680576248	0.0	0.000106588403059	0.0	0.0	False
conserve	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
space	0.2556511550	0.0	0.000143449311382	0.0	0.0	False
past	0.4698115803	0.0	7.6262268013e-05	0.0	0.0	False
thousands	0.5017994859	0.0	3.02861594414e-05	0.0	0.0	False
patterns	0.5010266940	0.0	2.45900146186e-05	0.0	0.0	False
utilize	0.5017994859	0.0	5.02826574546e-05	0.0	0.0	False
log	0.2689643769	0.0	6.79150703501e-05	0.0	0.0	False
requirement	0.4555679040	0.0	0.000151537589921	0.0	0.0	False
lose	0.4566722815	0.0	6.80831805795e-05	0.0	0.0	False
versus	0.5020576132	0.0	3.96951189175e-05	0.0	0.0	False
non	0.4008695391	0.0	0.0	0.0	0.0	False
contrast	0.0000000000	0.0	1.98987559441e-05	0.0	0.0	False
hardwired	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
pros	0.0000000000	0.0	1.39830310201e-05	0.0	0.0	False
cons	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
advantages	0.4297035515	0.0	1.63290423271e-05	0.0	0.0	False
easy	0.4508818174	0.0	3.97938075506e-05	0.0	0.0	False
easily	0.5049146405	0.0	4.8008543318e-05	0.0	0.0	False
good	0.5070129870	0.0	2.83629133215e-05	0.0	0.0	False
independently	0.4460694698	0.0	4.57062811731e-05	0.0	0.0	False
chip	0.3406807927	0.0	0.000179088803497	0.0	0.0	False
drawn	0.4175579704	0.0	3.23234021429e-05	0.0	0.0	False
add	0.3101322189	0.0	0.000469470145974	0.0	0.0	False
modify	0.4477064220	0.0	7.24427417067e-05	0.0	0.0	False
remain	0.4025170620	0.0	0.000128181061039	0.0	0.0	False
fact	0.4575953324	0.0	7.17238398015e-05	0.0	0.0	False
times	0.3209557794	0.0	0.000223082916344	0.0	0.0	False
families	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
attempts	0.4175579704	0.0	2.99881149463e-05	0.0	0.0	False
emulation	0.0000000000	1	2.65627966877e-05	0.0	0.0	False
hardware	0.3582042933	0.0	0.000313209914951	0.0	0.0	False
process	0.3871514082	0.0	8.56881759085e-05	0.0	0.0	False
emulate	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
simulation	0.5012840267	0.0	4.92407904169e-05	0.0	0.0	False
simulate	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
internal	0.3763012466	0.0	3.17378339894e-05	0.0	0.0	False
temporary	0.4202549087	0.0	0.000108946097161	0.0	0.0	False
person	0.3771737730	0.0	5.79456410053e-05	0.0	0.0	False
penalty	0.2394569692	0.0	0.000427030254961	0.0	0.0	False
slower	0.3826434470	0.0	0.000164935088528	0.0	0.0	False
tend	0.4388771118	0.0	3.24240891041e-05	0.0	0.0	False
longer	0.3766885372	0.0	8.29011931122e-05	0.0	0.0	False
popular	0.4308416716	0.0	3.18667850707e-05	0.0	0.0	False
partly	0.3577974925	0.0	5.85545406795e-05	0.0	0.0	False
tools	0.2275376510	0.0	2.72365242904e-05	0.0	0.0	False
tdf	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
final	0.3438276412	0.0	0.000111184547557	0.0	0.0	False
difficult	0.4238301040	0.0	4.18389065509e-05	0.0	0.0	False
advantage	0.4281695956	0.0	3.48228232628e-05	0.0	0.0	False
efficient	0.4508818174	0.0	3.38695910174e-05	0.0	0.0	False
controllers	0.4354789470	1	0.000151914142828	0.0	0.0	False
talked	0.4391494024	0.0	0.000243323393919	0.0	0.0	False
options	0.4641724794	0.0	5.55841527498e-05	0.0	0.0	False
levels	0.3743561644	0.0	0.000125847112452	0.0	0.0	False
stages	0.4034963383	0.0	0.000451029451908	0.0	0.0	False
initial	0.4046434494	0.0	9.00267041896e-05	0.0	0.0	False
express	0.5033522434	0.0	0.000104703265621	0.0	0.0	False
arrows	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
equations	0.4297035515	0.0	7.02654488154e-05	0.0	0.0	False
technically	0.5010266940	0.0	3.03828285656e-05	0.0	0.0	False
large	0.3799017243	0.0	7.90344442094e-05	0.0	0.0	False
significant	0.3703527211	0.0	0.000151636317949	0.0	0.0	False
thirdly	0.5015416238	0.0	7.85855944597e-05	0.0	0.0	False
looked	0.3846366870	0.0	0.000279444429529	0.0	0.0	False
microprogram	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
drive	0.3437878660	0.0	0.000292650119681	0.0	0.0	False
microsequencer	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
determines	0.5012840267	0.0	2.31600636458e-05	0.0	0.0	False
pipelined	0.4106399888	0.0	0.000126155093202	0.0	0.0	False
type	0.3331371104	0.0	7.55572708807e-05	0.0	0.0	False
objective	0.4607132129	0.0	8.85950709104e-05	0.0	0.0	False
cpi	0.2371641390	0.0	0.000995417529823	0.0	0.0	False
initiate	0.3427046513	0.0	0.000113935607121	0.0	0.0	False
ideally	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
pipeline	0.2699130278	0.0	0.000523083575554	0.0	0.0	False
benefit	0.5010266940	0.0	2.58587217143e-05	0.0	0.0	False
situations	0.4319858365	0.0	7.61331386212e-05	0.0	0.0	False
introduced	0.4080267559	0.0	0.000165427149081	0.0	0.0	False
briefly	0.4566722815	0.0	8.05409735549e-05	0.0	0.0	False
hinted	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
hazards	0.1674520749	1	0.000702654488154	0.0	0.0	False
types	0.4211329085	0.0	5.09813929684e-05	0.0	0.0	False
structural	0.3189095832	0.0	6.19798589381e-05	0.0	0.0	False
eliminate	0.4641724794	0.0	7.37700438557e-05	0.0	0.0	False
inherent	0.5010266940	0.0	2.12819469068e-05	0.0	0.0	False
concept	0.4834729352	0.0	6.43700012169e-05	0.0	0.0	False
rules	0.0000000000	0.0	1.358301407e-05	0.0	0.0	False
ignore	0.5036119711	0.0	7.44868141739e-05	0.0	0.0	False
ideal	0.4641724794	0.0	8.61988413507e-05	0.0	0.0	False
initiated	0.5010266940	0.0	2.87329471169e-05	0.0	0.0	False
introduce	0.3713546057	0.0	0.000265070193891	0.0	0.0	False
shifters	0.4006568144	0.0	7.89220708986e-05	0.0	0.0	False
rooters	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
behaves	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
context	0.4331360947	0.0	7.36328588333e-05	0.0	0.0	False
possibly	0.4564002855	0.0	6.3990029654e-05	0.0	0.0	False
augment	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
handle	0.4685189808	0.0	4.84252267979e-05	0.0	0.0	False
basis	0.5025746653	0.0	4.04225636328e-05	0.0	0.0	False
complicated	0.5033522434	0.0	4.69044921185e-05	0.0	0.0	False
easier	0.5023160062	0.0	2.57097831599e-05	0.0	0.0	False
discussions	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
simplification	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
extenders	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
analyze	0.4794332842	0.0	0.000132838794691	0.0	0.0	False
updating	0.4388771118	0.0	3.81311340065e-05	0.0	0.0	False
decoded	0.5010266940	0.0	3.1274129752e-05	0.0	0.0	False
subtract	0.3058933476	0.0	0.00117426925124	0.0	0.0	False
facility	0.5012840267	0.0	3.15152075625e-05	0.0	0.0	False
skip	0.4251039398	0.0	7.29621051284e-05	0.0	0.0	False
wasting	0.3508807971	0.0	7.08341245006e-05	0.0	0.0	False
operates	0.0000000000	0.0	1.03949095643e-05	0.0	0.0	False
uniform	0.5017994859	0.0	3.7243407087e-05	0.0	0.0	False
cutting	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
forward	0.2792143985	0.0	0.000237801526804	0.0	0.0	False
cut	0.4566722815	0.0	6.14750365465e-05	0.0	0.0	False
thirty	0.2819122015	0.0	0.00193680366471	0.0	0.0	False
ninety	0.3751404411	0.0	0.000290175340122	0.0	0.0	False
pass	0.3943889627	0.0	0.00010487259371	0.0	0.0	False
couple	0.4588191049	0.0	0.000117060047872	0.0	0.0	False
backward	0.0000000000	0.0	1.79928689678e-05	0.0	0.0	False
passing	0.4588191049	0.0	9.2640254583e-05	0.0	0.0	False
deliberately	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
turning	0.3005543010	0.0	4.6911194628e-05	0.0	0.0	False
multiplexing	0.4106399888	0.0	5.02033466505e-05	0.0	0.0	False
expecting	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
spirit	0.0000000000	0.0	4.20516977341e-05	0.0	0.0	False
loop	0.2023259660	0.0	0.000266676024006	0.0	0.0	False
turn	0.4761385485	0.0	5.99492419799e-05	0.0	0.0	False
pumped	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
missing	0.2386774919	0.0	5.71328514663e-05	0.0	0.0	False
removed	0.4239791486	0.0	6.04204171955e-05	0.0	0.0	False
computing	0.2558829990	0.0	0.000156495896055	0.0	0.0	False
choices	0.4354789470	0.0	0.000129358043101	0.0	0.0	False
peculiar	0.5012840267	0.0	5.12047825165e-05	0.0	0.0	False
consequence	0.3861370470	0.0	8.85426556258e-05	0.0	0.0	False
experiencing	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
idling	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
homogenous	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
fashion	0.4388771118	0.0	1.81346359933e-05	0.0	0.0	False
slight	0.5010266940	0.0	2.521216605e-05	0.0	0.0	False
day	0.4019769357	0.0	2.3244108863e-05	0.0	0.0	False
delayed	0.4184530955	0.0	5.71328514663e-05	0.0	0.0	False
amount	0.4153584263	0.0	5.83139627271e-05	0.0	0.0	False
experience	0.4297035515	0.0	3.7818249075e-05	0.0	0.0	False
feeding	0.4566722815	0.0	9.84815808338e-05	0.0	0.0	False
position	0.2793324034	0.0	0.000448690456324	0.0	0.0	False
consistent	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
mismatch	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
multiplex	0.3584545321	0.0	8.05409735549e-05	0.0	0.0	False
logically	0.4566722815	0.0	7.59570714139e-05	0.0	0.0	False
consequences	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
length	0.4193520667	0.0	2.74282274193e-05	0.0	0.0	False
increase	0.3743561644	0.0	0.000122888184141	0.0	0.0	False
early	0.4493554328	0.0	0.000101510851495	0.0	0.0	False
argument	0.4460694698	0.0	4.57062811731e-05	0.0	0.0	False
positioning	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
unit	0.3922524438	0.0	0.000185774308858	0.0	0.0	False
allowing	0.5015416238	0.0	2.59595652355e-05	0.0	0.0	False
positioned	0.2617089739	0.0	0.000128102100136	0.0	0.0	False
solution	0.4137736116	0.0	8.89730377569e-05	0.0	0.0	False
saving	0.4211616467	0.0	0.000170207951449	0.0	0.0	False
reach	0.4383940294	0.0	4.89429718637e-05	0.0	0.0	False
correction	0.3624061391	0.0	9.57687610808e-05	0.0	0.0	False
thi	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
share	0.4402629205	0.0	5.40825982716e-05	0.0	0.0	False
implications	0.5012840267	0.0	3.7978535707e-05	0.0	0.0	False
influence	0.4211616467	0.0	0.00018460784825	0.0	0.0	False
repositioning	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
dictated	0.0000000000	0.0	2.15497103377e-05	0.0	0.0	False
longest	0.4013157895	0.0	5.44665444636e-05	0.0	0.0	False
storage	0.4188215978	0.0	0.000162215595946	0.0	0.0	False
element	0.2663177706	0.0	0.000125394337978	0.0	0.0	False
neglecting	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
treating	0.5010266940	0.0	3.79582448854e-05	0.0	0.0	False
real	0.3147124285	0.0	9.10752234963e-05	0.0	0.0	False
life	0.5025746653	0.0	5.19745478217e-05	0.0	0.0	False
combined	0.4641724794	0.0	4.63565128042e-05	0.0	0.0	False
delays	0.2896780185	0.0	0.000195394286888	0.0	0.0	False
critical	0.5017994859	0.0	3.31734519765e-05	0.0	0.0	False
lumped	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
achieves	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
balance	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
slack	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
room	0.3763012466	0.0	4.57019053908e-05	0.0	0.0	False
side	0.2973397838	0.0	0.000141181649607	0.0	0.0	False
trade	0.5017994859	0.0	7.47262250792e-05	0.0	0.0	False
cost	0.2718355574	0.0	0.000281640616457	0.0	0.0	False
universal	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
optimize	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
multi-cycle	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
vision	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
purely	0.5010266940	0.0	2.58587217143e-05	0.0	0.0	False
sig	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
organized	0.4365252269	0.0	0.000150318115157	0.0	0.0	False
determined	0.3971461899	0.0	6.34442821843e-05	0.0	0.0	False
questions	0.4588191049	0.0	0.000101559789757	0.0	0.0	False
students	0.5010266940	0.0	3.68850219279e-05	0.0	0.0	False
asked	0.4518750965	0.0	4.78843805404e-05	0.0	0.0	False
theory	0.0000000000	0.0	9.92377972936e-06	0.0	0.0	False
machines	0.3059254244	0.0	0.000132778271128	0.0	0.0	False
mealy	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
moore	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
suit	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
flight	0.5012840267	0.0	5.12047825165e-05	0.0	0.0	False
maintain	0.4566722815	0.0	3.36789629758e-05	0.0	0.0	False
fortunately	0.5010266940	0.0	3.42797108798e-05	0.0	0.0	False
turns	0.5015416238	0.0	3.1184728693e-05	0.0	0.0	False
reconstruct	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
superimpose	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
goint	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
lsb	0.4073860587	0.0	0.000354351378178	0.0	0.0	False
connect	0.3638194767	0.0	0.000147667750231	0.0	0.0	False
gated	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
havnt	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mixing	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
found	0.4515926042	0.0	5.85203052214e-05	0.0	0.0	False
ing	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
sitting	0.4292168073	0.0	0.000156389130746	0.0	0.0	False
ignoring	0.5012840267	0.0	5.12047825165e-05	0.0	0.0	False
identity	0.2758549809	0.0	6.59738528819e-05	0.0	0.0	False
places	0.4698115803	0.0	3.71779159158e-05	0.0	0.0	False
solved	0.0000000000	0.0	1.19952459785e-05	0.0	0.0	False
synchronizing	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
cur	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
applicable	0.3946043298	0.0	8.6003856818e-05	0.0	0.0	False
extend	0.4822247841	0.0	0.000109146550426	0.0	0.0	False
passed	0.3489290266	0.0	0.000173708699437	0.0	0.0	False
extended	0.3941487930	0.0	7.11301587234e-05	0.0	0.0	False
walls	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
units	0.5062240664	0.0	0.000103838260942	0.0	0.0	False
inserting	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
sequential	0.3694131133	0.0	0.000220606452938	0.0	0.0	False
portions	0.4460694698	0.0	5.30633491843e-05	0.0	0.0	False
remembering	0.3130010904	0.0	5.85545406795e-05	0.0	0.0	False
timed	0.5012840267	0.0	5.33758750566e-05	0.0	0.0	False
focus	0.4669330782	0.0	0.000199002081383	0.0	0.0	False
tension	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
enables	0.0000000000	0.0	4.52767135667e-06	0.0	0.0	False
root	0.0000000000	0.0	8.08451272656e-06	0.0	0.0	False
irrelevant	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
modified	0.4184530955	0.0	4.22961881229e-05	0.0	0.0	False
remove	0.4402629205	0.0	4.71505481661e-05	0.0	0.0	False
tapping	0.5012840267	0.0	4.68436325436e-05	0.0	0.0	False
applying	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
datas	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
remaining	0.3723927421	0.0	0.000152266277242	0.0	0.0	False
interesting	0.5036119711	0.0	6.20230940512e-05	0.0	0.0	False
suggested	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
delaying	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
giving	0.4698115803	0.0	3.5374716129e-05	0.0	0.0	False
stay	0.5010266940	0.0	2.34120095744e-05	0.0	0.0	False
internally	0.5020576132	0.0	4.91800292372e-05	0.0	0.0	False
pull	0.5012840267	0.0	4.74478061068e-05	0.0	0.0	False
added	0.3970184041	0.0	0.000177738312635	0.0	0.0	False
series	0.4180468304	0.0	0.000106221757908	0.0	0.0	False
bothering	0.5010266940	0.0	4.68436325436e-05	0.0	0.0	False
hazard	0.3628564075	0.0	0.000145087670061	0.0	0.0	False
suffer	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
reduced	0.4668367347	0.0	0.0001111683055	0.0	0.0	False
consecutive	0.4297035515	0.0	3.7818249075e-05	0.0	0.0	False
dependence	0.5010266940	0.0	4.09638260132e-05	0.0	0.0	False
computed	0.5030927835	0.0	5.95426783762e-05	0.0	0.0	False
gap	0.3833464258	0.0	0.000121531314262	0.0	0.0	False
deep	0.5023160062	0.0	6.64588253699e-05	0.0	0.0	False
opportunities	0.5017994859	0.0	7.8124130033e-05	0.0	0.0	False
extent	0.5020576132	0.0	3.96951189175e-05	0.0	0.0	False
matches	0.3843101620	0.0	9.08897016308e-05	0.0	0.0	False
sharing	0.3517660385	0.0	5.40825982716e-05	0.0	0.0	False
half	0.2825024570	0.0	0.000283014052994	0.0	0.0	False
bubbles	0.4297035515	0.0	0.000118383106348	0.0	0.0	False
absence	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
valid	0.3464343337	0.0	9.73699447491e-05	0.0	0.0	False
computation	0.3370006026	0.0	0.000236232649187	0.0	0.0	False
wrong	0.4211616467	0.0	9.65760683421e-05	0.0	0.0	False
detect	0.4239791486	0.0	7.93902378349e-05	0.0	0.0	False
dependency	0.4460694698	0.0	9.36872650872e-05	0.0	0.0	False
close	0.3965089727	0.0	7.51292062579e-05	0.0	0.0	False
match	0.3332782569	0.0	0.000153818585805	0.0	0.0	False
reached	0.3910704064	0.0	5.05125299738e-05	0.0	0.0	False
forwarding	0.3070285817	0.0	0.000190632905623	0.0	0.0	False
enable	0.4518750965	0.0	5.39786069034e-05	0.0	0.0	False
halt	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
disable	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
whats	0.5025746653	0.0	0.000111605900047	0.0	0.0	False
decision	0.4857332449	0.0	0.000124738914772	0.0	0.0	False
tendency	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
realize	0.5025746653	0.0	6.63291864804e-05	0.0	0.0	False
mistake	0.4607132129	0.0	9.42692049195e-05	0.0	0.0	False
nullify	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
flush	0.3436712804	0.0	0.000107951316608	0.0	0.0	False
detecting	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
freeze	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
prediction	0.2872457125	1	0.000407424725224	0.0	0.0	False
statically	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
heuristic	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
predict	0.2811291252	0.0	0.000123959717876	0.0	0.0	False
inline	0.4297035515	0.0	6.69635400282e-05	0.0	0.0	False
loops	0.4281695956	0.0	0.000107151705713	0.0	0.0	False
iterated	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
static	0.4297035515	0.0	2.26576564483e-05	0.0	0.0	False
dynamic	0.3365517241	0.0	8.38980749683e-05	0.0	0.0	False
track	0.2744380249	0.0	0.000120874275168	0.0	0.0	False
happened	0.4564002855	0.0	8.03627574334e-05	0.0	0.0	False
encountered	0.3861370470	0.0	6.80831805795e-05	0.0	0.0	False
sophisticated	0.4518750965	0.0	4.26515811127e-05	0.0	0.0	False
light	0.4566722815	0.0	4.42590657951e-05	0.0	0.0	False
suitable	0.5051759834	0.0	8.85181315901e-05	0.0	0.0	False
moving	0.4137736116	0.0	8.28369661874e-05	0.0	0.0	False
smoothly	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
insert	0.2863849765	0.0	3.23380509062e-05	0.0	0.0	False
suitably	0.4006568144	0.0	3.42797108798e-05	0.0	0.0	False
introduction	0.5017994859	0.0	3.16936994967e-05	0.0	0.0	False
flowing	0.3356258597	0.0	0.000119978988079	0.0	0.0	False
held	0.4460694698	0.0	4.15796382574e-05	0.0	0.0	False
including	0.4607132129	0.0	3.61994718946e-05	0.0	0.0	False
blindly	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
flushed	0.4006568144	0.0	4.46423600188e-05	0.0	0.0	False
predictions	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
fairly	0.5020576132	0.0	2.63268886506e-05	0.0	0.0	False
straight	0.4762303081	0.0	0.000194544534624	0.0	0.0	False
software	0.2761519806	0.0	0.000131085483696	0.0	0.0	False
solutions	0.5017994859	0.0	3.81311340065e-05	0.0	0.0	False
unlike	0.5036119711	0.0	4.71505481661e-05	0.0	0.0	False
introducing	0.5041322314	0.0	0.000121531314262	0.0	0.0	False
interacting	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
compiler	0.2630715323	0.0	0.000289445400808	0.0	0.0	False
whichever	0.5012840267	0.0	3.909266219e-05	0.0	0.0	False
analysis	0.4175579704	0.0	2.59872739109e-05	0.0	0.0	False
rearrange	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
minimized	0.0000000000	0.0	3.42797108798e-05	0.0	0.0	False
dependent	0.4721514497	0.0	7.61698423179e-05	0.0	0.0	False
meaning	0.4877373722	0.0	7.07591834175e-05	0.0	0.0	False
rearrangement	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
order	0.3006328523	0.0	4.15519930452e-05	0.0	0.0	False
independent	0.4251039398	0.0	3.21850006085e-05	0.0	0.0	False
reordered	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
reordering	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
worst	0.0000000000	0.0	8.85181315901e-06	0.0	0.0	False
ops	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
construction	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
extra	0.4220723058	0.0	0.000105792779965	0.0	0.0	False
positions	0.4742468416	0.0	8.92503940454e-05	0.0	0.0	False
slots	0.3066114522	0.0	5.45807885115e-05	0.0	0.0	False
filled	0.3898743916	0.0	0.000154258698959	0.0	0.0	False
tagged	0.5012840267	0.0	3.909266219e-05	0.0	0.0	False
transformation	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
programmer	0.3663178346	0.0	0.000194251694986	0.0	0.0	False
simplifies	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
learnt	0.4641724794	0.0	9.96473691767e-05	0.0	0.0	False
inter	0.3344756683	0.0	6.14750365465e-05	0.0	0.0	False
carefully	0.4566722815	0.0	5.85300239361e-05	0.0	0.0	False
con	0.5017994859	0.0	7.47262250792e-05	0.0	0.0	False
fed	0.3135037903	0.0	6.63291864804e-05	0.0	0.0	False
detection	0.3771737730	0.0	5.92751322695e-05	0.0	0.0	False
stalling	0.4297035515	0.0	8.41033954681e-05	0.0	0.0	False
flushing	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
minimize	0.5010266940	0.0	2.45900146186e-05	0.0	0.0	False
face	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
therf	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
correcst	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
techniques	0.4588191049	0.0	6.14440920707e-05	0.0	0.0	False
improve	0.3063677130	0.0	0.000247850768452	0.0	0.0	False
examine	0.5015416238	0.0	3.51180143617e-05	0.0	0.0	False
stall	0.3658170915	0.0	0.000170802800181	0.0	0.0	False
stalls	0.3517660385	0.0	0.000183366387073	0.0	0.0	False
detected	0.2904211865	0.0	4.98043849234e-05	0.0	0.0	False
technique	0.4441882339	0.0	4.18278143252e-05	0.0	0.0	False
bypass	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
spite	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
recollect	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
issue	0.4714325145	0.0	0.000175894903293	0.0	0.0	False
begin	0.4768103380	0.0	0.000140357812057	0.0	0.0	False
waste	0.0000000000	0.0	2.15497103377e-05	0.0	0.0	False
middle	0.4460694698	0.0	3.46127536473e-05	0.0	0.0	False
forwarded	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
axis	0.4106399888	0.0	9.60765751018e-05	0.0	0.0	False
expect	0.4564002855	0.0	7.5081834208e-05	0.0	0.0	False
prolong	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fruitful	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
stuck	0.3340177960	0.0	5.90889485003e-05	0.0	0.0	False
stays	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
proceeds	0.5012840267	0.0	3.31645932402e-05	0.0	0.0	False
views	0.0000000000	0.0	1.79928689678e-05	0.0	0.0	False
shot	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
snap	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
shots	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
emerge	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
throw	0.5023160062	0.0	6.12748625215e-05	0.0	0.0	False
minus	0.1520864751	0.0	0.00113263643177	0.0	0.0	False
tower	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
trace	0.0000000000	0.0	1.98987559441e-05	0.0	0.0	False
shaded	0.3577974925	0.0	6.17310189734e-05	0.0	0.0	False
ins	0.4388771118	0.0	8.19763569513e-05	0.0	0.0	False
queue	0.3340177960	0.0	1.88458824957e-05	0.0	0.0	False
null	0.4175579704	0.0	2.48094493234e-05	0.0	0.0	False
utilizing	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
spent	0.4211616467	0.0	0.000153687591366	0.0	0.0	False
culminate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
stopping	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
fluid	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
air	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
bubble	0.4175579704	0.0	7.00861628901e-05	0.0	0.0	False
instant	0.2373604994	0.0	5.96962678323e-05	0.0	0.0	False
background	0.4112937210	0.0	0.00106267103727	0.0	0.0	False
accurately	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
nop	0.2811291252	0.0	0.000236234252119	0.0	0.0	False
nops	0.4388771118	0.0	0.000138113624073	0.0	0.0	False
profile	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
persists	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
re-rooted	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
wires	0.2005754213	0.0	7.80940947897e-05	0.0	0.0	False
sake	0.5015416238	0.0	4.6911194628e-05	0.0	0.0	False
clarity	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
prevent	0.0000000000	0.0	1.63419145742e-05	0.0	0.0	False
explicitly	0.4671747855	0.0	6.75669121683e-05	0.0	0.0	False
turned	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
land	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
assuming	0.4393044469	0.0	0.000150333753451	0.0	0.0	False
illustrated	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
achieve	0.5043927649	0.0	7.69704130634e-05	0.0	0.0	False
desired	0.4518750965	0.0	4.26515811127e-05	0.0	0.0	False
figure	0.3959665700	0.0	0.000132102799931	0.0	0.0	False
stating	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
waiting	0.5046535677	0.0	7.78786957064e-05	0.0	0.0	False
tow	0.2101133809	0.0	0.000303729752724	0.0	0.0	False
occasion	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
precisely	0.5012840267	0.0	3.15152075625e-05	0.0	0.0	False
notation	0.4019769357	0.0	7.56364981501e-05	0.0	0.0	False
dot	0.2950066497	0.0	5.99762298926e-05	0.0	0.0	False
active	0.3511831689	0.0	0.000137436716352	0.0	0.0	False
satisfied	0.3758664955	0.0	3.51180143617e-05	0.0	0.0	False
specification	0.3971461899	0.0	6.06338454492e-05	0.0	0.0	False
matching	0.3833464258	0.0	9.59619678282e-05	0.0	0.0	False
setting	0.3946043298	0.0	4.24934700705e-05	0.0	0.0	False
intends	0.2226277372	0.0	0.000104780792613	0.0	0.0	False
cache	0.1642072174	1	0.00206966933669	0.0	0.0	False
haven	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
hat	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
reads	0.4175579704	0.0	2.78907481392e-05	0.0	0.0	False
refined	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
omitting	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
multiplexed	0.3337893297	0.0	3.42797108798e-05	0.0	0.0	False
bates	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
separated	0.0000000000	0.0	7.55255214944e-06	0.0	0.0	False
conflict	0.1909880763	0.0	0.000307228695099	0.0	0.0	False
scenarios	0.5010266940	0.0	3.66387363433e-05	0.0	0.0	False
leading	0.4566722815	0.0	4.96188986468e-05	0.0	0.0	False
solid	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
dotted	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
tap	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
dma	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
strictly	0.4721514497	0.0	7.79618217326e-05	0.0	0.0	False
speaking	0.4846391330	0.0	0.000159190047553	0.0	0.0	False
NNP	0.2398679883	0.0	0.0	0.0	0.0	False
send	0.4099047750	0.0	0.000100371667052	0.0	0.0	False
augmented	0.5010266940	0.0	3.2216389422e-05	0.0	0.0	False
copy	0.3861370470	0.0	2.92590914622e-05	0.0	0.0	False
proper	0.0000000000	0.0	3.29086108133e-06	0.0	0.0	False
symbolically	0.0000000000	0.0	4.20516977341e-05	0.0	0.0	False
energize	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
equal	0.3082884097	0.0	0.000273677604153	0.0	0.0	False
intending	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
digit	0.4006568144	0.0	3.32157897256e-05	0.0	0.0	False
picking	0.4641724794	0.0	9.3822389256e-05	0.0	0.0	False
writes	0.5015416238	0.0	3.97975118882e-05	0.0	0.0	False
overwrite	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
latest	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
freshly	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
specifically	0.5023160062	0.0	2.33159605628e-05	0.0	0.0	False
referring	0.4151071793	0.0	0.000207498982342	0.0	0.0	False
shortcoming	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
analyzed	0.5012840267	0.0	4.1519737157e-05	0.0	0.0	False
effects	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
slabs	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
inserted	0.0000000000	0.0	9.47812913615e-06	0.0	0.0	False
activated	0.4175579704	0.0	5.85545406795e-05	0.0	0.0	False
develop	0.5025746653	0.0	4.84897145669e-05	0.0	0.0	False
developed	0.4441882339	0.0	5.28963899823e-05	0.0	0.0	False
mips	0.2932692308	1	0.000982131920414	0.0	0.0	False
worked	0.5017994859	0.0	5.31699499897e-05	0.0	0.0	False
eliminating	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
speed	0.4097374806	0.0	0.000144946493596	0.0	0.0	False
scheduling	0.4297035515	0.0	2.6555439477e-05	0.0	0.0	False
parallel	0.4294694493	0.0	0.000121144637765	0.0	0.0	False
instants	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
guide	0.0000000000	0.0	1.84425109639e-05	0.0	0.0	False
continue	0.4911762732	0.0	8.16452116356e-05	0.0	0.0	False
assume	0.3856691254	0.0	0.000205678265279	0.0	0.0	False
continues	0.5015416238	0.0	2.77920763749e-05	0.0	0.0	False
broken	0.5025746653	0.0	4.42590657951e-05	0.0	0.0	False
entered	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
intended	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
expected	0.5025746653	0.0	3.29086108133e-05	0.0	0.0	False
tested	0.3472623048	0.0	5.67273736126e-05	0.0	0.0	False
outcome	0.3767370046	0.0	0.00010991620903	0.0	0.0	False
latching	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
shifts	0.5012840267	0.0	5.33758750566e-05	0.0	0.0	False
prove	0.5010266940	0.0	2.45900146186e-05	0.0	0.0	False
trapping	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
ultimately	0.5064867670	0.0	0.000153687591366	0.0	0.0	False
undergo	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
account	0.4493554328	0.0	0.000121871747709	0.0	0.0	False
redistributed	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
borne	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
anticipation	0.3971461899	0.0	0.00021025848867	0.0	0.0	False
loading	0.4402629205	0.0	9.78812171409e-05	0.0	0.0	False
realized	0.5015416238	0.0	5.49581045149e-05	0.0	0.0	False
acts	0.5010266940	0.0	1.81106854267e-05	0.0	0.0	False
evaluated	0.4006568144	0.0	3.32157897256e-05	0.0	0.0	False
evaluation	0.4084602260	0.0	8.62279424245e-05	0.0	0.0	False
earliest	0.0000000000	0.0	1.93940412858e-05	0.0	0.0	False
predicting	0.3340177960	0.0	7.4077222768e-05	0.0	0.0	False
factor	0.3462805589	0.0	0.000291816801937	0.0	0.0	False
architectures	0.4588191049	1	0.000129293608572	0.0	0.0	False
flags	0.5010266940	0.0	2.87329471169e-05	0.0	0.0	False
test	0.3167041235	0.0	0.000111641569292	0.0	0.0	False
flag	0.3223841157	0.0	5.39786069034e-05	0.0	0.0	False
trivial	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
preceding	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
previously	0.0000000000	0.0	3.21523943534e-06	0.0	0.0	False
rid	0.5010266940	0.0	4.09638260132e-05	0.0	0.0	False
decisions	0.5012840267	0.0	3.59161838961e-05	0.0	0.0	False
events	0.3963671269	0.0	0.000122719291812	0.0	0.0	False
rare	0.5010266940	0.0	3.1274129752e-05	0.0	0.0	False
event	0.2460998739	0.0	0.000111526343504	0.0	0.0	False
probabilistic	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
average	0.3408779208	0.0	0.00016201869487	0.0	0.0	False
improved	0.4641724794	0.0	6.6937795534e-05	0.0	0.0	False
dynamically	0.4460694698	0.0	3.46127536473e-05	0.0	0.0	False
distinguish	0.4111834546	0.0	9.518507253e-05	0.0	0.0	False
predication	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
elimination	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
testing	0.3517660385	0.0	7.99859920529e-05	0.0	0.0	False
predicated	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
processors	0.3487374940	0.0	0.000237599601378	0.0	0.0	False
feature	0.4508818174	0.0	7.02928399247e-05	0.0	0.0	False
attach	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
fused	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
attached	0.5015416238	0.0	3.04679369272e-05	0.0	0.0	False
specifies	0.3767370046	0.0	5.19191304709e-05	0.0	0.0	False
removing	0.0000000000	0.0	1.11562992557e-05	0.0	0.0	False
explicit	0.5010266940	0.0	2.07898191287e-05	0.0	0.0	False
preparation	0.5010266940	0.0	4.46423600188e-05	0.0	0.0	False
saved	0.3624061391	0.0	0.00013291765074	0.0	0.0	False
virtual	0.2103944033	0.0	0.000362682232538	0.0	0.0	False
involved	0.4631738800	0.0	0.000189912521895	0.0	0.0	False
page	0.1199421647	0.0	0.00105354705374	0.0	0.0	False
translation	0.2776261865	1	0.000137105716172	0.0	0.0	False
advantageous	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
omit	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
stretch	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
horizontally	0.5012840267	0.0	5.85545406795e-05	0.0	0.0	False
thrown	0.4180468304	0.0	0.000199294738353	0.0	0.0	False
quality	0.4175579704	0.0	1.80401892763e-05	0.0	0.0	False
comparator	0.3758664955	0.0	0.000101243250908	0.0	0.0	False
motivation	0.5017994859	0.0	5.16901975099e-05	0.0	0.0	False
implication	0.4566722815	0.0	6.80831805795e-05	0.0	0.0	False
adverse	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
equality	0.4039735099	0.0	0.000159190047553	0.0	0.0	False
simpler	0.4822247841	0.0	6.29235562262e-05	0.0	0.0	False
greater	0.2317435625	0.0	8.68944347886e-05	0.0	0.0	False
proprigated	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
afford	0.5012840267	0.0	5.85545406795e-05	0.0	0.0	False
inequality	0.5017994859	0.0	7.47262250792e-05	0.0	0.0	False
fast	0.4416860615	0.0	0.000110409517099	0.0	0.0	False
bna	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
speeded	0.2950066497	0.0	0.000168738751513	0.0	0.0	False
marginally	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
losing	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
occurs	0.4132486512	0.0	0.000117064558316	0.0	0.0	False
speeding	0.3066114522	0.0	0.000108329738917	0.0	0.0	False
evaluate	0.5012840267	0.0	2.59872739109e-05	0.0	0.0	False
statement	0.4080267559	0.0	0.00021732822512	0.0	0.0	False
role	0.4508818174	0.0	7.69704130634e-05	0.0	0.0	False
generator	0.0000000000	0.0	1.19952459785e-05	0.0	0.0	False
treat	0.0000000000	0.0	1.79928689678e-05	0.0	0.0	False
undo	0.4006568144	0.0	4.68436325436e-05	0.0	0.0	False
guess	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
criteria	0.3758664955	0.0	3.87880825715e-05	0.0	0.0	False
created	0.4566722815	0.0	3.36789629758e-05	0.0	0.0	False
equally	0.5017994859	0.0	5.99894940397e-05	0.0	0.0	False
exception	0.2571039159	0.0	0.000134619055053	0.0	0.0	False
occasionally	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
executing	0.5054375971	0.0	0.000135758289	0.0	0.0	False
record	0.2016477761	0.0	0.000303267743422	0.0	0.0	False
inside	0.4331360947	0.0	5.61794930126e-05	0.0	0.0	False
occurrences	0.5012840267	0.0	4.02704867775e-05	0.0	0.0	False
minded	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
intelligent	0.5010266940	0.0	3.03828285656e-05	0.0	0.0	False
flexibility	0.3498207885	0.0	8.63258212936e-05	0.0	0.0	False
selectively	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
bypassing	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
nullification	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
annulment	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
slot	0.2504490634	0.0	3.09813460565e-05	0.0	0.0	False
poorly	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
strict	0.0000000000	0.0	1.08946097161e-05	0.0	0.0	False
outer	0.4006568144	0.0	2.28531405865e-05	0.0	0.0	False
iterations	0.4297035515	0.0	5.90889485003e-05	0.0	0.0	False
strategy	0.3130010904	0.0	2.31600636458e-05	0.0	0.0	False
vice	0.5017994859	0.0	3.63821834752e-05	0.0	0.0	False
versa	0.5020576132	0.0	4.25638938137e-05	0.0	0.0	False
instance	0.4006568144	0.0	1.25639216638e-05	0.0	0.0	False
mispredictions	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
enter	0.4566722815	0.0	4.22961881229e-05	0.0	0.0	False
bra	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
iterate	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
entering	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
exiting	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
chosen	0.5012840267	0.0	2.21295328975e-05	0.0	0.0	False
policy	0.3542785091	0.0	0.000113954836796	0.0	0.0	False
commonly	0.5038719670	0.0	5.05184444637e-05	0.0	0.0	False
represented	0.4002924446	0.0	9.95116667359e-05	0.0	0.0	False
remembers	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
summary	0.4671747855	0.0	8.40408455716e-05	0.0	0.0	False
outcomes	0.5017994859	0.0	8.19763569513e-05	0.0	0.0	False
arcs	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
transiting	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
arc	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
depict	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
comfortably	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
continuously	0.4477064220	0.0	8.31592765148e-05	0.0	0.0	False
depicted	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
mechanism	0.4330037168	0.0	0.000119170465099	0.0	0.0	False
avoid	0.5017994859	0.0	1.76873580645e-05	0.0	0.0	False
double	0.3332782569	0.0	0.000111849173513	0.0	0.0	False
mistakes	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
history	0.2101262742	0.0	9.95116667359e-05	0.0	0.0	False
buffer	0.2385091780	0.0	0.00012919544915	0.0	0.0	False
assumption	0.4537658849	0.0	0.000102839132639	0.0	0.0	False
constant	0.2394034537	0.0	0.000368164294166	0.0	0.0	False
obtained	0.5030927835	0.0	7.02360287233e-05	0.0	0.0	False
bound	0.3763012466	0.0	4.67770930396e-05	0.0	0.0	False
bne	0.4441882339	1	0.00029595776587	0.0	0.0	False
organizations	0.5012840267	0.0	2.85664257332e-05	0.0	0.0	False
associative	0.2612776512	0.0	0.000464988499846	0.0	0.0	False
contrantive	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
decibel	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
carries	0.2969565897	0.0	0.000196858008888	0.0	0.0	False
statistics	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
search	0.5012840267	0.0	2.06743646837e-05	0.0	0.0	False
variation	0.4319858365	0.0	8.53031622253e-05	0.0	0.0	False
assumed	0.4698115803	0.0	8.39667218497e-05	0.0	0.0	False
due	0.4308416716	0.0	3.26580846542e-05	0.0	0.0	False
anticipated	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
predicted	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
probability	0.3189095832	0.0	3.63821834752e-05	0.0	0.0	False
percent	0.2531759400	0.0	0.000434209671144	0.0	0.0	False
coupling	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
correlation	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
left	0.3104963831	0.0	0.000259002754839	0.0	0.0	False
varies	0.4388771118	0.0	4.30325255825e-05	0.0	0.0	False
hundred	0.2731945646	0.0	0.00077405481889	0.0	0.0	False
accuracy	0.4607132129	0.0	9.73969211884e-05	0.0	0.0	False
recently	0.3108051834	0.0	7.0814963155e-05	0.0	0.0	False
recent	0.5015416238	0.0	3.26838291484e-05	0.0	0.0	False
string	0.3186309043	0.0	5.9678627903e-05	0.0	0.0	False
incurring	0.4006568144	0.0	4.93848151787e-05	0.0	0.0	False
powerful	0.5017994859	0.0	3.63821834752e-05	0.0	0.0	False
method	0.3889813621	0.0	4.29550124424e-05	0.0	0.0	False
push	0.2736448598	0.0	5.55841527498e-05	0.0	0.0	False
striking	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
causing	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
built	0.5041322314	0.0	5.64228159811e-05	0.0	0.0	False
producing	0.5012840267	0.0	3.909266219e-05	0.0	0.0	False
pushed	0.5015416238	0.0	2.97713391881e-05	0.0	0.0	False
expensive	0.4281695956	0.0	5.72542370589e-05	0.0	0.0	False
busy	0.4319858365	0.0	0.000101089247807	0.0	0.0	False
nicely	0.5025746653	0.0	0.000106751750113	0.0	0.0	False
speculative	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
stuff	0.5015416238	0.0	3.7818249075e-05	0.0	0.0	False
super	0.2767152946	0.0	0.000167105557111	0.0	0.0	False
scalar	0.2245591241	0.0	0.000238292953826	0.0	0.0	False
execute	0.4655478947	0.0	0.00014941315477	0.0	0.0	False
necessarily	0.4715904007	0.0	0.000104302153809	0.0	0.0	False
window	0.1986821664	0.0	7.339781194e-05	0.0	0.0	False
stream	0.4297035515	0.0	2.06783936351e-05	0.0	0.0	False
parallelism	0.4460694698	0.0	7.59164897708e-05	0.0	0.0	False
capable	0.4778587749	0.0	0.000113454747225	0.0	0.0	False
finds	0.0000000000	0.0	1.24046188102e-05	0.0	0.0	False
consistently	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
ilp	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rely	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
query	0.0000000000	0.0	1.14265702933e-05	0.0	0.0	False
whe	0.5020576132	0.0	0.000118117126059	0.0	0.0	False
coded	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
vliw	0.2314258615	0.0	0.000236766212696	0.0	0.0	False
driven	0.5030927835	0.0	9.11484856967e-05	0.0	0.0	False
functional	0.4175579704	0.0	2.59872739109e-05	0.0	0.0	False
ports	0.3450869467	1	4.54836023042e-05	0.0	0.0	False
assign	0.5020576132	0.0	3.16134038771e-05	0.0	0.0	False
operational	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
timing	0.4671747855	0.0	8.62279424245e-05	0.0	0.0	False
top	0.3571727311	0.0	0.000124395427214	0.0	0.0	False
overlapping	0.4297035515	0.0	5.31255933755e-05	0.0	0.0	False
biw	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
scale	0.2168204193	0.0	7.01346723956e-05	0.0	0.0	False
perspective	0.3861370470	0.0	8.85426556258e-05	0.0	0.0	False
modern	0.4641724794	0.0	5.68687748169e-05	0.0	0.0	False
pentium	0.2518059856	0.0	0.000247311470317	0.0	0.0	False
ibm	0.3861370470	0.0	6.30304151251e-05	0.0	0.0	False
risc	0.2216399399	1	0.000321001298661	0.0	0.0	False
desktop	0.4175579704	0.0	2.42448572835e-05	0.0	0.0	False
specialized	0.5010266940	0.0	2.34120095744e-05	0.0	0.0	False
applications	0.5028335909	0.0	1.72619040681e-05	0.0	0.0	False
compatibility	0.3056823266	0.0	0.000119978988079	0.0	0.0	False
intel	0.3971461899	0.0	0.000100565314909	0.0	0.0	False
eighty	0.2672020442	0.0	0.000604963985939	0.0	0.0	False
version	0.3328042141	0.0	6.27237603505e-05	0.0	0.0	False
exists	0.0000000000	0.0	9.69794291339e-06	0.0	0.0	False
older	0.0000000000	0.0	4.96188986468e-06	0.0	0.0	False
user	0.2182626134	0.0	6.78920405015e-05	0.0	0.0	False
faster	0.3039003605	0.0	0.000211927592581	0.0	0.0	False
architecturally	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
fundamentally	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
regenerate	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
pack	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
appropriately	0.5012840267	0.0	3.7978535707e-05	0.0	0.0	False
object	0.5012840267	0.0	1.72319946959e-05	0.0	0.0	False
commercial	0.5020576132	0.0	4.91800292372e-05	0.0	0.0	False
major	0.5051759834	0.0	5.05353087557e-05	0.0	0.0	False
specialize	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
impossible	0.5010266940	0.0	2.521216605e-05	0.0	0.0	False
features	0.3356258597	0.0	6.89279787838e-05	0.0	0.0	False
specially	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
density	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
poor	0.5012840267	0.0	3.31645932402e-05	0.0	0.0	False
packed	0.5012840267	0.0	4.1519737157e-05	0.0	0.0	False
scalars	0.5010266940	0.0	7.89220708986e-05	0.0	0.0	False
higher	0.4041044104	0.0	7.92519862617e-05	0.0	0.0	False
vlwi	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
conclude	0.5015416238	0.0	3.68850219279e-05	0.0	0.0	False
exceptional	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
cycle-design	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
processing	0.4641724794	0.0	3.68164294166e-05	0.0	0.0	False
exceptions	0.2447503531	1	0.000148552116322	0.0	0.0	False
overflow	0.2527262773	1	0.000399929960264	0.0	0.0	False
fault	0.3411962511	0.0	0.00011439340202	0.0	0.0	False
illegal	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
knowing	0.5010266940	0.0	2.34120095744e-05	0.0	0.0	False
precise	0.3763012466	0.0	5.81821238573e-05	0.0	0.0	False
interrupt	0.2571039159	0.0	0.000160804856731	0.0	0.0	False
imprecise	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
interrupts	0.2506420134	0.0	8.35527785553e-05	0.0	0.0	False
model	0.5010266940	0.0	1.44321514211e-05	0.0	0.0	False
inconsistent	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
insist	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
status	0.3680022226	0.0	7.85625857982e-05	0.0	0.0	False
naturally	0.5030927835	0.0	3.26580846542e-05	0.0	0.0	False
resume	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
executed	0.3828157445	0.0	0.000137436716352	0.0	0.0	False
partially	0.0000000000	0.0	1.93940412858e-05	0.0	0.0	False
restart	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
realizing	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
complexities	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
pipelining	0.3647234679	1	8.19276520264e-05	0.0	0.0	False
wrongly	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
dyna	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
led	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
superscalar	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
lies	0.4193520667	0.0	8.17095728711e-05	0.0	0.0	False
slightly	0.5054375971	0.0	6.59605887349e-05	0.0	0.0	False
cross	0.3013896037	0.0	8.31592765148e-05	0.0	0.0	False
barrier	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
engineering,iit	0.5025746653	0.0	0.000197305177247	0.0	0.0	False
architecture-1	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
arhitecture	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
interface	0.3318183445	0.0	6.34990937675e-05	0.0	0.0	False
provide	0.4122008447	0.0	2.64591293867e-05	0.0	0.0	False
behaviour	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
definitions	0.0000000000	0.0	1.52339684636e-05	0.0	0.0	False
computations	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
distinction	0.5015416238	0.0	3.87880825715e-05	0.0	0.0	False
assembly	0.4313032300	0.0	0.000270490160804	0.0	0.0	False
building	0.2057094682	0.0	0.000104302153809	0.0	0.0	False
blocks	0.4126549060	0.0	0.00020805913393	0.0	0.0	False
harware	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
interpret	0.4193520667	0.0	8.56992771995e-05	0.0	0.0	False
goal	0.0000000000	0.0	1.08241135658e-05	0.0	0.0	False
expressed	0.4033057851	0.0	0.00015637064876	0.0	0.0	False
efficiently	0.5012840267	0.0	2.53899474393e-05	0.0	0.0	False
maximize	0.4175579704	0.0	3.23234021429e-05	0.0	0.0	False
efficiency	0.4388771118	0.0	2.70412991358e-05	0.0	0.0	False
goals	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
reaching	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
toy	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
people	0.3892167810	0.0	4.26353612237e-05	0.0	0.0	False
stanford	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
eighties	0.4297035515	0.0	9.12170782079e-05	0.0	0.0	False
typical	0.4319858365	0.0	5.5224644125e-05	0.0	0.0	False
risk	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
computers	0.2713491367	0.0	0.000233170719639	0.0	0.0	False
subsequently	0.5017994859	0.0	5.99894940397e-05	0.0	0.0	False
developments	0.5012840267	0.0	4.42713278129e-05	0.0	0.0	False
nec	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
nintendo	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
video	0.3681882095	0.0	4.44648199961e-05	0.0	0.0	False
games	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
silicon	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
graphics	0.5020576132	0.0	4.79809839141e-05	0.0	0.0	False
sony	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
play	0.4175579704	0.0	2.42448572835e-05	0.0	0.0	False
station	0.0000000000	0.0	9.2640254583e-06	0.0	0.0	False
grasp	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
simplest	0.4607132129	0.0	4.15390368219e-05	0.0	0.0	False
assignment	0.5010266940	0.0	1.61690254531e-05	0.0	0.0	False
sum	0.3274378517	0.0	0.000262082196847	0.0	0.0	False
equivalently	0.5012840267	0.0	5.85545406795e-05	0.0	0.0	False
dollar	0.3146326453	0.0	0.000407424725224	0.0	0.0	False
signify	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
association	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
variable	0.4193520667	0.0	3.79014815668e-05	0.0	0.0	False
established	0.0000000000	0.0	1.79928689678e-05	0.0	0.0	False
arbitarily	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
infix	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
opponent	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
conventionally	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
infact	0.4625804577	0.0	0.000317469651602	0.0	0.0	False
simplicity	0.4518750965	0.0	5.96962678323e-05	0.0	0.0	False
favors	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
regularity	0.4006568144	0.0	4.68436325436e-05	0.0	0.0	False
uniformity	0.4388771118	0.0	9.16831935364e-05	0.0	0.0	False
format	0.1692631386	0.0	0.00015507318475	0.0	0.0	False
adds	0.4308416716	0.0	4.42955825656e-05	0.0	0.0	False
limiting	0.5010266940	0.0	2.953725572e-05	0.0	0.0	False
arbitary	0.4518750965	0.0	0.000177574659522	0.0	0.0	False
sides	0.4175579704	0.0	2.53899474393e-05	0.0	0.0	False
fit	0.0000000000	0.0	1.11562992557e-05	0.0	0.0	False
atleast	0.5023160062	0.0	0.000100445310042	0.0	0.0	False
possibily	0.5015416238	0.0	0.000118383106348	0.0	0.0	False
spend	0.3567388711	0.0	0.000252050908625	0.0	0.0	False
beat	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
expressions	0.4518750965	0.0	6.29236395906e-05	0.0	0.0	False
subtracts	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
additions	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
location	0.3440080564	0.0	0.000124395427214	0.0	0.0	False
seat	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
restate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
structures	0.4308416716	0.0	4.42955825656e-05	0.0	0.0	False
records	0.4184530955	0.0	4.96188986468e-05	0.0	0.0	False
arrays	0.3048053553	0.0	0.000137945328753	0.0	0.0	False
complexing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
capacity	0.2582735892	0.0	0.000188538409839	0.0	0.0	False
limited	0.4365252269	0.0	6.88617543509e-05	0.0	0.0	False
mapped	0.4106399888	0.0	5.96962678323e-05	0.0	0.0	False
array	0.2735883389	0.0	0.00044038687164	0.0	0.0	False
consisting	0.5023160062	0.0	4.36407431102e-05	0.0	0.0	False
bytes	0.2990907583	0.0	0.000329291542226	0.0	0.0	False
convention	0.2037067958	0.0	0.000239904919571	0.0	0.0	False
addressable	0.4175579704	0.0	5.12047825165e-05	0.0	0.0	False
byte	0.2419339519	0.0	0.000320610500772	0.0	0.0	False
quarter	0.4006568144	0.0	3.79582448854e-05	0.0	0.0	False
addressability	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
resolution	0.4084602260	0.0	6.45045682409e-05	0.0	0.0	False
individual	0.4330037168	0.0	0.0001137044447	0.0	0.0	False
addressed	0.4106399888	0.0	5.53275328918e-05	0.0	0.0	False
index	0.2979193822	0.0	0.000221730626702	0.0	0.0	False
conventions	0.5015416238	0.0	4.98236845883e-05	0.0	0.0	False
spelling	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
error	0.5015416238	0.0	1.12945319685e-05	0.0	0.0	False
endian	0.1380871534	0.0	9.87696303574e-05	0.0	0.0	False
big	0.4163916021	0.0	4.33322873243e-05	0.0	0.0	False
numbering	0.4006568144	0.0	2.87329471169e-05	0.0	0.0	False
minute	0.3628564075	0.0	9.33820781299e-05	0.0	0.0	False
reverse	0.5020576132	0.0	3.02102085978e-05	0.0	0.0	False
spark	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
lab	0.2223124536	0.0	0.000210672733974	0.0	0.0	False
simulator	0.3577974925	0.0	6.17310189734e-05	0.0	0.0	False
adapts	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
host	0.0000000000	0.0	6.73579259516e-06	0.0	0.0	False
pentiums	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fifty	0.3413722078	0.0	0.000523639114715	0.0	0.0	False
centre	0.5025746653	0.0	0.000102409565033	0.0	0.0	False
aligned	0.4175579704	0.0	4.28496385998e-05	0.0	0.0	False
bottom	0.4105210027	0.0	0.0001358301407	0.0	0.0	False
ending	0.0000000000	0.0	1.39830310201e-05	0.0	0.0	False
physically	0.4147283241	0.0	0.00011954145999	0.0	0.0	False
consists	0.0000000000	0.0	6.28196083189e-06	0.0	0.0	False
twoand	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
spread	0.4388771118	0.0	4.64304305363e-05	0.0	0.0	False
physical	0.1979781145	0.0	0.000346440206911	0.0	0.0	False
direction	0.3719595579	0.0	5.33966670711e-05	0.0	0.0	False
eigth	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
integer	0.2995335134	0.0	0.000221477912828	0.0	0.0	False
stands	0.3626904496	0.0	0.000241052204563	0.0	0.0	False
elements	0.2792406161	0.0	0.000111849173513	0.0	0.0	False
contained	0.5023160062	0.0	4.26515811127e-05	0.0	0.0	False
loaded	0.3351648352	0.0	6.92255072946e-05	0.0	0.0	False
stand	0.5020576132	0.0	5.74658942338e-05	0.0	0.0	False
indices	0.4460694698	0.0	6.07656571311e-05	0.0	0.0	False
expression	0.2186162270	0.0	0.00021070808617	0.0	0.0	False
interchange	0.3135037903	0.0	0.000106751750113	0.0	0.0	False
arguments	0.4297035515	0.0	3.3468897767e-05	0.0	0.0	False
standard	0.2805726442	0.0	6.01570362007e-05	0.0	0.0	False
interchanging	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
variables	0.3135037903	0.0	4.22961881229e-05	0.0	0.0	False
loads	0.4251039398	0.0	7.48914986374e-05	0.0	0.0	False
preparing	0.5017994859	0.0	0.000106419924576	0.0	0.0	False
multiply	0.4171853335	0.0	0.000265051897572	0.0	0.0	False
elaborate	0.4742468416	0.0	0.000108933088927	0.0	0.0	False
multiplication	0.2365982035	0.0	0.000587949106951	0.0	0.0	False
indexing	0.4184530955	0.0	8.05409735549e-05	0.0	0.0	False
prepared	0.4006568144	0.0	3.54170622503e-05	0.0	0.0	False
entire	0.4142286804	0.0	6.72643953267e-05	0.0	0.0	False
opposite	0.4698115803	0.0	7.6262268013e-05	0.0	0.0	False
interchanged	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
temporaries	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
return	0.2510297160	0.0	0.000179400346083	0.0	0.0	False
seventeen	0.2838559569	0.0	0.000234853850249	0.0	0.0	False
examples	0.4604916812	0.0	6.1553627323e-05	0.0	0.0	False
labelled	0.5010266940	0.0	5.60689303121e-05	0.0	0.0	False
divide	0.4292791333	0.0	0.000150163668416	0.0	0.0	False
signifies	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
fuction	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
contrary	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
filed	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
unused	0.4006568144	0.0	2.39904919571e-05	0.0	0.0	False
shamt	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
appears	0.5028335909	0.0	6.13596459062e-05	0.0	0.0	False
eighteen	0.4388771118	0.0	7.16866955231e-05	0.0	0.0	False
hexa	0.2503848127	0.0	0.000118383106348	0.0	0.0	False
deviate	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
uniformly	0.3681882095	0.0	8.6003856818e-05	0.0	0.0	False
deviation	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
nature	0.5030927835	0.0	5.43320562801e-05	0.0	0.0	False
demands	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
compromise	0.4006568144	0.0	3.54170622503e-05	0.0	0.0	False
rigid	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
constants	0.2935086137	0.0	0.000164189181198	0.0	0.0	False
equivalents	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
skipping	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
linked	0.5017994859	0.0	2.09745187421e-05	0.0	0.0	False
subtracting	0.3293884714	0.0	0.000334817700141	0.0	0.0	False
puts	0.4175579704	0.0	2.26383567834e-05	0.0	0.0	False
flows	0.4671747855	0.0	8.85081347533e-05	0.0	0.0	False
jumps	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
organised	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
slt	0.4171853335	1	0.000808951226711	0.0	0.0	False
compares	0.4106399888	0.0	6.29236395906e-05	0.0	0.0	False
sone	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
alter	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
combine	0.4019769357	0.0	6.23694573861e-05	0.0	0.0	False
blt	0.3342465753	0.0	0.000157844141797	0.0	0.0	False
told	0.4175579704	0.0	2.72365242904e-05	0.0	0.0	False
formats	0.4308416716	0.0	6.53676582969e-05	0.0	0.0	False
exact	0.5030927835	0.0	5.68687748169e-05	0.0	0.0	False
intialized	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
suffix	0.5010266940	0.0	3.79582448854e-05	0.0	0.0	False
obvious	0.4566722815	0.0	6.46468042859e-05	0.0	0.0	False
deviated	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
hardwared	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
virtue	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
rate	0.2717599943	0.0	0.00055007091949	0.0	0.0	False
devote	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
fills	0.5012840267	0.0	4.42713278129e-05	0.0	0.0	False
extraction	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
lui	0.3130010904	1	9.86525886233e-05	0.0	0.0	False
upper	0.2895012099	0.0	6.54815798446e-05	0.0	0.0	False
ori	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
odd	0.4297035515	0.0	3.19229203603e-05	0.0	0.0	False
job	0.4402629205	0.0	4.93699639835e-05	0.0	0.0	False
flavors	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
counterpart	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
man	0.0000000000	0.0	2.15497103377e-05	0.0	0.0	False
learned	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
circuitory	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
student	0.3518385004	0.0	0.0002750911125	0.0	0.0	False
entererd	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
swap	0.2001640689	0.0	2.65316745921e-05	0.0	0.0	False
swapped	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
ensured	0.4019769357	0.0	0.000128102100136	0.0	0.0	False
integers	0.3663981056	0.0	0.00017657918291	0.0	0.0	False
addressing	0.1958174007	0.0	0.000268713932955	0.0	0.0	False
prefixing	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
ors	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
market	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
natural	0.4566722815	0.0	4.73906456807e-05	0.0	0.0	False
designer	0.4460694698	0.0	8.19276520264e-05	0.0	0.0	False
deeper	0.5017994859	0.0	6.19798589381e-05	0.0	0.0	False
architectural	0.5030927835	0.0	9.66491682659e-05	0.0	0.0	False
users	0.3351648352	0.0	3.27744218944e-05	0.0	0.0	False
perspectives	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
deign	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
quantitative	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
metric	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
quantification	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
perpective	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
designers	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
purchasers	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
perpesctive	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
buy	0.5017994859	0.0	5.4729727066e-05	0.0	0.0	False
system	0.3134279864	0.0	0.000107657436526	0.0	0.0	False
organisation	0.2860492380	0.0	7.89220708986e-05	0.0	0.0	False
personal	0.5015416238	0.0	3.19229203603e-05	0.0	0.0	False
variety	0.4491753144	0.0	0.00014691100161	0.0	0.0	False
manufacturers	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
vendors	0.4175579704	0.0	3.15152075625e-05	0.0	0.0	False
vendor	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
intuitive	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
save	0.3723566601	0.0	0.000148973628348	0.0	0.0	False
money	0.5010266940	0.0	2.79660620403e-05	0.0	0.0	False
settle	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
rupee	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
price	0.4297035515	0.0	4.30994206754e-05	0.0	0.0	False
ratio	0.2264092584	0.0	0.000140331279119	0.0	0.0	False
pose	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
sets	0.3170203551	0.0	3.34622514602e-05	0.0	0.0	False
styles	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
stack	0.1564934133	1	0.000347148746157	0.0	0.0	False
accumulator	0.3130010904	1	5.58029500235e-05	0.0	0.0	False
philosophies	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fix	0.4006568144	0.0	2.65316745921e-05	0.0	0.0	False
cheapest	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
study	0.4388771118	0.0	3.02861594414e-05	0.0	0.0	False
precised	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
measuring	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
measurable	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
quantity	0.4013157895	0.0	5.17174434287e-05	0.0	0.0	False
measure	0.4641724794	0.0	6.6937795534e-05	0.0	0.0	False
report	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
measurement	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
experiments	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
summarizes	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
experiment	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
judgement	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
project	0.5012840267	0.0	2.66024336335e-05	0.0	0.0	False
hype	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
requirements	0.4251039398	0.0	3.45507845754e-05	0.0	0.0	False
reflects	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
summarizing	0.5015416238	0.0	8.41033954681e-05	0.0	0.0	False
isimportant	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
piece	0.4698115803	0.0	6.78856003937e-05	0.0	0.0	False
emailing	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
attention	0.4846391330	0.0	0.000152557128905	0.0	0.0	False
domain	0.3703784018	0.0	4.71505481661e-05	0.0	0.0	False
daily	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
parallels	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
aircrafts	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
airline	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
debating	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
declared	0.4175579704	0.0	3.31645932402e-05	0.0	0.0	False
perfomance	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
columns	0.4297035515	0.0	4.08499083477e-05	0.0	0.0	False
aircraft	0.4175579704	0.0	5.58029500235e-05	0.0	0.0	False
miles	0.3758664955	0.0	5.31255933755e-05	0.0	0.0	False
hour	0.4175579704	0.0	3.40415902897e-05	0.0	0.0	False
refueling	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
passengers	0.5010266940	0.0	4.46423600188e-05	0.0	0.0	False
parameters	0.2374881945	0.0	0.000189699126685	0.0	0.0	False
telling	0.0000000000	0.0	1.84425109639e-05	0.0	0.0	False
concorde	0.2819813168	0.0	0.000177574659522	0.0	0.0	False
interested	0.5017994859	0.0	3.02861594414e-05	0.0	0.0	False
flights	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
stoppage	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
airports	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
distance	0.0000000000	0.0	1.05792779965e-05	0.0	0.0	False
passenger	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
boeing	0.2503848127	0.0	9.12170782079e-05	0.0	0.0	False
trips	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
targets	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
interest	0.0000000000	0.0	9.92377972936e-06	0.0	0.0	False
application	0.3513703883	0.0	3.15784534963e-05	0.0	0.0	False
hours	0.3899765968	0.0	4.30325255825e-05	0.0	0.0	False
atlantic	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
inversely	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
throughput	0.2689605759	1	0.000322522841204	0.0	0.0	False
composite	0.5010266940	0.0	5.23903963065e-05	0.0	0.0	False
figures	0.4742468416	0.0	0.0001008486642	0.0	0.0	False
brings	0.4607132129	0.0	6.76225402011e-05	0.0	0.0	False
notions	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
travel	0.4175579704	0.0	2.11480940614e-05	0.0	0.0	False
response	0.3195111305	0.0	0.000121244266713	0.0	0.0	False
latency	0.3921703691	0.0	0.000142974679217	0.0	0.0	False
concern	0.5028335909	0.0	5.85253539938e-05	0.0	0.0	False
wall	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
interactive	0.4006568144	0.0	2.12819469068e-05	0.0	0.0	False
environment	0.4698115803	0.0	4.71505481661e-05	0.0	0.0	False
database	0.4297035515	0.0	2.6555439477e-05	0.0	0.0	False
atm	0.2860492380	0.0	1.89562582723e-05	0.0	0.0	False
command	0.2697516484	0.0	2.583908983e-05	0.0	0.0	False
request	0.2129910141	0.0	0.000167541402431	0.0	0.0	False
seconds	0.2046121593	0.0	0.000533386860236	0.0	0.0	False
minutes	0.5012840267	0.0	3.23234021429e-05	0.0	0.0	False
tasks	0.5015416238	0.0	2.716602814e-05	0.0	0.0	False
jobs	0.3189095832	0.0	3.90470473949e-05	0.0	0.0	False
shoes	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
manager	0.0000000000	0.0	1.67344488835e-05	0.0	0.0	False
catering	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
community	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
secondary	0.0000000000	0.0	8.85181315901e-06	0.0	0.0	False
wait	0.3624061391	0.0	5.92354994639e-05	0.0	0.0	False
service	0.0000000000	0.0	5.97698665013e-06	0.0	0.0	False
collection	0.5020576132	0.0	2.88643028422e-05	0.0	0.0	False
needed	0.5010266940	0.0	1.14265702933e-05	0.0	0.0	False
choose	0.4358489918	0.0	3.80368189009e-05	0.0	0.0	False
measures	0.0000000000	0.0	1.93940412858e-05	0.0	0.0	False
quick	0.0000000000	0.0	4.32659420591e-06	0.0	0.0	False
lead	0.5020576132	0.0	3.62213708534e-05	0.0	0.0	False
policies	0.5015416238	0.0	4.55742428483e-05	0.0	0.0	False
depends	0.4698115803	0.0	3.5374716129e-05	0.0	0.0	False
perhas	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
aspect	0.4607132129	0.0	5.71720026039e-05	0.0	0.0	False
predominantly	0.4297035515	0.0	5.69373673281e-05	0.0	0.0	False
bigger	0.4388771118	0.0	2.583908983e-05	0.0	0.0	False
reciprocal	0.3946043298	0.0	0.000167231310048	0.0	0.0	False
relative	0.4122008447	0.0	9.14038107815e-05	0.0	0.0	False
runs	0.3763012466	0.0	3.55650793617e-05	0.0	0.0	False
speeds	0.5030927835	0.0	6.85594217596e-05	0.0	0.0	False
mph	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
persons	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
pmph	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
focussing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
closely	0.5023160062	0.0	4.46570087821e-05	0.0	0.0	False
upgrading	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
giga	0.2966218586	0.0	0.000119075893116	0.0	0.0	False
hertz	0.2525226391	0.0	0.000384078165252	0.0	0.0	False
increasing	0.4588191049	0.0	7.55255214944e-05	0.0	0.0	False
scheduled	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
overhead	0.3050245109	0.0	0.000124070361811	0.0	0.0	False
switching	0.0000000000	0.0	1.32777197385e-05	0.0	0.0	False
knew	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
deteriorate	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
lying	0.4518750965	0.0	9.84815808338e-05	0.0	0.0	False
counting	0.5017994859	0.0	3.81311340065e-05	0.0	0.0	False
front	0.4388771118	0.0	2.76617283924e-05	0.0	0.0	False
network	0.3167041235	0.0	4.53553043433e-05	0.0	0.0	False
atmmachines	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
supporting	0.0000000000	0.0	1.14265702933e-05	0.0	0.0	False
waitin	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fire	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
transcaction	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
waits	0.0000000000	0.0	9.92377972936e-06	0.0	0.0	False
transaction	0.2704231925	0.0	0.000202178495615	0.0	0.0	False
respond	0.4537658849	0.0	9.14038107815e-05	0.0	0.0	False
continuing	0.5015416238	0.0	4.19490930604e-05	0.0	0.0	False
practical	0.5010266940	0.0	1.81106854267e-05	0.0	0.0	False
reasons	0.4518750965	0.0	2.69672383827e-05	0.0	0.0	False
costing	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
isolation	0.3340177960	0.0	4.55742428483e-05	0.0	0.0	False
ticket	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
budget	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
minimum	0.2505776637	0.0	3.24723406974e-05	0.0	0.0	False
cpu	0.1917017732	0.0	0.000256702581611	0.0	0.0	False
disk	0.2874738928	0.0	0.000681589613244	0.0	0.0	False
tasking	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
spends	0.5015416238	0.0	6.14457390198e-05	0.0	0.0	False
exclude	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
communication	0.5030927835	0.0	2.39079466005e-05	0.0	0.0	False
incurrs	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
attributable	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
serve	0.5020576132	0.0	3.3078983494e-05	0.0	0.0	False
peripheral	0.4330848420	0.0	0.00032216389422	0.0	0.0	False
clarify	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
break	0.5025746653	0.0	3.21523943534e-05	0.0	0.0	False
periodic	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
ano	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
discrete	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
edges	0.0000000000	0.0	1.39830310201e-05	0.0	0.0	False
mega	0.2911420228	0.0	0.000336462091378	0.0	0.0	False
nano	0.2224754958	0.0	0.00104618025938	0.0	0.0	False
relating	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
million	0.1852820706	0.0	0.000321390986626	0.0	0.0	False
milli	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
divivded	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reciprocals	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
count	0.3181976594	0.0	0.000122658945556	0.0	0.0	False
thee	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
quantities	0.5015416238	0.0	4.98236845883e-05	0.0	0.0	False
equation	0.5012840267	0.0	3.69215696499e-05	0.0	0.0	False
dimensionally	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
balanced	0.4297035515	0.0	4.30994206754e-05	0.0	0.0	False
cancel	0.4006568144	0.0	2.87329471169e-05	0.0	0.0	False
fraction	0.2669603980	0.0	0.000211391550425	0.0	0.0	False
formula	0.4193520667	0.0	9.22125548197e-05	0.0	0.0	False
substituting	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
seventy	0.2867360274	0.0	0.000379830373222	0.0	0.0	False
macro	0.4006568144	0.0	3.66387363433e-05	0.0	0.0	False
increases	0.4518750965	0.0	3.03110666782e-05	0.0	0.0	False
depended	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
inverse	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
rates	0.4518750965	0.0	4.36407431102e-05	0.0	0.0	False
direct	0.3943246904	0.0	0.000138796859781	0.0	0.0	False
fractional	0.4388771118	0.0	7.8124130033e-05	0.0	0.0	False
shorter	0.5028335909	0.0	7.48914986374e-05	0.0	0.0	False
waited	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
cpis	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
weightage	0.3658170915	0.0	0.000243245541888	0.0	0.0	False
frequently	0.5020576132	0.0	3.54072526361e-05	0.0	0.0	False
occuring	0.4175579704	0.0	9.86525886233e-05	0.0	0.0	False
categories	0.0000000000	0.0	1.75590071808e-05	0.0	0.0	False
category	0.2863849765	0.0	4.68240191489e-05	0.0	0.0	False
totals	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
arithmetical	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
weighted	0.4518750965	0.0	7.96883900632e-05	0.0	0.0	False
percentage	0.4175579704	0.0	3.07375182732e-05	0.0	0.0	False
interestingly	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
instrution	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
forty	0.2292184275	0.0	0.000445656348966	0.0	0.0	False
minimizing	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
explaination	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
multiplications	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
divisions	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
floating	0.2283567131	0.0	0.000574185157237	0.0	0.0	False
accesses	0.3941487930	0.0	9.80514874453e-05	0.0	0.0	False
picks	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
redesign	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
hoping	0.5012840267	0.0	5.12047825165e-05	0.0	0.0	False
improving	0.3427046513	0.0	0.00011727798657	0.0	0.0	False
closing	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
gradually	0.5017994859	0.0	6.41177886008e-05	0.0	0.0	False
technology	0.4043898138	0.0	0.000101035829105	0.0	0.0	False
informed	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
pardon	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
sir	0.0000000000	0.0	7.00861628901e-05	0.0	0.0	False
doubled	0.3584545321	0.0	9.15968408582e-05	0.0	0.0	False
seperately	0.5010266940	0.0	7.89220708986e-05	0.0	0.0	False
operating	0.4358489918	0.0	3.12242981656e-05	0.0	0.0	False
exciting	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
walks	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
integral	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
shapes	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
sizes	0.5023160062	0.0	4.57019053908e-05	0.0	0.0	False
packs	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
capability	0.5033522434	0.0	5.62457246768e-05	0.0	0.0	False
nineteen	0.2602666667	0.0	0.000357138880151	0.0	0.0	False
fifties	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
began	0.5023160062	0.0	7.0366791942e-05	0.0	0.0	False
hall	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
insufficient	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
weather	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
nuclear	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
astronomical	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
bio	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
informatics	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
tiny	0.5012840267	0.0	3.909266219e-05	0.0	0.0	False
hidden	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
home	0.0000000000	0.0	1.4885669594e-05	0.0	0.0	False
appliances	0.5010266940	0.0	4.68436325436e-05	0.0	0.0	False
cameras	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
mobile	0.4184530955	0.0	5.19745478217e-05	0.0	0.0	False
phones	0.5012840267	0.0	2.85664257332e-05	0.0	0.0	False
projector	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
remote	0.0000000000	0.0	4.04225636328e-06	0.0	0.0	False
diversity	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
learn	0.2863849765	0.0	3.70561018332e-05	0.0	0.0	False
principle	0.4147283241	0.0	0.000108998485066	0.0	0.0	False
binds	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
outline	0.5017994859	0.0	5.16901975099e-05	0.0	0.0	False
firstly	0.5023160062	0.0	0.000105398173223	0.0	0.0	False
studying	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
structured	0.5010266940	0.0	1.98475594587e-05	0.0	0.0	False
objectives	0.5010266940	0.0	3.54170622503e-05	0.0	0.0	False
propose	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
notion	0.0000000000	0.0	1.52339684636e-05	0.0	0.0	False
misleading	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
principles	0.5023160062	0.0	5.26770215425e-05	0.0	0.0	False
todays	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
responsible	0.5010266940	0.0	2.78907481392e-05	0.0	0.0	False
cahes	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
concepts	0.0000000000	0.0	3.86304273368e-06	0.0	0.0	False
scope	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
advanced	0.0000000000	0.0	9.92377972936e-06	0.0	0.0	False
courses	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
covered	0.3135037903	0.0	4.22961881229e-05	0.0	0.0	False
glimpse	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
opportunity	0.4175579704	0.0	3.7978535707e-05	0.0	0.0	False
existing	0.0000000000	0.0	8.26974587349e-06	0.0	0.0	False
devolping	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
administrator	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
responsibility	0.4388771118	0.0	4.41212905875e-05	0.0	0.0	False
agin	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
knowledge	0.0000000000	0.0	1.42171937042e-05	0.0	0.0	False
relations	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
embedded	0.2767152946	0.0	0.000109161577023	0.0	0.0	False
throws	0.5012840267	0.0	3.69215696499e-05	0.0	0.0	False
open	0.5023160062	0.0	2.69672383827e-05	0.0	0.0	False
achitecture	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
relate	0.5015416238	0.0	6.40510500679e-05	0.0	0.0	False
buildings	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
plan	0.2373604994	0.0	5.67273736126e-05	0.0	0.0	False
layout	0.5012840267	0.0	3.7978535707e-05	0.0	0.0	False
residential	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
living	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
dining	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
kitchen	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
balcony	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
civil	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
engineer	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
wory	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
shouldn	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
fall	0.5017994859	0.0	3.09813460565e-05	0.0	0.0	False
durable	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
stresses	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
strains	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
durability	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
architect	0.4006568144	0.0	4.93848151787e-05	0.0	0.0	False
realise	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
transistors	0.3092522180	0.0	0.000197539260715	0.0	0.0	False
capacitors	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
abstractions	0.2275376510	0.0	4.28496385998e-05	0.0	0.0	False
disciplines	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
layers	0.2863849765	0.0	3.10175904527e-05	0.0	0.0	False
abstraction	0.2918854257	0.0	0.000116364247715	0.0	0.0	False
matters	0.5010266940	0.0	3.66387363433e-05	0.0	0.0	False
consideration	0.4019769357	0.0	6.6937795534e-05	0.0	0.0	False
depth	0.3681882095	0.0	8.12274532299e-05	0.0	0.0	False
seperated	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
coping	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
complexity	0.3899765968	0.0	2.6433932523e-05	0.0	0.0	False
millions	0.4297035515	0.0	3.26838291484e-05	0.0	0.0	False
extremely	0.3170203551	0.0	5.81876574803e-05	0.0	0.0	False
boggling	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
familiar	0.5025746653	0.0	5.99762298926e-05	0.0	0.0	False
java	0.0000000000	0.0	4.32659420591e-06	0.0	0.0	False
returns	0.5012840267	0.0	1.57049020797e-05	0.0	0.0	False
translated	0.4019769357	0.0	7.95950237764e-05	0.0	0.0	False
eqivalent	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
okat	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
automat	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
circuitary	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
link	0.4354789470	0.0	3.89196259996e-05	0.0	0.0	False
understood	0.4518750965	0.0	5.02033466505e-05	0.0	0.0	False
base	0.3144643035	0.0	0.000176838168944	0.0	0.0	False
digits	0.2244833138	0.0	0.000101828400591	0.0	0.0	False
originally	0.0000000000	0.0	1.05792779965e-05	0.0	0.0	False
understands	0.4175579704	0.0	4.02704867775e-05	0.0	0.0	False
module	0.4184530955	0.0	4.63201272915e-05	0.0	0.0	False
central	0.4013157895	0.0	2.34072731698e-05	0.0	0.0	False
devices	0.2745929097	0.0	0.000429525009861	0.0	0.0	False
mouse	0.3277293994	0.0	0.000102124770869	0.0	0.0	False
keyboard	0.4142112283	0.0	9.05055260002e-05	0.0	0.0	False
display	0.2736438368	0.0	0.000129936369554	0.0	0.0	False
bus	0.1663844665	1	0.00158004864888	0.0	0.0	False
buses	0.1923736551	0.0	0.000642435311909	0.0	0.0	False
bridge	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
connecting	0.3828320155	0.0	7.85625857982e-05	0.0	0.0	False
sub	0.4358489918	0.0	0.0	0.0	0.0	False
stores	0.0000000000	0.0	1.45469143701e-05	0.0	0.0	False
relational	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
connects	0.3356258597	0.0	8.26974587349e-05	0.0	0.0	False
modules	0.4184530955	0.0	5.57814962784e-05	0.0	0.0	False
world	0.5023160062	0.0	2.3900088803e-05	0.0	0.0	False
composed	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
exclusive	0.5023160062	0.0	6.4649131013e-05	0.0	0.0	False
consisted	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
transistor	0.5017994859	0.0	9.81206280462e-05	0.0	0.0	False
systems	0.5036119711	0.0	2.55996789247e-05	0.0	0.0	False
fabricated	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
pictures	0.5015416238	0.0	5.31255933755e-05	0.0	0.0	False
peep	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
motherboard	0.4013157895	0.0	8.19276520264e-05	0.0	0.0	False
electronic	0.4297035515	0.0	2.6555439477e-05	0.0	0.0	False
mounted	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
supply	0.5020576132	0.0	5.74658942338e-05	0.0	0.0	False
peripherals	0.3963671269	0.0	0.00020877034687	0.0	0.0	False
floppy	0.5020576132	0.0	6.85594217596e-05	0.0	0.0	False
hard	0.4556725632	0.0	0.000113183178172	0.0	0.0	False
cdrom	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
fan	0.3223841157	0.0	0.000130975990766	0.0	0.0	False
bar	0.1921680158	0.0	0.000136722728545	0.0	0.0	False
fins	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
heat	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
sink	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
heart	0.5010266940	0.0	2.28531405865e-05	0.0	0.0	False
cards	0.3140081076	0.0	7.10859685211e-05	0.0	0.0	False
zoomed	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
visible	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
plug	0.5010266940	0.0	2.87329471169e-05	0.0	0.0	False
contollers	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pci	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
package	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
chips	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
seagate	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
medium	0.4402629205	0.0	4.71505481661e-05	0.0	0.0	False
recording	0.5012840267	0.0	3.49575775503e-05	0.0	0.0	False
highest	0.4239791486	0.0	8.51277876273e-05	0.0	0.0	False
lus	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
lowest	0.4460694698	0.0	4.68240191489e-05	0.0	0.0	False
showed	0.5012840267	0.0	2.72365242904e-05	0.0	0.0	False
adders	0.4074340007	0.0	0.000493262943116	0.0	0.0	False
boundary	0.0000000000	0.0	1.79928689678e-05	0.0	0.0	False
hierarchy	0.3597493550	0.0	0.000108598415684	0.0	0.0	False
refers	0.3264130071	0.0	4.48031862095e-05	0.0	0.0	False
flip	0.2468962833	0.0	0.000238151786231	0.0	0.0	False
flops	0.3450869467	0.0	0.000144073589843	0.0	0.0	False
concerns	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
manage	0.5012840267	0.0	2.06743646837e-05	0.0	0.0	False
compile	0.4006568144	0.0	2.58587217143e-05	0.0	0.0	False
isa	0.0000000000	0.0	3.34817700141e-05	0.0	0.0	False
broad	0.0000000000	0.0	1.08946097161e-05	0.0	0.0	False
fabricating	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
wire	0.5030927835	0.0	7.7576165143e-05	0.0	0.0	False
interconnect	0.5015416238	0.0	4.43058835799e-05	0.0	0.0	False
manifestation	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
permanent	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
layer	0.0000000000	0.0	4.68162441771e-06	0.0	0.0	False
compilers	0.3508807971	0.0	4.52527630001e-05	0.0	0.0	False
resistances	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
posssible	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tricks	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
employed	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
lap	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
tops	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
battery	0.5010266940	0.0	3.2216389422e-05	0.0	0.0	False
dominating	0.4006568144	0.0	5.23903963065e-05	0.0	0.0	False
extreme	0.4698115803	0.0	9.28608610725e-05	0.0	0.0	False
methods	0.0000000000	0.0	6.48866486384e-06	0.0	0.0	False
progress	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
operate	0.4388771118	0.0	2.70412991358e-05	0.0	0.0	False
create	0.4238301040	0.0	4.66482852054e-05	0.0	0.0	False
functions	0.4607132129	0.0	2.01140334408e-05	0.0	0.0	False
arithematic	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
operated	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
differ	0.4019769357	0.0	6.23694573861e-05	0.0	0.0	False
invoke	0.0000000000	0.0	1.67344488835e-05	0.0	0.0	False
helps	0.5020576132	0.0	4.35784388646e-05	0.0	0.0	False
providing	0.5015416238	0.0	2.37100529078e-05	0.0	0.0	False
languages	0.4175579704	0.0	2.31600636458e-05	0.0	0.0	False
deviced	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
revolutionary	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
permits	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
lost	0.4441882339	0.0	5.28963899823e-05	0.0	0.0	False
supposedly	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
reals	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
mathematics	0.4006568144	0.0	3.2216389422e-05	0.0	0.0	False
unbounded	0.0000000000	0.0	3.34817700141e-05	0.0	0.0	False
bounded	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
coincide	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
approximation	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
precison	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
nice	0.5015416238	0.0	2.6555439477e-05	0.0	0.0	False
properties	0.0000000000	0.0	1.13288282242e-05	0.0	0.0	False
satisfy	0.0000000000	0.0	5.32048672671e-06	0.0	0.0	False
mathematical	0.0000000000	0.0	1.98987559441e-05	0.0	0.0	False
associativity	0.4441882339	1	0.00025310812727	0.0	0.0	False
property	0.3763012466	0.0	4.90257437227e-05	0.0	0.0	False
abstracted	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
asembly	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
behave	0.5010266940	0.0	2.72332722318e-05	0.0	0.0	False
feeling	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
limitations	0.0000000000	0.0	8.65318841182e-06	0.0	0.0	False
isolated	0.5010266940	0.0	3.2216389422e-05	0.0	0.0	False
reality	0.5010266940	0.0	3.32157897256e-05	0.0	0.0	False
abstract	0.3472623048	0.0	3.89393478532e-05	0.0	0.0	False
acess	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
slow	0.4778587749	0.0	7.11301587234e-05	0.0	0.0	False
memories	0.3669172932	0.0	0.000205678265279	0.0	0.0	False
flat	0.5017994859	0.0	5.63786814884e-05	0.0	0.0	False
hierarchial	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
practice	0.4460694698	0.0	3.02102085978e-05	0.0	0.0	False
focuses	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
asymptotic	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
answered	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
theoritical	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
designs	0.4297035515	0.0	4.83245841329e-05	0.0	0.0	False
harder	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
treated	0.0000000000	0.0	1.38960381875e-05	0.0	0.0	False
engine	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
proces	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
opens	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
customized	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
customize	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
completary	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
desk	0.4297035515	0.0	8.41033954681e-05	0.0	0.0	False
washing	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
tremendous	0.5010266940	0.0	2.521216605e-05	0.0	0.0	False
apriory	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
presentation	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
listening	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
music	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
phone	0.3577974925	0.0	2.42448572835e-05	0.0	0.0	False
calls	0.3859548647	0.0	8.89730377569e-05	0.0	0.0	False
cpus	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
manufacturer	0.4297035515	0.0	4.6911194628e-05	0.0	0.0	False
rectangular	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
tcq	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
circular	0.4006568144	0.0	2.87329471169e-05	0.0	0.0	False
packaging	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
device	0.2123396470	0.0	0.000419443062673	0.0	0.0	False
packages	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
approximately	0.3681882095	0.0	6.76225402011e-05	0.0	0.0	False
spaced	0.2697516484	0.0	7.47262250792e-05	0.0	0.0	False
contrasting	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
consumes	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
transparent	0.4013157895	0.0	4.79809839141e-05	0.0	0.0	False
quartz	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
erase	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
forget	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
generally	0.4721514497	0.0	4.82285915302e-05	0.0	0.0	False
upgrade	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
expose	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
ultra	0.5012840267	1	4.92407904169e-05	0.0	0.0	False
violet	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
content	0.5012840267	0.0	1.88813803736e-05	0.0	0.0	False
cared	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
infrequent	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
chage	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
topics	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
cover	0.0000000000	0.0	1.42171937042e-05	0.0	0.0	False
feel	0.4388771118	0.0	5.16901975099e-05	0.0	0.0	False
properly	0.4388771118	0.0	3.31734519765e-05	0.0	0.0	False
dealing	0.5010266940	0.0	2.58587217143e-05	0.0	0.0	False
homepage	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
announcements	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
exercises	0.4175579704	0.0	4.57984204291e-05	0.0	0.0	False
overview	0.0000000000	0.0	1.03949095643e-05	0.0	0.0	False
incidently	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
doctor	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
kolin	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
paul	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
conducting	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tutorials	0.5012840267	0.0	4.92407904169e-05	0.0	0.0	False
joining	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
material	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
teaching	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
assistant	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
harsh	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
dand	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
announced	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
submission	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
guidelines	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
submitting	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
spin	0.0000000000	1	1.11605900047e-05	0.0	0.0	False
download	0.0000000000	0.0	5.44730485807e-06	0.0	0.0	False
services	0.5023160062	0.0	2.05258203115e-05	0.0	0.0	False
textbooks	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
book	0.0000000000	0.0	1.38960381875e-05	0.0	0.0	False
readable	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
henasy	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
paterson	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
books	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
vocationally	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
refered	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
huring	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
jordan	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
haze	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
interchangeably	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
rigerously	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
minors	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
majors	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
quizs	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
asignment	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
consist	0.5010266940	0.0	2.39904919571e-05	0.0	0.0	False
recollecting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
mobiles	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
palm	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
organiser	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
net	0.4175579704	0.0	1.80401892763e-05	0.0	0.0	False
delivered	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
insight	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
subject	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
political	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
future	0.4184530955	0.0	3.77627607472e-05	0.0	0.0	False
tommorow	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
century	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
generations	0.2672508215	0.0	7.59164897708e-05	0.0	0.0	False
landmark	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
development	0.4251039398	0.0	4.54836023042e-05	0.0	0.0	False
labs	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
opinion	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
recognize	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
regular	0.0000000000	0.0	6.73579259516e-06	0.0	0.0	False
generation	0.2466465171	0.0	0.000157576037813	0.0	0.0	False
recognised	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
technological	0.5010266940	0.0	4.46423600188e-05	0.0	0.0	False
drastic	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sudden	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
shape	0.0000000000	0.0	1.59614601801e-05	0.0	0.0	False
rise	0.3577974925	0.0	3.59161838961e-05	0.0	0.0	False
fundamental	0.0000000000	0.0	4.84897145669e-06	0.0	0.0	False
shunk	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
affordability	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
affordable	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
organisations	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
equipment	0.5010266940	0.0	2.34120095744e-05	0.0	0.0	False
drastically	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
magnitude	0.2653039034	0.0	0.000175590071808	0.0	0.0	False
reliability	0.0000000000	0.0	8.65318841182e-06	0.0	0.0	False
reliabily	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
forties	0.4006568144	0.0	7.89220708986e-05	0.0	0.0	False
vacuum	0.4388771118	0.0	7.47262250792e-05	0.0	0.0	False
tube	0.4175579704	0.0	6.54879953831e-05	0.0	0.0	False
bulb	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
amplify	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
switch	0.4794332842	0.0	4.8008543318e-05	0.0	0.0	False
voltage	0.5010266940	0.0	3.79582448854e-05	0.0	0.0	False
bulky	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
reliable	0.0000000000	0.0	4.42590657951e-06	0.0	0.0	False
powerguzzlers	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
huge	0.5012840267	0.0	2.16329710295e-05	0.0	0.0	False
roomful	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
punched	0.3647234679	0.0	8.92847200377e-05	0.0	0.0	False
paper	0.2310293521	0.0	0.000167933443699	0.0	0.0	False
tapes	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
rotating	0.3899765968	0.0	8.92847200377e-05	0.0	0.0	False
drum	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
magnetic	0.4184530955	0.0	6.4649131013e-05	0.0	0.0	False
suddenly	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
rapid	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
growth	0.4460694698	0.0	5.44665444636e-05	0.0	0.0	False
marked	0.0000000000	0.0	1.14265702933e-05	0.0	0.0	False
absolutely	0.0000000000	0.0	1.08946097161e-05	0.0	0.0	False
abrupt	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
accord	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
arrival	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
transitor	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
texas	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
instruments	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
cheaper	0.4175579704	0.0	2.42448572835e-05	0.0	0.0	False
fail	0.0000000000	0.0	8.65318841182e-06	0.0	0.0	False
versions	0.3971461899	0.0	5.4120567829e-05	0.0	0.0	False
fortran	0.2860492380	0.0	5.23903963065e-05	0.0	0.0	False
cobol	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
integrated	0.4175579704	0.0	2.36953228404e-05	0.0	0.0	False
circuits	0.2663177706	0.0	0.000252122536715	0.0	0.0	False
integrate	0.4175579704	0.0	4.28496385998e-05	0.0	0.0	False
integration	0.1878247482	0.0	6.12748625215e-05	0.0	0.0	False
characterised	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ssi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
msi	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
lsi	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
tens	0.4566722815	0.0	6.99151551006e-05	0.0	0.0	False
increased	0.3899765968	0.0	3.24240891041e-05	0.0	0.0	False
tape	0.1581212535	0.0	0.00016983922039	0.0	0.0	False
batch	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
submit	0.4006568144	0.0	3.54170622503e-05	0.0	0.0	False
days	0.5015416238	0.0	2.02073777855e-05	0.0	0.0	False
press	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
button	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
prepare	0.4460694698	0.0	7.08341245006e-05	0.0	0.0	False
deck	0.0000000000	0.0	3.34817700141e-05	0.0	0.0	False
progam	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
roll	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
punching	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
somedays	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
syntactic	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
nil	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
message	0.4175579704	0.0	1.26338271889e-05	0.0	0.0	False
tedious	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
terminals	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
keyboards	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
interact	0.0000000000	0.0	1.19952459785e-05	0.0	0.0	False
online	0.0000000000	0.0	1.39830310201e-05	0.0	0.0	False
mode	0.2045692727	0.0	0.000225169211375	0.0	0.0	False
evolved	0.0000000000	0.0	1.03949095643e-05	0.0	0.0	False
vlsi	0.1592726425	0.0	0.000106419924576	0.0	0.0	False
appeared	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
arise	0.4006568144	0.0	2.79660620403e-05	0.0	0.0	False
ulsi	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
seventies	0.3758664955	0.0	9.12170782079e-05	0.0	0.0	False
late	0.0000000000	0.0	9.92377972936e-06	0.0	0.0	False
tending	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
hundreds	0.3450869467	0.0	4.98043849234e-05	0.0	0.0	False
individuals	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
owning	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
posible	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
shrunk	0.5010266940	0.0	4.68436325436e-05	0.0	0.0	False
capablities	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
emphasis	0.3340177960	0.0	4.83245841329e-05	0.0	0.0	False
graphical	0.0000000000	0.0	5.44730485807e-06	0.0	0.0	False
microprocessor	0.5010266940	0.0	3.79582448854e-05	0.0	0.0	False
era	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
literature	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
revolution	0.3130010904	0.0	6.17310189734e-05	0.0	0.0	False
artificial	0.5015416238	0.0	4.98236845883e-05	0.0	0.0	False
intelligence	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
human	0.3066114522	0.0	4.15390368219e-05	0.0	0.0	False
massive	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
undertaken	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
japan	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
technical	0.0000000000	0.0	1.01559789757e-05	0.0	0.0	False
respect	0.3771737730	0.0	9.69702064288e-05	0.0	0.0	False
decreased	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
astonishing	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
technologies	0.4641724794	0.0	5.07554257474e-05	0.0	0.0	False
years	0.3186309043	0.0	6.25263605452e-05	0.0	0.0	False
raises	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
dram	0.3763012466	0.0	8.24371567724e-05	0.0	0.0	False
ram	0.3681882095	1	6.76225402011e-05	0.0	0.0	False
semiconductor	0.4013157895	0.0	6.64315794511e-05	0.0	0.0	False
linear	0.0000000000	0.0	1.42171937042e-05	0.0	0.0	False
exponential	0.3899765968	0.0	3.90470473949e-05	0.0	0.0	False
theyears	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
year	0.3763012466	0.0	6.12748625215e-05	0.0	0.0	False
doubles	0.5010266940	0.0	3.32157897256e-05	0.0	0.0	False
quadraple	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
doubling	0.4388771118	0.0	6.41177886008e-05	0.0	0.0	False
include	0.3767370046	0.0	2.80897465063e-05	0.0	0.0	False
contribution	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
decade	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
sunfour	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mix	0.0000000000	0.0	2.15497103377e-05	0.0	0.0	False
bakel	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
programmable	0.4566722815	0.0	7.818532438e-05	0.0	0.0	False
konrad	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
zuse	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
harvard	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
mark	0.5012840267	0.0	2.36953228404e-05	0.0	0.0	False
accomodates	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
caches	0.4508818174	1	0.000136919655043	0.0	0.0	False
traced	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
eniac	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
developers	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
eckert	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mauchly	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
significantly	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
successful	0.4013157895	0.0	3.23380509062e-05	0.0	0.0	False
researching	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
capabilities	0.0000000000	0.0	1.08946097161e-05	0.0	0.0	False
pin	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
inventor	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
competing	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
claims	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
virtues	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
john	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
fon	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
newman	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
developing	0.5012840267	0.0	2.66024336335e-05	0.0	0.0	False
wrote	0.3899765968	0.0	4.76582264056e-05	0.0	0.0	False
neatly	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
stated	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
invented	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
univac	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
research	0.3758664955	0.0	2.716602814e-05	0.0	0.0	False
repeatable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
commercially	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
ibms	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
enters	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
remained	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
player	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
industry	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
original	0.4388771118	0.0	1.27998394623e-05	0.0	0.0	False
institute	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
bank	0.2061868115	0.0	5.02826574546e-05	0.0	0.0	False
america	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
banking	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
micr	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ink	0.1788987462	0.0	0.00014017232578	0.0	0.0	False
corrector	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
ics	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
date	0.3899765968	0.0	4.09710167553e-05	0.0	0.0	False
game	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
spacewar	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
invention	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
arpanet	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
defence	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
funding	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
arpa	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
agency	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
funds	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
projects	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
usa	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
begins	0.5028335909	0.0	6.43830263297e-05	0.0	0.0	False
flexible	0.3130010904	0.0	3.15152075625e-05	0.0	0.0	False
ethernet	0.0000000000	0.0	7.90335096926e-06	0.0	0.0	False
networking	0.0000000000	0.0	3.21523943534e-06	0.0	0.0	False
consumer	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
span	0.0000000000	0.0	5.07798948786e-06	0.0	0.0	False
apple	0.3005543010	0.0	3.87880825715e-05	0.0	0.0	False
trs	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
commodore	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
spreadsheet	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
visicalc	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
wordstar	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
hobby	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
companies	0.0000000000	0.0	1.98987559441e-05	0.0	0.0	False
reaped	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
microsoft	0.0000000000	0.0	1.19952459785e-05	0.0	0.0	False
largely	0.5010266940	0.0	3.1274129752e-05	0.0	0.0	False
msdos	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
lisa	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
extensive	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
gui	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
graphic	0.3767370046	0.0	0.00010991620903	0.0	0.0	False
primarily	0.4441882339	0.0	9.45456226876e-05	0.0	0.0	False
textual	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
textually	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
macintosh	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
windows	0.3681882095	0.0	3.9688416408e-05	0.0	0.0	False
photographs	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
ssec	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
compute	0.3861370470	0.0	4.22961881229e-05	0.0	0.0	False
moon	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
apollo	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
pumched	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tubes	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
relays	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
switched	0.0000000000	0.0	4.04225636328e-06	0.0	0.0	False
floor	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
feet	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
printer	0.3406495877	0.0	0.000232152152681	0.0	0.0	False
dollars	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
orders	0.5012840267	0.0	2.92650119681e-05	0.0	0.0	False
cdc	0.4006568144	0.0	5.60689303121e-05	0.0	0.0	False
pipelening	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ideas	0.4460694698	0.0	4.79809839141e-05	0.0	0.0	False
traceable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
illiac	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
university	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
illionos	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
urbana	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
champaign	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
mini	0.3758664955	0.0	7.85855944597e-05	0.0	0.0	False
cabinet	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
pedestal	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pdp	0.4006568144	0.0	6.74955006054e-05	0.0	0.0	False
writer	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
crt	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
monitor	0.3508807971	0.0	3.7243407087e-05	0.0	0.0	False
terminal	0.0000000000	0.0	7.72608546737e-06	0.0	0.0	False
xerox	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
alto	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
stations	0.0000000000	0.0	1.06409734534e-05	0.0	0.0	False
fledged	0.5012840267	0.0	8.43693757567e-05	0.0	0.0	False
pirating	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
granted	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
cray	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
company	0.4013157895	0.0	3.38369504983e-05	0.0	0.0	False
clay	0.0000000000	1	1.97305177247e-05	0.0	0.0	False
cabinets	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
arrange	0.5015416238	0.0	6.69635400282e-05	0.0	0.0	False
cables	0.5012840267	0.0	3.40415902897e-05	0.0	0.0	False
panels	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
cable	0.2860492380	0.0	1.89562582723e-05	0.0	0.0	False
cooling	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
aragon	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
shrinking	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
atomic	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
dimensions	0.4175579704	0.0	4.02704867775e-05	0.0	0.0	False
atoms	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
meters	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
grid	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
wide	0.3036399461	0.0	0.000122498236222	0.0	0.0	False
billions	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
netrworked	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
solve	0.5010266940	0.0	1.61690254531e-05	0.0	0.0	False
quantum	0.3758664955	0.0	4.83245841329e-05	0.0	0.0	False
promise	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
solving	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
tough	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
problems	0.4641724794	0.0	3.03211852534e-05	0.0	0.0	False
dna	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
dnas	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
grow	0.3544794189	0.0	6.09358738543e-05	0.0	0.0	False
programmers	0.0000000000	0.0	5.57814962784e-06	0.0	0.0	False
architecture-2	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
letter	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
constructs	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
thenelse	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
conjuction	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pointer	0.2342017783	0.0	0.000290773257753	0.0	0.0	False
subtle	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
summing	0.3130010904	0.0	5.58029500235e-05	0.0	0.0	False
unusual	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
correlate	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
intialising	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
body	0.3899765968	0.0	3.09813460565e-05	0.0	0.0	False
termination	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
header	0.0000000000	0.0	3.69129854714e-06	0.0	0.0	False
prefix	0.4175579704	1	3.23234021429e-05	0.0	0.0	False
ging	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
repair	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
comment	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
pseudo	0.3472815258	0.0	0.000143664735585	0.0	0.0	False
tutorial	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
cursor	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
dedicated	0.5017994859	0.0	3.31734519765e-05	0.0	0.0	False
restrain	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mixed	0.5010266940	0.0	2.34120095744e-05	0.0	0.0	False
assemblers	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
usage	0.3351648352	0.0	6.61579669879e-05	0.0	0.0	False
core	0.0000000000	0.0	1.18550264539e-05	0.0	0.0	False
directives	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
directive	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
initialize	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
leaving	0.5017994859	0.0	4.09710167553e-05	0.0	0.0	False
bother	0.0000000000	0.0	1.67344488835e-05	0.0	0.0	False
halves	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
denoting	0.5015416238	0.0	6.69635400282e-05	0.0	0.0	False
superposes	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
portion	0.5015416238	0.0	2.31782564021e-05	0.0	0.0	False
initialization	0.4308416716	0.0	6.6937795534e-05	0.0	0.0	False
wanted	0.4388771118	0.0	2.76617283924e-05	0.0	0.0	False
summation	0.3843101620	0.0	0.000123364295878	0.0	0.0	False
pointers	0.4388771118	0.0	3.63821834752e-05	0.0	0.0	False
modification	0.4460694698	0.0	3.96951189175e-05	0.0	0.0	False
pointing	0.3008322203	0.0	4.90257437227e-05	0.0	0.0	False
dereferencing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
star	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
lesser	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
gain	0.3584545321	0.0	5.85300239361e-05	0.0	0.0	False
worried	0.5015416238	0.0	6.40510500679e-05	0.0	0.0	False
skipped	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
improvent	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
maintaining	0.4006568144	0.0	1.98475594587e-05	0.0	0.0	False
eliminated	0.0000000000	0.0	1.84425109639e-05	0.0	0.0	False
computes	0.4175579704	0.0	3.909266219e-05	0.0	0.0	False
improvements	0.4518750965	0.0	7.0366791942e-05	0.0	0.0	False
nested	0.5015416238	0.0	5.90889485003e-05	0.0	0.0	False
sorting	0.3899765968	0.0	4.09710167553e-05	0.0	0.0	False
algorithm	0.3887648316	0.0	0.000103652353726	0.0	0.0	False
iterates	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
smallest	0.2928920518	0.0	6.94664581056e-05	0.0	0.0	False
detailed	0.0000000000	0.0	1.93940412858e-05	0.0	0.0	False
scanning	0.5023160062	0.0	7.71293494796e-05	0.0	0.0	False
iteration	0.2324178441	0.0	0.0002215294179	0.0	0.0	False
scan	0.3420255200	0.0	0.00012553333681	0.0	0.0	False
anchor	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
terminate	0.0000000000	0.0	4.32659420591e-06	0.0	0.0	False
initialized	0.4460694698	0.0	5.74658942338e-05	0.0	0.0	False
updated	0.3946043298	0.0	5.58578843665e-05	0.0	0.0	False
pointed	0.3247134259	0.0	9.13434217453e-05	0.0	0.0	False
prepares	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
limits	0.5015416238	0.0	3.97975118882e-05	0.0	0.0	False
staement	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
encounter	0.4607132129	0.0	7.11114847144e-05	0.0	0.0	False
lie	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
boolean	0.3340177960	0.0	3.68850219279e-05	0.0	0.0	False
falls	0.4297035515	0.0	3.97975118882e-05	0.0	0.0	False
comparisons	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
messy	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
elegant	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
multiway	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
exit	0.4297035515	0.0	3.87880825715e-05	0.0	0.0	False
obtain	0.5012840267	0.0	2.99881149463e-05	0.0	0.0	False
properiat	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
jumping	0.4006568144	0.0	4.93848151787e-05	0.0	0.0	False
subtractions	0.5010266940	0.0	6.74955006054e-05	0.0	0.0	False
btehe	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
jumped	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
offered	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
contiuous	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
continuos	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sparse	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
bared	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
bodies	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
paded	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
blanks	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
fourty	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
bge	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
noted	0.5010266940	0.0	2.72332722318e-05	0.0	0.0	False
positive	0.2209627155	0.0	0.000673095275265	0.0	0.0	False
negative	0.2188818035	0.0	0.000771470575373	0.0	0.0	False
twos	0.3825307951	0.0	0.000472468504238	0.0	0.0	False
complement	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
varieties	0.5012840267	0.0	3.909266219e-05	0.0	0.0	False
varying	0.4698115803	0.0	6.94664581056e-05	0.0	0.0	False
located	0.5028335909	0.0	5.09521400207e-05	0.0	0.0	False
boundaries	0.5010266940	0.0	2.34120095744e-05	0.0	0.0	False
multiples	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
aloop	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
automatically	0.4441882339	0.0	4.93629162199e-05	0.0	0.0	False
lsbs	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
segment	0.1540241978	1	0.00021732822512	0.0	0.0	False
segments	0.2897460764	0.0	6.34442821843e-05	0.0	0.0	False
region	0.2717754511	0.0	0.000101559789757	0.0	0.0	False
figuring	0.5010266940	0.0	4.68436325436e-05	0.0	0.0	False
transfering	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
tight	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
importance	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
nitty	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
gritty	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
writters	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
transformations	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
comppiler	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
inefficient	0.0000000000	0.0	5.07798948786e-06	0.0	0.0	False
convert	0.5012840267	0.0	2.02112818164e-05	0.0	0.0	False
systematic	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
tranformations	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
architecture-3	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
procedure	0.3717887969	0.0	0.000169529790407	0.0	0.0	False
construct	0.0000000000	0.0	1.59614601801e-05	0.0	0.0	False
summarized	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
includes	0.0000000000	0.0	5.85181829245e-06	0.0	0.0	False
felt	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
procedural	0.4297035515	0.0	5.49581045149e-05	0.0	0.0	False
dealt	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
thinking	0.5010266940	0.0	2.28531405865e-05	0.0	0.0	False
ease	0.4297035515	0.0	4.30994206754e-05	0.0	0.0	False
procedures	0.3591139893	0.0	7.98073009006e-05	0.0	0.0	False
linkage	0.4006568144	0.0	3.79582448854e-05	0.0	0.0	False
tranfer	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
ruturn	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
everytime	0.5015416238	0.0	0.000118383106348	0.0	0.0	False
parameter	0.3697224327	0.0	9.96087698468e-05	0.0	0.0	False
caller	0.2509642582	0.0	9.45456226876e-05	0.0	0.0	False
consumed	0.5010266940	0.0	4.09638260132e-05	0.0	0.0	False
local	0.2702104097	0.0	8.52177674801e-05	0.0	0.0	False
decorations	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
fresh	0.5012840267	0.0	3.40415902897e-05	0.0	0.0	False
allocation	0.4388771118	0.0	2.8295794543e-05	0.0	0.0	False
procure	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
accessable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
nesting	0.4297035515	0.0	7.85855944597e-05	0.0	0.0	False
recursion	0.2226277372	0.0	6.85594217596e-05	0.0	0.0	False
indirect	0.3342465753	1	6.07656571311e-05	0.0	0.0	False
organising	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
organize	0.4641724794	0.0	6.85594217596e-05	0.0	0.0	False
xchg	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
exchange	0.2265402215	0.0	5.28963899823e-05	0.0	0.0	False
enveloped	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
jal	0.3347050754	0.0	0.000236766212696	0.0	0.0	False
saves	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
denote	0.4388771118	0.0	5.31699499897e-05	0.0	0.0	False
pertaining	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
wiill	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
completing	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
prodedure	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
encapsulated	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
returning	0.5015416238	0.0	3.87880825715e-05	0.0	0.0	False
void	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
callee	0.4388771118	0.0	7.16866955231e-05	0.0	0.0	False
designated	0.4175579704	0.0	3.23234021429e-05	0.0	0.0	False
convey	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
returned	0.3340177960	0.0	2.77920763749e-05	0.0	0.0	False
resort	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
restricted	0.0000000000	0.0	1.08946097161e-05	0.0	0.0	False
declaration	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
tructures	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
continuous	0.5025746653	0.0	4.73906456807e-05	0.0	0.0	False
tranferred	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
lengthed	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ddress	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
endless	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
precaution	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
restored	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
preserves	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
huh	0.0818945117	1	0.0648344812432	0.0	0.0	False
redefined	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
min	0.3911000409	0.0	0.00111970501263	0.0	0.0	False
repeating	0.5010266940	0.0	2.79660620403e-05	0.0	0.0	False
replacement	0.4607132129	0.0	6.43830263297e-05	0.0	0.0	False
updates	0.0000000000	0.0	1.75590071808e-05	0.0	0.0	False
padded	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
elaboration	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
recursive	0.3120972106	0.0	0.000177016269507	0.0	0.0	False
indirectly	0.4006568144	0.0	2.72332722318e-05	0.0	0.0	False
exceeds	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
finding	0.4518750965	0.0	2.9617749732e-05	0.0	0.0	False
restoring	0.2836765265	0.0	0.000128026055084	0.0	0.0	False
looping	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
repeatedly	0.5017994859	0.0	4.64304305363e-05	0.0	0.0	False
entry	0.2867481058	0.0	0.000157125171596	0.0	0.0	False
popped	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
pushing	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
popping	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
pictorially	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
conceptually	0.5015416238	0.0	4.83245841329e-05	0.0	0.0	False
reducing	0.3861370470	0.0	5.71328514663e-05	0.0	0.0	False
decrement	0.1709022565	0.0	0.00014234341832	0.0	0.0	False
pop	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
restore	0.5012840267	0.0	3.07375182732e-05	0.0	0.0	False
allocating	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
earmark	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pay	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
availability	0.5010266940	0.0	4.02704867775e-05	0.0	0.0	False
freely	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
finishes	0.0000000000	0.0	2.15497103377e-05	0.0	0.0	False
partial	0.2941277768	0.0	0.00017648516235	0.0	0.0	False
preserve	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
destroy	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
fingers	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
safe	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
preserved	0.4297035515	0.0	5.31255933755e-05	0.0	0.0	False
complying	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
feels	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
necessity	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
callers	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
stick	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
disturbed	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
aspected	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
calleee	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
untempored	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
guarantee	0.0000000000	0.0	4.63201272915e-06	0.0	0.0	False
safely	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
recover	0.3577974925	0.0	3.07375182732e-05	0.0	0.0	False
temporing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
touching	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
constraint	0.4388771118	0.0	4.30325255825e-05	0.0	0.0	False
expanding	0.4006568144	0.0	3.1274129752e-05	0.0	0.0	False
kernel	0.3758664955	0.0	3.42797108798e-05	0.0	0.0	False
reserved	0.4175579704	0.0	2.02112818164e-05	0.0	0.0	False
shared	0.4251039398	0.0	3.59563178435e-05	0.0	0.0	False
frame	0.2836765265	0.0	4.08327454073e-05	0.0	0.0	False
shortly	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
conveniently	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
assumes	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
reported	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
usages	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
activation	0.2011990155	0.0	0.000546868910231	0.0	0.0	False
abou	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
vary	0.4142112283	0.0	6.05723188827e-05	0.0	0.0	False
allocated	0.2506420134	0.0	4.32659420591e-05	0.0	0.0	False
sees	0.5025746653	0.0	4.22961881229e-05	0.0	0.0	False
reference	0.4074340007	0.0	7.07591834175e-05	0.0	0.0	False
accessible	0.4175579704	0.0	3.07375182732e-05	0.0	0.0	False
everythinh	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
referenced	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
difficulty	0.5012840267	0.0	2.78907481392e-05	0.0	0.0	False
act	0.5012840267	0.0	2.85664257332e-05	0.0	0.0	False
bracket	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
offsets	0.3577974925	0.0	5.33758750566e-05	0.0	0.0	False
arranging	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
complications	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
creation	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
shrink	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
couldn	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
aggregate	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
pushes	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
pops	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
isallocated	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
deallocated	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
matched	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
areas	0.4566722815	0.0	5.09521400207e-05	0.0	0.0	False
heap	0.2863849765	1	5.90745114399e-05	0.0	0.0	False
grows	0.3216875412	0.0	8.51277876273e-05	0.0	0.0	False
shrinks	0.3899765968	0.0	8.64234265627e-05	0.0	0.0	False
random	0.0000000000	0.0	6.13607156944e-06	0.0	0.0	False
allocations	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
malloc	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
automatic	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
partition	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
clash	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
successfully	0.0000000000	0.0	1.01559789757e-05	0.0	0.0	False
hope	0.5015416238	0.0	4.6911194628e-05	0.0	0.0	False
allocate	0.4106399888	0.0	4.57019053908e-05	0.0	0.0	False
routines	0.0000000000	0.0	1.11562992557e-05	0.0	0.0	False
kep	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
disposed	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
funtion	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
funtions	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
inputting	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
matrix	0.4460694698	0.0	5.04243321e-05	0.0	0.0	False
sorted	0.3340177960	0.0	3.7818249075e-05	0.0	0.0	False
matrices	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
arekept	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
stright	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
declarations	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
permit	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
spliting	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
wastage	0.3130010904	0.0	6.17310189734e-05	0.0	0.0	False
utilised	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
creates	0.0000000000	0.0	3.69129854714e-06	0.0	0.0	False
maintained	0.4388771118	0.0	3.16936994967e-05	0.0	0.0	False
initialised	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
scanned	0.4388771118	0.0	6.64269285495e-05	0.0	0.0	False
creating	0.5025746653	0.0	3.77627607472e-05	0.0	0.0	False
ascending	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
exhausted	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
tail	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
disposing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
reserve	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
inaccessable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
recursively	0.0000000000	1	2.27871214242e-05	0.0	0.0	False
vaue	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
initialising	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fom	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
quickly	0.4698115803	0.0	3.36261672552e-05	0.0	0.0	False
sample	0.4175579704	0.0	2.92650119681e-05	0.0	0.0	False
filling	0.5020576132	0.0	6.44327788439e-05	0.0	0.0	False
thethird	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
copying	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
copied	0.0000000000	0.0	4.73906456807e-06	0.0	0.0	False
dispose	0.3130010904	0.0	8.43693757567e-05	0.0	0.0	False
comparitively	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
invocation	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
labeling	0.3130010904	0.0	6.17310189734e-05	0.0	0.0	False
prime	0.2863849765	0.0	5.90745114399e-05	0.0	0.0	False
adress	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
recovering	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
peak	0.3899765968	0.0	5.02826574546e-05	0.0	0.0	False
analytically	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
experimentally	0.4175579704	0.0	6.54879953831e-05	0.0	0.0	False
analytical	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
empty	0.4566722815	0.0	2.92590914622e-05	0.0	0.0	False
decreases	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
rewrite	0.3340177960	0.0	5.31255933755e-05	0.0	0.0	False
restructure	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
existence	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
characteristics	0.4297035515	0.0	2.59595652355e-05	0.0	0.0	False
cisc	0.3056823266	1	0.000276227248145	0.0	0.0	False
broadly	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
characterize	0.4388771118	0.0	5.81276320197e-05	0.0	0.0	False
predominant	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
flavour	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
movement	0.3092522180	0.0	0.00011814902288	0.0	0.0	False
linkages	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
curent	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sothis	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
supplied	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
spaces	0.5012840267	0.0	3.07375182732e-05	0.0	0.0	False
configuration	0.0000000000	0.0	1.38960381875e-05	0.0	0.0	False
modes	0.2968008758	0.0	0.00014885669594	0.0	0.0	False
resulting	0.5010266940	0.0	1.6539491747e-05	0.0	0.0	False
implicit	0.4297035515	0.0	3.68850219279e-05	0.0	0.0	False
borrow	0.3340177960	0.0	6.69635400282e-05	0.0	0.0	False
suffixed	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
stricly	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
completely	0.5015416238	0.0	1.9745166488e-05	0.0	0.0	False
orthogonal	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
largest	0.3311354015	0.0	0.000144969954788	0.0	0.0	False
fair	0.4106399888	0.0	5.02033466505e-05	0.0	0.0	False
doan	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
orthogonality	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
constrasting	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
increments	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
succeeds	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
danger	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
slowing	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
ticks	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
universality	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
philosophy	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
restricting	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
mixture	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
somwhere	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
favor	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
classified	0.0000000000	0.0	1.98987559441e-05	0.0	0.0	False
replaces	0.2863849765	0.0	4.91800292372e-05	0.0	0.0	False
acc	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
participating	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
implicitly	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
prosessor	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
classify	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
registerless	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sun	0.4388771118	0.0	4.09710167553e-05	0.0	0.0	False
sparc	0.4184530955	0.0	9.48956122135e-05	0.0	0.0	False
instances	0.0000000000	0.0	4.73906456807e-06	0.0	0.0	False
interpretation	0.3681882095	0.0	9.42692049195e-05	0.0	0.0	False
decreasing	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
auto	0.1668946648	0.0	8.54014000905e-05	0.0	0.0	False
decrementing	0.2860492380	0.0	3.93926323335e-05	0.0	0.0	False
pre	0.4006568144	0.0	3.42797108798e-05	0.0	0.0	False
post	0.3337893297	0.0	2.34120095744e-05	0.0	0.0	False
catered	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
generalities	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
characters	0.4175579704	0.0	1.97583774232e-05	0.0	0.0	False
generality	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
deallocation	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
provisions	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
comon	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
helpful	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
generalization	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
coined	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
henassi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
patterson	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
existed	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
approaches	0.5015416238	0.0	2.59595652355e-05	0.0	0.0	False
propagated	0.4175579704	0.0	4.1519737157e-05	0.0	0.0	False
targeting	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
achieving	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
berkley	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
contemporarily	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
popularly	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
historical	0.5010266940	0.0	3.54170622503e-05	0.0	0.0	False
roots	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
hewlett	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
packard	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
motorola	0.3342465753	0.0	7.8785264667e-05	0.0	0.0	False
dec	0.3005543010	0.0	5.49581045149e-05	0.0	0.0	False
alpha	0.0000000000	1	2.65627966877e-05	0.0	0.0	False
sixties	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
classical	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
vax	0.2897460764	0.0	0.000147722371251	0.0	0.0	False
stood	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
digital	0.5023160062	0.0	3.24723406974e-05	0.0	0.0	False
coorporation	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
considerations	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
optimal	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
substantial	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
intels	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
redesigned	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
baggage	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
clumsy	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
helped	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
pump	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
investment	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
beautiful	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
perfected	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
desirable	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
pays	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
efforts	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
directions	0.4388771118	0.0	3.09813460565e-05	0.0	0.0	False
stacks	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
salient	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
numerous	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
grew	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
climax	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
origin	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
effort	0.4175579704	0.0	2.42448572835e-05	0.0	0.0	False
business	0.0000000000	0.0	1.29797826177e-05	0.0	0.0	False
rival	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
mainframes	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
xcxc	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
servers	0.5010266940	0.0	1.7703626318e-05	0.0	0.0	False
nineties	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
extensively	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
machintosh	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
similarities	0.5010266940	0.0	3.79582448854e-05	0.0	0.0	False
parity	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
worth	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
mentioning	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
decremented	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
facilitates	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
similarity	0.5010266940	0.0	3.79582448854e-05	0.0	0.0	False
filelds	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
distinguished	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
choosing	0.5025746653	0.0	6.14750365465e-05	0.0	0.0	False
disallow	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
indexed	0.5010266940	0.0	2.521216605e-05	0.0	0.0	False
versatile	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
displacement	0.3223841157	0.0	0.000111115834152	0.0	0.0	False
absolute	0.4297035515	0.0	3.7818249075e-05	0.0	0.0	False
subroutine	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
unequal	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
chck	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
shorten	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
lwu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
scalable	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
scalability	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
scaled	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
toshiba	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
fujitsu	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
cypress	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tatung	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
extensions	0.4006568144	0.0	2.521216605e-05	0.0	0.0	False
uncnditional	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
squeezed	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
implementations	0.5010266940	0.0	1.85280509166e-05	0.0	0.0	False
differs	0.5010266940	0.0	2.17892194323e-05	0.0	0.0	False
aprocedure	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
disjoint	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
overlap	0.5012840267	0.0	3.07375182732e-05	0.0	0.0	False
globals	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
cwp	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
cyclic	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
sliding	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
purposes	0.0000000000	0.0	9.2640254583e-06	0.0	0.0	False
fives	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
successor	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
discontinued	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
compaq	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
illusion	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
topic	0.4460694698	0.0	3.16134038771e-05	0.0	0.0	False
extends	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
character	0.3681882095	0.0	5.21297102488e-05	0.0	0.0	False
strings	0.5012840267	0.0	2.42448572835e-05	0.0	0.0	False
theer	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
deferred	0.2275376510	0.0	4.92407904169e-05	0.0	0.0	False
indirection	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
scaling	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
autoincrement	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
autodecrement	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
polynomials	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
insertion	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
datatype	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
implies	0.5012840267	0.0	2.72365242904e-05	0.0	0.0	False
excluded	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
informations	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
packing	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
unpacked	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
confined	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
breaks	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
sixeen	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
companion	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
coprocessor	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
kilo	0.2852911373	0.0	0.000498236845883	0.0	0.0	False
demand	0.3591139893	0.0	6.20230940512e-05	0.0	0.0	False
newer	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
paging	0.5010266940	0.0	2.87329471169e-05	0.0	0.0	False
mmx	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
multimedia	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
simd	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
comments	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
textbook	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
illustrates	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
golden	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
handcuffs	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tied	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
constrained	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
clothing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
bag	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
love	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
pursued	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
lacks	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
success	0.3508807971	0.0	4.76582264056e-05	0.0	0.0	False
widely	0.0000000000	0.0	2.85664257332e-06	0.0	0.0	False
headache	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
supports	0.0000000000	0.0	6.43047887069e-06	0.0	0.0	False
permitted	0.0000000000	0.0	2.15497103377e-05	0.0	0.0	False
irregular	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
extremes	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
correspondence	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
grace	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
subset	0.4084602260	0.0	7.6089031117e-05	0.0	0.0	False
eax	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
ebx	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
ecx	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
edx	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
quarters	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
ebp	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
esp	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
edi	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
segmentation	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
addres	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
shifted	0.3358568479	0.0	0.00016245490646	0.0	0.0	False
proceeded	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
modifies	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
prefixes	0.2697516484	0.0	5.81276320197e-05	0.0	0.0	False
modifications	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
override	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
semaphore	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
locked	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
overridden	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
strength	0.0000000000	0.0	5.57814962784e-06	0.0	0.0	False
strongest	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
contd	0.5015416238	0.0	5.0621625454e-05	0.0	0.0	False
angles	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
peformance	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
professionally	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
architects	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
interlink	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
clocks	0.4518750965	0.0	6.12748625215e-05	0.0	0.0	False
measured	0.5012840267	0.0	2.66024336335e-05	0.0	0.0	False
ipc	0.0000000000	1	1.23462037947e-05	0.0	0.0	False
confine	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
relates	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
conversely	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
talks	0.4006568144	0.0	3.54170622503e-05	0.0	0.0	False
spending	0.3508807971	0.0	6.41177886008e-05	0.0	0.0	False
instantaneous	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
fastest	0.4518750965	0.0	7.47355268825e-05	0.0	0.0	False
nut	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
shell	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
statistically	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
occupies	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
pitfall	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
indicators	0.3508807971	0.0	8.19763569513e-05	0.0	0.0	False
knock	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
classes	0.4006568144	0.0	1.44321514211e-05	0.0	0.0	False
clas	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tempted	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
essentilly	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
trades	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
quantify	0.5017994859	0.0	9.81206280462e-05	0.0	0.0	False
counted	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
miliion	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
spendind	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
answers	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
unknown	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
faced	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
focussed	0.4006568144	0.0	6.74955006054e-05	0.0	0.0	False
compilations	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
editings	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
scientific	0.5017994859	0.0	4.52527630001e-05	0.0	0.0	False
personalized	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
evaluating	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
benchmarks	0.2074897792	1	0.000438720753935	0.0	0.0	False
collectively	0.5010266940	0.0	2.87329471169e-05	0.0	0.0	False
bear	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
benchmark	0.1930685235	0.0	0.000223211800094	0.0	0.0	False
reflect	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
overly	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
misrepresent	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
usefulness	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
mutually	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
agreed	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
standardized	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
abused	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
highly	0.5012840267	0.0	2.26383567834e-05	0.0	0.0	False
optimized	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
consortium	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
spec	0.4297035515	1	6.69635400282e-05	0.0	0.0	False
cooperative	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
industries	0.4006568144	0.0	6.08113854719e-05	0.0	0.0	False
joined	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
hands	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
standardize	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
declaring	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
tabulating	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
platform	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
synthetic	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
abuse	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
attack	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
chances	0.4006568144	0.0	4.46423600188e-05	0.0	0.0	False
abuses	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
valuable	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
benchmak	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tests	0.0000000000	0.0	1.39830310201e-05	0.0	0.0	False
lighter	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
colour	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
orange	0.3758664955	0.0	6.14457390198e-05	0.0	0.0	False
enhanced	0.1877163739	0.0	3.3468897767e-05	0.0	0.0	False
optimization	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
rating	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
bars	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
gcc	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
compiled	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
marginal	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
stress	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
spice	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
lisp	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
interpreter	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
dark	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
dramatic	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
clever	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
trick	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
totality	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
startling	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
int	0.4006568144	0.0	2.28531405865e-05	0.0	0.0	False
heavy	0.5012840267	0.0	3.59857379356e-05	0.0	0.0	False
numerical	0.5017994859	0.0	4.89406085704e-05	0.0	0.0	False
numeric	0.0000000000	0.0	1.93940412858e-05	0.0	0.0	False
plays	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
ksim	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
simulates	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
gnu	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
compress	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
compression	0.4006568144	0.0	2.72332722318e-05	0.0	0.0	False
decompression	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
ijpeg	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
decompresion	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
perl	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
manipulates	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
vortex	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tomcatv	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mesh	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
swim	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
shallow	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
water	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
physics	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
astrophysics	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
solver	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
differential	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
turbulence	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
cube	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
solves	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
temperature	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
wind	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
velocity	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
pollutant	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
distribution	0.0000000000	0.0	4.13487293675e-06	0.0	0.0	False
chemistry	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
plasma	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
revised	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
prevalent	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
periodically	0.4006568144	0.0	2.07898191287e-05	0.0	0.0	False
pent	0.0000000000	0.0	0.0	0.0	0.0	False
ium	0.0000000000	0.0	0.0	0.0	0.0	False
adjust	0.4297035515	0.0	3.97975118882e-05	0.0	0.0	False
remind	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
perpherals	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
law	0.4006568144	0.0	2.79660620403e-05	0.0	0.0	False
amdahls	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
speedup	0.2609035389	0.0	0.000123364295878	0.0	0.0	False
subscript	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
fourths	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
infinitely	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
unaffected	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
affected	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
quantifying	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
multiplying	0.4202549087	0.0	0.00016108194711	0.0	0.0	False
dominant	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
underlines	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
achievement	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
enhance	0.5010266940	0.0	3.54170622503e-05	0.0	0.0	False
enhancement	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
yield	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
synthesize	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
tally	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
improves	0.5010266940	0.0	2.45900146186e-05	0.0	0.0	False
spot	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
assumtions	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
simplifying	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
assumptions	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
indicator	0.5010266940	0.0	3.32157897256e-05	0.0	0.0	False
mflops	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
fallacies	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
reflecting	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
avilable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
enhancements	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
mesures	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
influenced	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
fabrication	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
prof.anshul	0.5025746653	0.0	0.000197305177247	0.0	0.0	False
operators	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
achieved	0.5012840267	0.0	2.26383567834e-05	0.0	0.0	False
aiming	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
multiplier	0.3100381194	0.0	0.000473532425392	0.0	0.0	False
divider	0.4142112283	0.0	0.000276227248145	0.0	0.0	False
presume	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
refresh	0.4006568144	0.0	4.27007000453e-05	0.0	0.0	False
comfortable	0.5010266940	0.0	4.27007000453e-05	0.0	0.0	False
quaintest	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dep	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
circumstances	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
radix	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
complication	0.4175579704	0.0	5.12047825165e-05	0.0	0.0	False
ranging	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
infinitive	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
correspondent	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
existent	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
fractions	0.2672508215	0.0	9.36872650872e-05	0.0	0.0	False
representing	0.4721514497	0.0	7.61698423179e-05	0.0	0.0	False
mathematically	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
compliment	0.2914491963	0.0	0.000699330932927	0.0	0.0	False
representations	0.5010266940	0.0	3.32157897256e-05	0.0	0.0	False
ambiguity	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
unique	0.5012840267	0.0	1.88813803736e-05	0.0	0.0	False
inst	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
unbalanced	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
easies	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
flipping	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
inverting	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
righting	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
num	0.5010266940	0.0	2.95444742501e-05	0.0	0.0	False
ber	0.0000000000	0.0	0.0	0.0	0.0	False
closed	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
billion	0.4006568144	0.0	3.32157897256e-05	0.0	0.0	False
familiarity	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pencil	0.5015416238	0.0	9.12170782079e-05	0.0	0.0	False
school	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
permissible	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
accompanied	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
invert	0.2819813168	0.0	8.24371567724e-05	0.0	0.0	False
triple	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
unsigned	0.2751437022	0.0	0.000522401668192	0.0	0.0	False
complimenting	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
flipped	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
rerepresented	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
conversion	0.3899765968	0.0	4.91800292372e-05	0.0	0.0	False
signed	0.3089243817	0.0	0.000539905446357	0.0	0.0	False
pixel	0.2836765265	0.0	0.000104703265621	0.0	0.0	False
lbu	0.3337893297	0.0	7.89220708986e-05	0.0	0.0	False
bites	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
replicates	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
simples	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
cascade	0.4006568144	0.0	4.27007000453e-05	0.0	0.0	False
zooming	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
cater	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
crado	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
map	0.4180468304	0.0	0.0001111683055	0.0	0.0	False
electronics	0.5010266940	0.0	2.28531405865e-05	0.0	0.0	False
systematically	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
drawing	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
cardo	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
minimal	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
incases	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
oaring	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
connection	0.3165280972	0.0	4.26141995821e-05	0.0	0.0	False
deeply	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
comprehend	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
rivet	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
subtractor	0.3186309043	0.0	0.000374879836769	0.0	0.0	False
note	0.5017994859	0.0	1.39463021836e-05	0.0	0.0	False
inverter	0.4518750965	0.0	0.000177574659522	0.0	0.0	False
inverted	0.3758664955	0.0	5.69373673281e-05	0.0	0.0	False
selects	0.5015416238	0.0	4.30994206754e-05	0.0	0.0	False
binv	0.4175579704	0.0	9.86525886233e-05	0.0	0.0	False
standing	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
blue	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
inversion	0.4006568144	0.0	4.46423600188e-05	0.0	0.0	False
vectors	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
anding	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
oring	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
anasit	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
routed	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
mis	0.0000000000	0.0	0.0	0.0	0.0	False
andi	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
aadd	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
addu	0.3577974925	0.0	9.86525886233e-05	0.0	0.0	False
reduction	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
exceeded	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
coarse	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
subtractu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
addiu	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
interpreting	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
included	0.0000000000	0.0	8.85181315901e-06	0.0	0.0	False
commutate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
accumulate	0.4175579704	0.0	4.02704867775e-05	0.0	0.0	False
lau	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
defers	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
resorting	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
equate	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
cursive	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
compa	0.0000000000	0.0	0.0	0.0	0.0	False
rison	0.0000000000	0.0	0.0	0.0	0.0	False
interval	0.2689643769	0.0	8.77950359042e-05	0.0	0.0	False
cond	0.0000000000	0.0	0.0	0.0	0.0	False
ition	0.0000000000	0.0	0.0	0.0	0.0	False
msb	0.3233453582	0.0	0.000303729752724	0.0	0.0	False
propagating	0.3340177960	0.0	5.49581045149e-05	0.0	0.0	False
met	0.3130010904	0.0	4.1519737157e-05	0.0	0.0	False
yields	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
inclusive	0.4006568144	0.0	2.87329471169e-05	0.0	0.0	False
individually	0.5015416238	0.0	3.51180143617e-05	0.0	0.0	False
conjuncting	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
indication	0.4671747855	0.0	0.000133132434543	0.0	0.0	False
excluding	0.0000000000	0.0	3.07228695099e-05	0.0	0.0	False
explore	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
tapped	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
insure	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
instructive	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
mux	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
exceeding	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
ranges	0.5010266940	0.0	2.521216605e-05	0.0	0.0	False
wrapper	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
red	0.4460694698	0.0	4.15796382574e-05	0.0	0.0	False
verified	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
progressing	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
diagonally	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
invalid	0.2860492380	0.0	2.28531405865e-05	0.0	0.0	False
angle	0.3577974925	0.0	4.57984204291e-05	0.0	0.0	False
flips	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
diagonal	0.3577974925	0.0	5.85545406795e-05	0.0	0.0	False
normalness	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
polarity	0.4297035515	0.0	0.000101243250908	0.0	0.0	False
propagately	0.4013157895	0.0	0.000157844141797	0.0	0.0	False
color	0.4006568144	0.0	2.12819469068e-05	0.0	0.0	False
corners	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
corner	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
reversive	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
diseaser	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mult	0.3472623048	0.0	0.000177574659522	0.0	0.0	False
slti	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
halting	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
printing	0.4518750965	0.0	6.4649131013e-05	0.0	0.0	False
cores	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
discarding	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
multu	0.2503848127	0.0	0.000118383106348	0.0	0.0	False
lhu	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
circle	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
misnomer	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
sltiu	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
meanings	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
covert	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
manipulate	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
extracting	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
restriction	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
shifting	0.2802010861	0.0	0.000328601228973	0.0	0.0	False
loose	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
rising	0.2860492380	0.0	6.08113854719e-05	0.0	0.0	False
interpreted	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
vacated	0.4006568144	0.0	6.74955006054e-05	0.0	0.0	False
replicated	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
vacating	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
dividing	0.4460694698	0.0	5.04243321e-05	0.0	0.0	False
quotient	0.2352838045	0.0	0.000245532980104	0.0	0.0	False
remainder	0.2652515341	0.0	0.000126025454313	0.0	0.0	False
prevented	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
sll	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
wastages	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sllv	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
srl	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
srlv	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
wired	0.3472623048	1	5.39786069034e-05	0.0	0.0	False
wiring	0.3170203551	0.0	0.000118177897001	0.0	0.0	False
arbitrary	0.5017994859	0.0	2.583908983e-05	0.0	0.0	False
shifter	0.3005543010	0.0	0.000118383106348	0.0	0.0	False
probate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
stopped	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
transcriptor	0.5015416238	0.0	6.40510500679e-05	0.0	0.0	False
g.sathis	0.5015416238	0.0	9.12170782079e-05	0.0	0.0	False
defer	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
interms	0.4610505005	0.0	0.000319259773728	0.0	0.0	False
vertex	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
multipli	0.0000000000	0.0	0.0	0.0	0.0	False
cation	0.0000000000	0.0	0.0	0.0	0.0	False
multiplicand	0.2860492380	0.0	7.89220708986e-05	0.0	0.0	False
products	0.3264130071	0.0	9.59960810898e-05	0.0	0.0	False
successively	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
summit	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
illustrating	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
anded	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
propagate	0.3328042141	0.0	0.000285596584418	0.0	0.0	False
iterative	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
accumulated	0.5010266940	0.0	2.72332722318e-05	0.0	0.0	False
intention	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
accumulates	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
accumulation	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
accumulating	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
incrementky	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
successive	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
compensate	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
supplies	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
edge	0.1677552424	0.0	0.000184260915354	0.0	0.0	False
conjunction	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
instruct	0.4460694698	0.0	8.92847200377e-05	0.0	0.0	False
closure	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
mange	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
ial	0.0000000000	0.0	0.0	0.0	0.0	False
obtains	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
consequent	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
conceptual	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
pure	0.0000000000	0.0	5.07798948786e-06	0.0	0.0	False
vacant	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
individuate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
accommodated	0.5012840267	0.0	3.909266219e-05	0.0	0.0	False
shuttle	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
truckling	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
leads	0.5012840267	0.0	3.07375182732e-05	0.0	0.0	False
combining	0.5010266940	0.0	2.521216605e-05	0.0	0.0	False
initializes	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
expects	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
ignores	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
magnitudes	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
identically	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
detections	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
oblivious	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
handles	0.0000000000	0.0	4.63201272915e-06	0.0	0.0	False
signs	0.4013157895	0.0	0.000104780792613	0.0	0.0	False
analyses	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
retained	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
subtracted	0.4388771118	0.0	7.8124130033e-05	0.0	0.0	False
subseq	0.0000000000	0.0	0.0	0.0	0.0	False
uent	0.0000000000	0.0	0.0	0.0	0.0	False
involving	0.4006568144	0.0	2.953725572e-05	0.0	0.0	False
summed	0.5010266940	0.0	6.74955006054e-05	0.0	0.0	False
facilitate	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
dummy	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
unpaired	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
enumerate	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
insteadly	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
booths	0.5010266940	0.0	6.74955006054e-05	0.0	0.0	False
devised	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
comprising	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
booth	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
produced	0.5010266940	0.0	2.39904919571e-05	0.0	0.0	False
square	0.3577974925	0.0	2.78907481392e-05	0.0	0.0	False
pos	0.0000000000	0.0	0.0	0.0	0.0	False
itive	0.0000000000	0.0	0.0	0.0	0.0	False
utilized	0.5015416238	0.0	3.97975118882e-05	0.0	0.0	False
oaky	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
ment	0.0000000000	0.0	0.0	0.0	0.0	False
ion	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
accommodating	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
gprs	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
gpr	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
translates	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
wrap	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
sorter	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
multipliers	0.2061868115	0.0	0.000138113624073	0.0	0.0	False
algorithms	0.0000000000	0.0	5.57704191003e-06	0.0	0.0	False
manually	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
refinements	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
dropping	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
insignificant	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
justified	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
regarded	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
mapping	0.3526557580	0.0	8.8821995058e-05	0.0	0.0	False
dividend	0.3349347975	0.0	0.000212839849152	0.0	0.0	False
divisor	0.3763012466	0.0	0.000111115834152	0.0	0.0	False
powers	0.5010266940	0.0	3.2216389422e-05	0.0	0.0	False
relation	0.5015416238	0.0	5.49581045149e-05	0.0	0.0	False
displays	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
wholes	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
invariant	0.2074241995	0.0	0.000128102100136	0.0	0.0	False
maintains	0.0000000000	0.0	4.52767135667e-06	0.0	0.0	False
intuitively	0.4006568144	0.0	3.79582448854e-05	0.0	0.0	False
inductively	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ship	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
meet	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
intuition	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
learning	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
inductive	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
induction	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
holes	0.4006568144	0.0	3.32157897256e-05	0.0	0.0	False
invariants	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
noticing	0.5010266940	0.0	4.46423600188e-05	0.0	0.0	False
trivially	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
ensures	0.0000000000	0.0	4.96188986468e-06	0.0	0.0	False
regressively	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
operationally	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
placing	0.5017994859	0.0	4.89406085704e-05	0.0	0.0	False
compressed	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
captures	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
graduality	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
stationary	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
stuffing	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
restorations	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
restoration	0.3342465753	0.0	7.32774726866e-05	0.0	0.0	False
wording	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
pending	0.4006568144	0.0	3.32157897256e-05	0.0	0.0	False
fore	0.0000000000	0.0	0.0	0.0	0.0	False
halved	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
collies	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
postponing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
adjustment	0.4175579704	0.0	4.74478061068e-05	0.0	0.0	False
anticipatory	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
corrected	0.2860492380	0.0	3.1274129752e-05	0.0	0.0	False
resome	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
corrections	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
locally	0.0000000000	0.0	5.07798948786e-06	0.0	0.0	False
putted	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
converted	0.4297035515	0.0	3.04679369272e-05	0.0	0.0	False
suggest	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
convinced	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
closer	0.3899765968	0.0	3.63821834752e-05	0.0	0.0	False
observe	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
governing	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
gat	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
proof	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
handwork	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
improvisation	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
remembered	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
conches	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fits	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
chapter	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
focused	0.5012840267	0.0	3.69215696499e-05	0.0	0.0	False
govern	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
bottle	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
neck	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
cascaded	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
dependents	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
realization	0.0000000000	0.0	4.20516977341e-05	0.0	0.0	False
waveforms	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
attribute	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
driving	0.3899765968	0.0	6.89371065837e-05	0.0	0.0	False
loader	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
capacitance	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
charged	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
charging	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
peek	0.4006568144	0.0	5.60689303121e-05	0.0	0.0	False
comparable	0.4297035515	0.0	4.55742428483e-05	0.0	0.0	False
fitting	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
feeds	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
pico	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
proportionally	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
slowly	0.0000000000	0.0	1.59614601801e-05	0.0	0.0	False
idealize	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
approximate	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
idealizing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
effected	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
strongly	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
deepest	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
parenthesis	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
ands	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
inverters	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
compliments	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
reorganize	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
rippling	0.5010266940	0.0	7.89220708986e-05	0.0	0.0	False
ripple	0.5017994859	0.0	9.16831935364e-05	0.0	0.0	False
primary	0.4006568144	0.0	1.41057039953e-05	0.0	0.0	False
brocket	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
theoretically	0.0000000000	0.0	1.75590071808e-05	0.0	0.0	False
impractical	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
thet	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
unworkable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
verify	0.0000000000	0.0	1.84425109639e-05	0.0	0.0	False
absorbed	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
preprocessing	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
playing	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
determination	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
digest	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
preprocess	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
propagates	0.2226277372	0.0	7.8785264667e-05	0.0	0.0	False
substitution	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
growing	0.5010266940	0.0	2.23125985113e-05	0.0	0.0	False
feasible	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
incoming	0.3861370470	0.0	4.24934700705e-05	0.0	0.0	False
extern	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
sums	0.2386774919	0.0	0.000130975990766	0.0	0.0	False
brevity	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
collapsed	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
suppressing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
retails	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
separating	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
purple	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
considerable	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
wider	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
letting	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
capital	0.0000000000	1	2.95444742501e-05	0.0	0.0	False
propagation	0.1916645267	0.0	9.87441928381e-05	0.0	0.0	False
substituted	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
linearly	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
explaining	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
abbreviated	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
iteratively	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
redo	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
tree	0.3472623048	0.0	3.03110666782e-05	0.0	0.0	False
clause	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
neighbor	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
cell	0.0000000000	0.0	8.85181315901e-06	0.0	0.0	False
leftward	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
symmetrical	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
interchangeable	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
cells	0.0000000000	0.0	1.19952459785e-05	0.0	0.0	False
rearranged	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
pij	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
sigma	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
excitable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
easiest	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
finished	0.0000000000	0.0	9.47812913615e-06	0.0	0.0	False
doubtful	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
proposal	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
propositional	0.4006568144	0.0	5.23903963065e-05	0.0	0.0	False
incase	0.4460694698	0.0	0.000121622770944	0.0	0.0	False
ieee	0.4175579704	0.0	3.07375182732e-05	0.0	0.0	False
underflow	0.2819813168	1	0.000100445310042	0.0	0.0	False
rational	0.4388771118	0.0	0.000106419924576	0.0	0.0	False
distances	0.0000000000	0.0	5.85300239361e-06	0.0	0.0	False
astronomy	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
pluto	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mars	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
electron	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
grams	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
deperent	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pairs	0.4106399888	0.0	3.24723406974e-05	0.0	0.0	False
soum	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ability	0.0000000000	0.0	8.45923762457e-06	0.0	0.0	False
associate	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
precision	0.1553819932	0.0	0.000282334212667	0.0	0.0	False
irrational	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
infinite	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
collecting	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
repetition	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
colors	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
truncated	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
exponent	0.1815206071	0.0	0.000493848151787	0.0	0.0	False
faction	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
mantissa	0.3196406849	1	0.000276227248145	0.0	0.0	False
emerged	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
acceptable	0.5010266940	0.0	1.73063768236e-05	0.0	0.0	False
institution	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
electrical	0.3577974925	0.0	2.85664257332e-05	0.0	0.0	False
engineers	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
publishing	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
standards	0.4193520667	0.0	6.06338454492e-05	0.0	0.0	False
invisible	0.4175579704	0.0	4.28496385998e-05	0.0	0.0	False
accept	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
normalized	0.5010266940	0.0	4.68436325436e-05	0.0	0.0	False
adjusted	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
sim	0.4175579704	0.0	7.60142318399e-05	0.0	0.0	False
exponents	0.3544794189	0.0	0.000236766212696	0.0	0.0	False
bias	0.2503848127	0.0	8.41033954681e-05	0.0	0.0	False
excludes	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
wehave	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mantissas	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
significance	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
exceed	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
hen	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
normalization	0.2950066497	0.0	0.00015202846368	0.0	0.0	False
lock	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
significants	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
alignment	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
rounding	0.2718138778	1	0.000133132434543	0.0	0.0	False
throwing	0.4013157895	0.0	6.64315794511e-05	0.0	0.0	False
round	0.1949882984	0.0	5.53234567848e-05	0.0	0.0	False
consecutively	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
ration	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
aligning	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
guard	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
sticky	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
externally	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
distinguishes	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
dead	0.5010266940	0.0	3.54170622503e-05	0.0	0.0	False
nearest	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
financial	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
gains	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
party	0.3758664955	0.0	4.43058835799e-05	0.0	0.0	False
denormalized	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
force	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
undefined	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
negate	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
lwc	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
swc	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
hood	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
mead	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
conversions	0.2860492380	0.0	3.32157897256e-05	0.0	0.0	False
lossy	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
notations	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
mac	0.0000000000	0.0	3.29086108133e-06	0.0	0.0	False
manageable	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
constraints	0.4006568144	0.0	2.39904919571e-05	0.0	0.0	False
comp	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
arity	0.0000000000	0.0	0.0	0.0	0.0	False
equ	0.0000000000	0.0	0.0	0.0	0.0	False
incremental	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
diverse	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
intend	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
story	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
quantents	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
connections	0.5010266940	0.0	1.22721431389e-05	0.0	0.0	False
resist	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
quantent	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
hole	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
extract	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
instantly	0.5012840267	0.0	7.60142318399e-05	0.0	0.0	False
encapsulates	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
react	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
nand	0.3758664955	0.0	0.000101243250908	0.0	0.0	False
decoder	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
identifies	0.0000000000	0.0	4.73906456807e-06	0.0	0.0	False
counters	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
clocked	0.3472623048	0.0	0.000151864876362	0.0	0.0	False
unclocked	0.2863849765	0.0	0.000157844141797	0.0	0.0	False
bet	0.0000000000	0.0	0.0	0.0	0.0	False
ween	0.0000000000	0.0	0.0	0.0	0.0	False
falling	0.5012840267	0.0	5.58029500235e-05	0.0	0.0	False
coupled	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
latch	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
feedback	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
stable	0.3189095832	0.0	3.63821834752e-05	0.0	0.0	False
convince	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
flop	0.2314258615	0.0	0.000202486501816	0.0	0.0	False
latches	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
triggered	0.3130010904	0.0	4.28496385998e-05	0.0	0.0	False
trigger	0.2781736305	0.0	3.59161838961e-05	0.0	0.0	False
observed	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
fur	0.0000000000	0.0	0.0	0.0	0.0	False
ther	0.0000000000	0.0	0.0	0.0	0.0	False
instability	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
presents	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
tolerate	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
registered	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
unpredictable	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
manipulation	0.0000000000	0.0	1.32658372961e-05	0.0	0.0	False
alus	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
noting	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
debate	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
contexts	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
responds	0.0000000000	0.0	5.44730485807e-06	0.0	0.0	False
external	0.4460694698	0.0	2.95303883771e-05	0.0	0.0	False
miscellaneous	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
restrictions	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
extending	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
ant	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
directs	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
seeks	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
beg	0.0000000000	0.0	0.0	0.0	0.0	False
transforms	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
yesterday	0.5010266940	0.0	6.08113854719e-05	0.0	0.0	False
rad	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
forming	0.5015416238	0.0	4.30994206754e-05	0.0	0.0	False
port	0.2270295418	0.0	0.000102887661931	0.0	0.0	False
gateways	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
aimed	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
mech	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
anism	0.0000000000	0.0	0.0	0.0	0.0	False
bidirectional	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
conversing	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
arranged	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
arrangements	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
touch	0.0000000000	0.0	1.84425109639e-05	0.0	0.0	False
sends	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
didn	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
sending	0.3824990986	0.0	6.8037676363e-05	0.0	0.0	False
rearranging	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
supplying	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
plain	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
identifying	0.0000000000	0.0	1.39830310201e-05	0.0	0.0	False
rdsd	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
distinguishing	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
monolithic	0.0000000000	0.0	3.34817700141e-05	0.0	0.0	False
hardest	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
passes	0.0000000000	0.0	1.21267690898e-05	0.0	0.0	False
failed	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
gross	0.5010266940	0.0	3.79582448854e-05	0.0	0.0	False
dint	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
exponentially	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
guides	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
directories	0.0000000000	0.0	1.11562992557e-05	0.0	0.0	False
limitation	0.4388771118	0.0	4.09710167553e-05	0.0	0.0	False
belong	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
expended	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
degradability	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
continued	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
enhancing	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
union	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
curser	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sight	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
sheets	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
corrective	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
erasing	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
superimposed	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
conflicts	0.5010266940	0.0	3.42797108798e-05	0.0	0.0	False
resolved	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
suffice	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
conflicting	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
secured	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
simplified	0.0000000000	0.0	1.75590071808e-05	0.0	0.0	False
jmp	0.4175579704	0.0	9.86525886233e-05	0.0	0.0	False
breeze	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
reversed	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
opi	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
exploit	0.4006568144	0.0	3.42797108798e-05	0.0	0.0	False
brn	0.3130010904	0.0	9.86525886233e-05	0.0	0.0	False
amd	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
collide	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
sin	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
enumerated	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
zeroth	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
mechanical	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
ypu	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
correspondents	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
abc	0.0000000000	1	8.30394743139e-06	0.0	0.0	False
def	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
complimentary	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
literal	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
derivable	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
concisely	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
crossing	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
dots	0.3647234679	0.0	9.36872650872e-05	0.0	0.0	False
distributed	0.4006568144	0.0	7.9693155335e-06	0.0	0.0	False
prominent	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
mani	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
wirings	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
interconnecting	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
additionally	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
sceneries	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
meaningless	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
neglect	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
cushion	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
quiet	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
vastly	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
proportion	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
accompanying	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
dominates	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
slowest	0.4388771118	0.0	7.16866955231e-05	0.0	0.0	False
pulling	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
soso	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
pole	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
resolve	0.5015416238	0.0	3.59857379356e-05	0.0	0.0	False
tabulated	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ended	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
observations	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
overcome	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
reobserving	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
consensually	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
disparity	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
glow	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
fledge	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
denoted	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
dictate	0.5012840267	0.0	3.40415902897e-05	0.0	0.0	False
dropped	0.0000000000	0.0	4.32659420591e-06	0.0	0.0	False
invariably	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
dominate	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
defying	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
vast	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
broody	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
imbalance	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
productive	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
beneficial	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
quantization	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
flew	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
duration	0.0000000000	0.0	1.08946097161e-05	0.0	0.0	False
reuse	0.0000000000	0.0	1.67344488835e-05	0.0	0.0	False
clubbed	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
mul	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
tiple	0.0000000000	0.0	0.0	0.0	0.0	False
route	0.0000000000	0.0	8.45923762457e-06	0.0	0.0	False
rerouted	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
dissolved	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
collapse	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
interconnection	0.5015416238	0.0	4.6911194628e-05	0.0	0.0	False
hanging	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
belated	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
retaining	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
precious	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
resting	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
sit	0.5017994859	0.0	4.30325255825e-05	0.0	0.0	False
fee	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
din	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
neater	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
attends	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
losses	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
overshadow	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
crores	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
imbalanced	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
incurred	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
glue	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
shobana	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
attempting	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
great	0.0000000000	0.0	3.95167548463e-06	0.0	0.0	False
nt	0.0000000000	0.0	0.0	0.0	0.0	False
hie	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
locality	0.3269316659	0.0	0.000199294738353	0.0	0.0	False
reused	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
miss	0.1585674056	0.0	0.00151016735017	0.0	0.0	False
items	0.0000000000	0.0	5.32048672671e-06	0.0	0.0	False
fdd	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
media	0.0000000000	0.0	7.72608546737e-06	0.0	0.0	False
arid	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
backup	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
hdd	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
prize	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
usi	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
inch	0.3899765968	0.0	6.89371065837e-05	0.0	0.0	False
presence	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
optical	0.3340177960	0.0	2.97713391881e-05	0.0	0.0	False
dvd	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
surface	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
magnetized	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
opaque	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
whi	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
symmetrically	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
sequentiality	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
tracks	0.3342465753	0.0	6.07656571311e-05	0.0	0.0	False
powered	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
fdds	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sram	0.2860492380	0.0	4.93848151787e-05	0.0	0.0	False
stably	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sensing	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
charge	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
capacitor	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
discharge	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
typi	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
offer	0.0000000000	0.0	4.63201272915e-06	0.0	0.0	False
vise	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
hierarchical	0.4006568144	0.0	2.34120095744e-05	0.0	0.0	False
zone	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
farthest	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
closest	0.5010266940	0.0	2.87329471169e-05	0.0	0.0	False
organizing	0.5012840267	0.0	3.59161838961e-05	0.0	0.0	False
enjoy	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
optimistic	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
traverse	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
references	0.5017994859	0.0	3.31734519765e-05	0.0	0.0	False
localized	0.5010266940	0.0	4.68436325436e-05	0.0	0.0	False
temporal	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
spatial	0.4388771118	0.0	7.16866955231e-05	0.0	0.0	False
neighboring	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
simplifications	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
interfaces	0.5020576132	1	3.02102085978e-05	0.0	0.0	False
arrayed	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
configuring	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
ratios	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
percentages	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
capacities	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
unsuccessfully	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
misses	0.1494182486	0.0	0.000624993040264	0.0	0.0	False
terminates	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
incur	0.4106399888	0.0	6.83613642725e-05	0.0	0.0	False
decrease	0.0000000000	0.0	1.19952459785e-05	0.0	0.0	False
expressible	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
hitting	0.2310970797	0.0	6.40510500679e-05	0.0	0.0	False
sor	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
expresses	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
theses	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
characterized	0.5012840267	0.0	4.42713278129e-05	0.0	0.0	False
probabilities	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
accurate	0.5010266940	0.0	2.65316745921e-05	0.0	0.0	False
analyzing	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
overlooked	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
formulation	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
hierarchal	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pickup	0.5012840267	0.0	6.17310189734e-05	0.0	0.0	False
hits	0.3196406849	0.0	0.000123959717876	0.0	0.0	False
localities	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
quadrilles	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
grey	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
maps	0.0000000000	0.0	5.32048672671e-06	0.0	0.0	False
gray	0.4006568144	0.0	3.79582448854e-05	0.0	0.0	False
tag	0.2273360365	0.0	0.000351978602182	0.0	0.0	False
fondingly	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ide	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
restruction	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tags	0.3889813621	1	0.000132915051446	0.0	0.0	False
inconsistency	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
selection	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
graphs	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
curves	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
peculiarly	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pronounced	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
inaudible	0.4308416716	0.0	0.000182434156416	0.0	0.0	False
fewer	0.4006568144	0.0	2.03119579514e-05	0.0	0.0	False
replacing	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
gainfully	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
banks	0.3337893297	0.0	4.27007000453e-05	0.0	0.0	False
chopped	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
interleave	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
interleaved	0.4013157895	0.0	7.08341245006e-05	0.0	0.0	False
fanned	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
narrow	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
narrower	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
badly	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
relay	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
comparators	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fle	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
underlying	0.0000000000	0.0	4.22961881229e-06	0.0	0.0	False
effectives	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
nanosecond	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
ball	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
disc	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
med	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
millisecond	0.0000000000	0.0	2.74790522575e-05	0.0	0.0	False
milliseconds	0.1606089721	0.0	0.000161121098247	0.0	0.0	False
reside	0.0000000000	0.0	1.98987559441e-05	0.0	0.0	False
modulo	0.3647234679	0.0	6.2548259504e-05	0.0	0.0	False
compete	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
pool	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
anytime	0.5010266940	0.0	4.93848151787e-05	0.0	0.0	False
redrawn	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
diagrams	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
gigabytes	0.4297035515	0.0	5.69373673281e-05	0.0	0.0	False
laid	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
reap	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
neighborhood	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
absent	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
quadrants	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
righ	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
replication	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
overheads	0.5015416238	0.0	4.6911194628e-05	0.0	0.0	False
visualize	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
formulated	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
lookup	0.0000000000	0.0	1.19952459785e-05	0.0	0.0	False
punishment	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ultimate	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
subsumed	0.0000000000	0.0	4.20516977341e-05	0.0	0.0	False
dependant	0.0000000000	0.0	4.20516977341e-05	0.0	0.0	False
interleaving	0.4388771118	0.0	7.8124130033e-05	0.0	0.0	False
transactions	0.3016690707	0.0	0.000140733583884	0.0	0.0	False
interlinked	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
organizes	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
gave	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
randomly	0.5010266940	0.0	2.28531405865e-05	0.0	0.0	False
abort	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
concurrent	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
altered	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
stalled	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
sequentialized	0.4175579704	0.0	9.86525886233e-05	0.0	0.0	False
synchronize	0.0000000000	0.0	1.2606083025e-05	0.0	0.0	False
taught	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
unfilled	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
robin	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
anticipate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
prefetch	0.0000000000	0.0	4.20516977341e-05	0.0	0.0	False
prefetching	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
hopping	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
wasteful	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
judgment	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
lru	0.3337893297	0.0	4.27007000453e-05	0.0	0.0	False
strategies	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
fifo	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
arbitrarily	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
heuristics	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
profound	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
judicially	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
dirty	0.2505776637	0.0	9.21686085297e-05	0.0	0.0	False
mein	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
buffers	0.0000000000	0.0	5.57814962784e-06	0.0	0.0	False
cleared	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
checks	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
wri	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
attempted	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
useless	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
print	0.3170203551	0.0	5.55841527498e-05	0.0	0.0	False
bean	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
forced	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
terminating	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
dirtied	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
toss	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
unified	0.1947159917	0.0	7.16866955231e-05	0.0	0.0	False
specializing	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
behavior	0.4566722815	0.0	5.19745478217e-05	0.0	0.0	False
behaviors	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
sur	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
surplus	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
on-chip	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
off-chip	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
spectrum	0.0000000000	0.0	1.03949095643e-05	0.0	0.0	False
serves	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
grossly	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
statistical	0.0000000000	0.0	1.93940412858e-05	0.0	0.0	False
demo	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
examined	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
board	0.3508807971	0.0	5.02826574546e-05	0.0	0.0	False
demonstration	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
sits	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
fighting	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
scenario	0.4607132129	0.0	6.59738528819e-05	0.0	0.0	False
scrolling	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
loosing	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
bur	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
vacancy	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
compulsory	0.1295678417	0.0	0.000196463986149	0.0	0.0	False
compel	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
compulsorily	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
categorized	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
pinpoint	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
attributed	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
categorize	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
parametes	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
directory	0.0000000000	0.0	1.358301407e-05	0.0	0.0	False
exaggerated	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
nanoseconds	0.1968643990	0.0	9.42692049195e-05	0.0	0.0	False
gaining	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
drops	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
receiving	0.4388771118	0.0	2.9607331686e-05	0.0	0.0	False
requests	0.0000000000	0.0	8.08451272656e-06	0.0	0.0	False
solo	0.1668090925	0.0	9.86525886233e-05	0.0	0.0	False
inclusion	0.4006568144	0.0	3.93926323335e-05	0.0	0.0	False
serving	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
sponsored	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
affecting	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
countered	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
educational	0.5020576132	0.0	0.000112137860624	0.0	0.0	False
fig	0.3785041551	0.0	0.0	0.0	0.0	False
hierar-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
th-	0.3420371857	0.0	0.0	0.0	0.0	False
cough	0.4211329085	0.0	0.000828681744436	0.0	0.0	False
throat_clearing	0.3824853041	0.0	0.0028806555878	0.0	0.0	False
aware	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
magic	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
unaware	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
overlays	0.0000000000	1	1.30975990766e-05	0.0	0.0	False
evicting	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
automate	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
typing	0.0000000000	0.0	1.39830310201e-05	0.0	0.0	False
processes	0.3833464258	0.0	6.76739009966e-05	0.0	0.0	False
protection	0.3861370470	0.0	4.04225636328e-05	0.0	0.0	False
an-	0.4253937413	0.0	0.0	0.0	0.0	False
reposition	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
relocate	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
in-	0.3916327217	0.0	0.0	0.0	0.0	False
relocation	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
re-locatable	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
on-	0.3979593501	0.0	0.0	0.0	0.0	False
datum	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
sounds	0.4333744473	0.0	4.92407904169e-05	0.0	0.0	False
coughing	0.4324919015	0.0	0.00228874005606	0.0	0.0	False
bu-	0.5025746653	0.0	0.0	0.0	0.0	False
smack	0.4933899110	0.0	0.000631376567189	0.0	0.0	False
it-	0.3691079355	0.0	0.0	0.0	0.0	False
bought	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
fifty-six	0.2728704072	0.0	0.000374879836769	0.0	0.0	False
amounts	0.0000000000	0.0	5.57814962784e-06	0.0	0.0	False
the-	0.3675273676	0.0	0.0	0.0	0.0	False
chance	0.4175579704	0.0	2.78907481392e-05	0.0	0.0	False
pages	0.2558098899	1	0.000255383362882	0.0	0.0	False
constitute	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
da-	0.0000000000	0.0	0.0	0.0	0.0	False
entity	0.0000000000	0.0	5.44730485807e-06	0.0	0.0	False
chopping	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
organizationally	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
relying	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
volatile	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
we-	0.2383726394	0.0	0.0	0.0	0.0	False
overtime	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
thirty-two	0.3597758773	0.0	0.000394610354493	0.0	0.0	False
gigabyte	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
and-	0.4786708872	0.0	0.0	0.0	0.0	False
megabytes	0.2619315344	0.0	0.000732774726866	0.0	0.0	False
opening	0.0000000000	0.0	1.39830310201e-05	0.0	0.0	False
so-	0.5279384877	0.0	0.0	0.0	0.0	False
needful	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
you-	0.2345453222	0.0	0.0	0.0	0.0	False
mille	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
switches	0.0000000000	0.0	1.13288282242e-05	0.0	0.0	False
tolerated	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
ei-	0.0000000000	0.0	0.0	0.0	0.0	False
tolerable	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
tremendously	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
hair	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
faintly	0.3759893535	0.0	0.000217035694971	0.0	0.0	False
sixty-four	0.3793728945	0.0	0.000611646049464	0.0	0.0	False
when-	0.3572825352	0.0	0.0	0.0	0.0	False
trend	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
co-	0.2617089739	0.0	0.0	0.0	0.0	False
suits	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
realistic	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
wh-	0.4848237827	1	0.0	0.0	0.0	False
tagging	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
restrict	0.0000000000	0.0	2.09745465302e-05	0.0	0.0	False
workable	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
shuffle	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
su-	0.0000000000	0.0	0.0	0.0	0.0	False
shuffled	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
sophisticate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
housekeeping	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
residence	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
suspended	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
elapse	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
ruled	0.4006568144	0.0	6.08113854719e-05	0.0	0.0	False
sparseness	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
one-	0.2561412885	0.0	0.0	0.0	0.0	False
reallocated	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
accomod-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sparsesity	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
hashing	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
tabl-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
chunks	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
locate	0.0000000000	0.0	4.96188986468e-06	0.0	0.0	False
tenth	0.5010266940	0.0	5.60689303121e-05	0.0	0.0	False
poses	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
adjustable	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
wi-	0.5015416238	0.0	0.0	0.0	0.0	False
translating	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
lookaside	0.4006568144	0.0	7.89220708986e-05	0.0	0.0	False
sector	0.4297035515	0.0	4.6911194628e-05	0.0	0.0	False
distribute	0.4175579704	0.0	3.1184728693e-05	0.0	0.0	False
me-	0.4191663158	0.0	0.0	0.0	0.0	False
multilevel	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
eased	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
diff-	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
referral	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
dedicate	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
looking-	0.4290818750	0.0	0.0	0.0	0.0	False
is-	0.3929004996	0.0	0.0	0.0	0.0	False
structuring	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
fragmented	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
spreading	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
qualified	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
usel-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
edition	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
glance	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
concatenation	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
as-	0.4005687685	0.0	0.0	0.0	0.0	False
pretty	0.0000000000	0.0	2.41622920665e-05	0.0	0.0	False
amortize	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
paged	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
to-	0.3963469275	0.0	0.0	0.0	0.0	False
bad	0.0000000000	0.0	1.01036888927e-05	0.0	0.0	False
incomplete	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
hopeful	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
succeed	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
failure	0.3189095832	0.0	2.89441105572e-05	0.0	0.0	False
sniffing	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
blank	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
evicted	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
concatenate	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
reinterpreted	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
shortcut	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
deliver	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
clutter	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
-ong	0.0000000000	0.0	0.0	0.0	0.0	False
ea-	0.0000000000	0.0	0.0	0.0	0.0	False
um-hm	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
leaves	0.0000000000	0.0	1.22950073093e-05	0.0	0.0	False
leaf	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
non-existent	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
ye-	0.0000000000	0.0	0.0	0.0	0.0	False
str-	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
what-	0.4212922688	0.0	0.0	0.0	0.0	False
merit	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
aliasing	0.4006568144	0.0	4.42713278129e-05	0.0	0.0	False
processed	0.4006568144	0.0	1.6539491747e-05	0.0	0.0	False
for-	0.3716270315	0.0	0.0	0.0	0.0	False
confusion	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
ho-	0.5010266940	0.0	0.0	0.0	0.0	False
clearing	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
genuinely	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
drawback	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
copies	0.3344756683	0.0	5.44730485807e-05	0.0	0.0	False
virtually	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
covering	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
non-changing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mis-normal	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
inexpensive	0.5012840267	0.0	4.1519737157e-05	0.0	0.0	False
helping	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
unauthorized	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
inherently	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
not-	0.4205241565	0.0	0.0	0.0	0.0	False
which-	0.4365544722	0.0	0.0	0.0	0.0	False
supervisor	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
permissions	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
initializing	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
that-	0.4177802992	0.0	0.0	0.0	0.0	False
ba-	0.4297035515	0.0	0.0	0.0	0.0	False
security	0.2758549809	0.0	3.8790685987e-05	0.0	0.0	False
multilayered	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
exits	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
played	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
subsystem	0.3649117809	0.0	0.000177190141821	0.0	0.0	False
extremities	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
transformed	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
zeroes	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
clicking	0.5010266940	0.0	2.04819130066e-05	0.0	0.0	False
contributed	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
neglected	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
innovations	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
twenty-seven	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
twenty-two	0.2781736305	0.0	9.86525886233e-05	0.0	0.0	False
majority	0.0000000000	0.0	5.44730485807e-06	0.0	0.0	False
modeling	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
crunching	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
or-	0.3660305964	0.0	0.0	0.0	0.0	False
oriented	0.0000000000	0.0	1.4885669594e-05	0.0	0.0	False
ramped	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
megabyte	0.4358489918	0.0	0.000123364295878	0.0	0.0	False
uh-huh	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
environments	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
reservation	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
railways	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
airlines	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
responding	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
at-	0.3579629640	0.0	0.0	0.0	0.0	False
bottleneck	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
printed	0.4518750965	0.0	5.96962678323e-05	0.0	0.0	False
server	0.2860492380	0.0	1.31634443253e-05	0.0	0.0	False
cluster	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
acting	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
homes	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
receive	0.0000000000	0.0	1.01036888927e-05	0.0	0.0	False
sustain	0.5015416238	0.0	7.85855944597e-05	0.0	0.0	False
discrepancy	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
twentieth	0.0000000000	0.0	4.20516977341e-05	0.0	0.0	False
dif-	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
caution	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
conceive	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
elaborating	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
-like	0.0000000000	0.0	0.0	0.0	0.0	False
in-between	0.4698115803	0.0	0.000100565314909	0.0	0.0	False
interconnected	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
packaged	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
converts	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
yo-	0.0000000000	0.0	0.0	0.0	0.0	False
roles	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
partner	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
communicate	0.5012840267	0.0	1.20093454483e-05	0.0	0.0	False
operator	0.5010266940	0.0	1.54521709347e-05	0.0	0.0	False
sensor	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
motor	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
classification	0.0000000000	0.0	2.215294179e-05	0.0	0.0	False
ca-	0.4006568144	0.0	0.0	0.0	0.0	False
chunk	0.0000000000	0.0	1.11562992557e-05	0.0	0.0	False
serial	0.3051851307	0.0	9.71258474928e-05	0.0	0.0	False
ago	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
paint	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
exposed	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
reader	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
punch	0.2860492380	0.0	3.54170622503e-05	0.0	0.0	False
strip	0.0000000000	0.0	3.34817700141e-05	0.0	0.0	False
typewriter	0.2860492380	0.0	7.89220708986e-05	0.0	0.0	False
sheet	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
eve-	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
outputting	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
library	0.2860492380	0.0	1.98475594587e-05	0.0	0.0	False
li-	0.4006568144	0.0	0.0	0.0	0.0	False
card	0.2689643769	0.0	6.79150703501e-05	0.0	0.0	False
editing	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
painful	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
patch	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
surprising	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
was-	0.3175686550	0.0	0.0	0.0	0.0	False
serially	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
beings	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
typist	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
voice	0.1429827132	0.0	3.19229203603e-05	0.0	0.0	False
pictorial	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
nicer	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
recognition	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
spoken	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
speech	0.3005543010	0.0	9.12170782079e-05	0.0	0.0	False
concentrating	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
digitized	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
samples	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
sampled	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
fort-	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
scanner	0.3121313339	0.0	0.000177266845501	0.0	0.0	False
image	0.2415151804	0.0	6.91663274472e-05	0.0	0.0	False
finely	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
finer	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
shaper	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
printers	0.4175579704	0.0	3.69215696499e-05	0.0	0.0	False
laser	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
demanding	0.0000000000	0.0	4.5608539104e-05	0.0	0.0	False
pixels	0.3342465753	0.0	7.59164897708e-05	0.0	0.0	False
twenty-four	0.4006568144	0.0	7.89220708986e-05	0.0	0.0	False
re-	0.4641724794	0.0	0.0	0.0	0.0	False
settings	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
persistent	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
refreshed	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
twenty-five	0.3223841157	0.0	0.000136825617312	0.0	0.0	False
modems	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
fax	0.2636636590	0.0	0.000432117132813	0.0	0.0	False
modem	0.2349057901	0.0	0.000201130629818	0.0	0.0	False
telephone	0.4460694698	0.0	3.38369504983e-05	0.0	0.0	False
lan	0.2504490634	0.0	2.583908983e-05	0.0	0.0	False
adapters	0.4084602260	0.0	0.000119075893116	0.0	0.0	False
wireless	0.4175579704	0.0	2.42448572835e-05	0.0	0.0	False
lans	0.0000000000	0.0	4.84897145669e-06	0.0	0.0	False
bauds	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
baud	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
regions	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
much-	0.3530506081	0.0	0.0	0.0	0.0	False
migrated	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
archival	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
disks	0.2509642582	0.0	9.69702064288e-05	0.0	0.0	False
flash	0.2950066497	0.0	8.56992771995e-05	0.0	0.0	False
pen	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
plugged	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
non-volatile	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
schematic	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
platters	0.3577974925	0.0	6.40510500679e-05	0.0	0.0	False
platter	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
coating	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
magnetically	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
sensitive	0.0000000000	0.0	1.01559789757e-05	0.0	0.0	False
magnetization	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
heads	0.2275376510	0.0	5.33758750566e-05	0.0	0.0	False
arm	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
pivoted	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
rotates	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
rotation	0.0000000000	0.0	2.27871214242e-05	0.0	0.0	False
head	0.2508352609	0.0	5.88597276367e-05	0.0	0.0	False
center	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
circumference	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
rotary	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
rotate	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
contact	0.0000000000	0.0	1.06409734534e-05	0.0	0.0	False
radically	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
surfaces	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
tip	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
outwards	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
inwards	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
rotational	0.3340177960	0.0	6.40510500679e-05	0.0	0.0	False
they-	0.3778745953	0.0	0.0	0.0	0.0	False
thirty-six	0.2503848127	0.0	0.000101243250908	0.0	0.0	False
fifty-four	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
seventy-two	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fif-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
revolutions	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
sea	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
inferences	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
encountering	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
seventy-three	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
seek	0.3344756683	0.0	6.80831805795e-05	0.0	0.0	False
sustained	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
rustling	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
figured	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
thirty-seven	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
seeking	0.3337893297	0.0	4.46423600188e-05	0.0	0.0	False
cylinder	0.0000000000	1	2.04819130066e-05	0.0	0.0	False
coinciding	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
of-	0.3835487781	0.0	0.0	0.0	0.0	False
cylinders	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
sectors	0.4006568144	0.0	3.66387363433e-05	0.0	0.0	False
western	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
internet	0.0000000000	0.0	9.20410735416e-06	0.0	0.0	False
site	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
samsung	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
thin	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
monitors	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
viewing	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
scenes	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
scanners	0.2860492380	0.0	4.09638260132e-05	0.0	0.0	False
forty-eight	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
document	0.0000000000	0.0	1.89091245375e-05	0.0	0.0	False
feeder	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
bunch	0.0000000000	0.0	1.06409734534e-05	0.0	0.0	False
papers	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
photocopy	0.3910704064	0.0	0.000236234252119	0.0	0.0	False
feeded	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
inkjet	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
cartridges	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
cartridge	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
breakthrough	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
ve-	0.0000000000	0.0	0.0	0.0	0.0	False
piezoelectric	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
thermal	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
chamber	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
plate	0.0000000000	0.0	6.08113854719e-05	0.0	0.0	False
piezo-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
vibrate	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
vibration	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
droplet	0.2001640689	0.0	7.89220708986e-05	0.0	0.0	False
receives	0.0000000000	0.0	3.95167548463e-06	0.0	0.0	False
hitted	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
expansion	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
drop	0.0000000000	0.0	3.95167548463e-06	0.0	0.0	False
decades	0.0000000000	0.0	1.96963161668e-05	0.0	0.0	False
counts	0.0000000000	0.0	6.80831805795e-06	0.0	0.0	False
tired	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
interfaced	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
trans-	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
transforming	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
subsystems	0.5010266940	0.0	3.93926323335e-05	0.0	0.0	False
protocol	0.4026402640	0.0	4.04282470046e-05	0.0	0.0	False
synchronous	0.3311354015	0.0	0.00012829744144	0.0	0.0	False
asynchronous	0.3628564075	0.0	8.19395396626e-05	0.0	0.0	False
synchronized	0.0000000000	0.0	5.44730485807e-06	0.0	0.0	False
protocols	0.3899765968	0.0	1.90505493816e-05	0.0	0.0	False
establish	0.3577974925	0.0	2.72365242904e-05	0.0	0.0	False
alimentation	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
com-	0.5010266940	0.0	0.0	0.0	0.0	False
communicating	0.0000000000	0.0	6.73579259516e-06	0.0	0.0	False
conversation	0.0000000000	0.0	2.65627966877e-05	0.0	0.0	False
conversations	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
offers	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
parties	0.5012840267	0.0	4.74478061068e-05	0.0	0.0	False
affair	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
links	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
plug-in	0.0000000000	0.0	3.51327244077e-05	0.0	0.0	False
now-	0.4568682684	0.0	0.0	0.0	0.0	False
blurred	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
mixes	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
proprietary	0.3508807971	0.0	6.19798589381e-05	0.0	0.0	False
standardization	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
poss-	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
hung	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
traffic	0.2362052275	0.0	5.26537773012e-05	0.0	0.0	False
lengthy	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
ph-	0.0000000000	0.0	0.0	0.0	0.0	False
manufactured	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
compatible	0.0000000000	0.0	2.04249541738e-05	0.0	0.0	False
interoperability	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
backplane	0.3072776959	0.0	0.000308655094867	0.0	0.0	False
every-	0.3891378065	0.0	0.0	0.0	0.0	False
backpanel	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
connector	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
backside	0.3130010904	0.0	8.43693757567e-05	0.0	0.0	False
dis-	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
connectors	0.0000000000	0.0	2.3455597314e-05	0.0	0.0	False
boards	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
no-	0.3648529591	0.0	0.0	0.0	0.0	False
wo-	0.0000000000	0.0	0.0	0.0	0.0	False
seperate	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
hook	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
meeting	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
adapter	0.4013157895	0.0	6.44327788439e-05	0.0	0.0	False
adaptation	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
are-	0.3828154900	0.0	0.0	0.0	0.0	False
then-	0.4231825408	0.0	0.0	0.0	0.0	False
speak	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
how-	0.3625304429	0.0	0.0	0.0	0.0	False
streams	0.0000000000	0.0	1.63419145742e-05	0.0	0.0	False
lanes	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
road	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
merges	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
highway	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
managed	0.0000000000	0.0	7.72608546737e-06	0.0	0.0	False
twent-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
microsecond	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
someway	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
packet	0.0000000000	0.0	1.01036888927e-05	0.0	0.0	False
collect	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
bust	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
shade	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
absorb	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
acknowledgement	0.2950066497	0.0	5.57814962784e-05	0.0	0.0	False
originated	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
whosoever	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
acknowledge	0.3005543010	0.0	4.30994206754e-05	0.0	0.0	False
lowered	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
confirmation	0.0000000000	0.0	3.7038611384e-05	0.0	0.0	False
arrow	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
tri-state	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
impedance	0.2275376510	0.0	5.58029500235e-05	0.0	0.0	False
nei-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
isolates	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
ground	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
floats	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
lowering	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
raising	0.5012840267	0.0	4.74478061068e-05	0.0	0.0	False
monitoring	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
handshaking	0.0000000000	1	2.84686836641e-05	0.0	0.0	False
homework	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
confirmed	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
recognized	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
nomenclature	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
pulse	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
triggers	0.3337893297	0.0	3.54170622503e-05	0.0	0.0	False
texture	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
will-	0.3118596623	0.0	0.0	0.0	0.0	False
aloud	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
requesting	0.3066114522	0.0	8.35527785553e-05	0.0	0.0	False
asserts	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
observes	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
watching	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
release	0.2638693630	0.0	5.19745478217e-05	0.0	0.0	False
reassert	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
wave	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
megahertz	0.2254409087	0.0	0.000670837602638	0.0	0.0	False
mu-	0.0000000000	0.0	0.0	0.0	0.0	False
bandwidth	0.3680022226	0.0	7.68028709023e-05	0.0	0.0	False
chaining	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
pertain	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
acknowledging	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
twenty-eight	0.0000000000	0.0	5.0621625454e-05	0.0	0.0	False
initiation	0.4175579704	0.0	4.1519737157e-05	0.0	0.0	False
completion	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
unutilized	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
splits	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
le-	0.5025746653	0.0	0.0	0.0	0.0	False
inter-leaving	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
idle	0.5010266940	0.0	1.85280509166e-05	0.0	0.0	False
forty-five	0.2781736305	0.0	9.86525886233e-05	0.0	0.0	False
seventy-one	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
fifty-seven	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
would-	0.4377153170	0.0	0.0	0.0	0.0	False
bla-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
arbitration	0.3472623048	0.0	0.000105398173223	0.0	0.0	False
exploited	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
fo-	0.4460694698	0.0	0.0	0.0	0.0	False
interlocked	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
chained	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
unoccupied	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
recollection	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
band	0.0000000000	0.0	4.96188986468e-06	0.0	0.0	False
released	0.5010266940	0.0	1.98475594587e-05	0.0	0.0	False
beginnings	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
requested	0.4175579704	0.0	3.15152075625e-05	0.0	0.0	False
master	0.2638693630	1	5.99762298926e-05	0.0	0.0	False
slave	0.2275376510	0.0	5.85545406795e-05	0.0	0.0	False
initiates	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
masters	0.3340177960	0.0	8.64234265627e-05	0.0	0.0	False
slaves	0.0000000000	0.0	3.20255250339e-05	0.0	0.0	False
coordinate	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
transact	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
discipline	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
releasing	0.0000000000	0.0	2.13503500226e-05	0.0	0.0	False
priorities	0.3584545321	0.0	6.80831805795e-05	0.0	0.0	False
priority	0.1901496259	0.0	0.000158067019385	0.0	0.0	False
urgency	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
urgent	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
fairness	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
es-	0.5015416238	0.0	0.0	0.0	0.0	False
mechanisms	0.0000000000	0.0	1.358301407e-05	0.0	0.0	False
daisy	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
centralized	0.0000000000	0.0	9.69794291339e-06	0.0	0.0	False
collision	0.2357487923	0.0	4.46251970227e-05	0.0	0.0	False
resolving	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
issued	0.0000000000	0.0	1.476862786e-05	0.0	0.0	False
potential	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
arbiter	0.2512226512	0.0	0.000248854382456	0.0	0.0	False
can-	0.3612353984	0.0	0.0	0.0	0.0	False
grant	0.1866376394	0.0	0.000246728591755	0.0	0.0	False
blocked	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
explanation	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
acquiring	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
notices	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
activates	0.0000000000	0.0	2.04819130066e-05	0.0	0.0	False
but-	0.4547198830	0.0	0.0	0.0	0.0	False
persisting	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
served	0.2357487923	0.0	6.07656571311e-05	0.0	0.0	False
disaster	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
hijack	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
rule	0.0000000000	0.0	1.42171937042e-05	0.0	0.0	False
with-	0.4267869744	0.0	0.0	0.0	0.0	False
avoided	0.0000000000	0.0	5.44730485807e-06	0.0	0.0	False
tran-	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
this-	0.2812902274	0.0	0.0	0.0	0.0	False
deactivates	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
grants	0.0000000000	0.0	3.79582448854e-05	0.0	0.0	False
carr-	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
st-	0.2860492380	0.0	0.0	0.0	0.0	False
shuttling	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
releases	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
disallowed	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
reacquire	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
concentrated	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
democratic	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
negotiate	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
identities	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
honest	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
collided	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
microseconds	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
starved	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
starvation	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
ty-	0.0000000000	0.0	0.0	0.0	0.0	False
oversimplified	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
hubs	0.0000000000	0.0	2.49118422942e-05	0.0	0.0	False
hub	0.2505776637	0.0	6.29236395906e-05	0.0	0.0	False
-ser	0.0000000000	0.0	0.0	0.0	0.0	False
north	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
south	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
frequencies	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
thirty-three	0.3008322203	0.0	0.000177574659522	0.0	0.0	False
audio	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
derivative	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
develops	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
freezing	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
contradictory	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
frozen	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
standardizing	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
arresting	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pressure	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
revising	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
refining	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
specs	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
formal	0.0000000000	0.0	6.63291864804e-06	0.0	0.0	False
professional	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
adapted	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
other-	0.4678760274	0.0	0.0	0.0	0.0	False
impedances	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sp-	0.3121313339	0.0	0.0	0.0	0.0	False
revisions	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
accelerated	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
sixty-six	0.2781736305	0.0	9.86525886233e-05	0.0	0.0	False
quadruple	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
volt	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
signaling	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
ob-	0.0000000000	0.0	0.0	0.0	0.0	False
de-	0.5015416238	0.0	0.0	0.0	0.0	False
fiber	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
channel	0.2860492380	0.0	1.47651941885e-05	0.0	0.0	False
infer-	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
per-	0.2057612430	0.0	0.0	0.0	0.0	False
quantitatively	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
progresses	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
pace	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
participates	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
interacts	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
printf	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
scanf	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
formatting	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
raw	0.0000000000	0.0	1.14265702933e-05	0.0	0.0	False
ascii	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
converting	0.0000000000	0.0	5.19745478217e-06	0.0	0.0	False
driver	0.5010266940	0.0	2.12819469068e-05	0.0	0.0	False
drivers	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
family	0.0000000000	0.0	5.57814962784e-06	0.0	0.0	False
routine	0.3577974925	0.0	2.78907481392e-05	0.0	0.0	False
drudgery	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
mou-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
tracking	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
sensed	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
gigahertz	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
volume	0.0000000000	0.0	1.14265702933e-05	0.0	0.0	False
packets	0.0000000000	0.0	3.44639893919e-06	0.0	0.0	False
megabits	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
gigabits	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
going-	0.3875341779	0.0	0.0	0.0	0.0	False
steadily	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
displayed	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
eye	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
reflected	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
al-	0.4251039398	0.0	0.0	0.0	0.0	False
chan-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
workstations	0.0000000000	0.0	6.99151551006e-06	0.0	0.0	False
be-	0.3873325318	0.0	0.0	0.0	0.0	False
pr-	0.0000000000	0.0	0.0	0.0	0.0	False
keys	0.0000000000	0.0	1.06409734534e-05	0.0	0.0	False
depressed	0.4175579704	0.0	9.86525886233e-05	0.0	0.0	False
commands	0.3337893297	0.0	2.12819469068e-05	0.0	0.0	False
sect	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
train	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
has-	0.3766835349	0.0	0.0	0.0	0.0	False
op-codes	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
take-	0.4289071334	0.0	0.0	0.0	0.0	False
frequent	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
polling	0.2977425259	0.0	0.000103434886857	0.0	0.0	False
sampling	0.0000000000	0.0	1.83193681716e-05	0.0	0.0	False
intimates	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
readiness	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
polled	0.0000000000	0.0	3.92927972299e-05	0.0	0.0	False
poll	0.2697516484	0.0	6.41177886008e-05	0.0	0.0	False
breathing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
settling	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
divid-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
divides	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
undesi-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
inform	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
overthrow	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
handler	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
score	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
desi-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
deposit	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
setup	0.5015416238	0.0	2.716602814e-05	0.0	0.0	False
tra-	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
interrupted	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
entrusted	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
augmentation	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
outsource	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
quit-	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
-table	0.0000000000	0.0	0.0	0.0	0.0	False
chose	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
progression	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
caused	0.0000000000	0.0	5.99762298926e-06	0.0	0.0	False
initiating	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
contiguous	0.3005543010	0.0	3.59857379356e-05	0.0	0.0	False
consistency	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
multiprocessor	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
coherence	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
sync	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
undesirable	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
crosses	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
sturdy	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
estimate	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
interaction	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
latenc-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pipes	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
functionally	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
attain	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
travels	0.0000000000	0.0	5.07798948786e-06	0.0	0.0	False
ul-	0.0000000000	0.0	0.0	0.0	0.0	False
quantifies	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
deposited	0.0000000000	0.0	2.23211800094e-05	0.0	0.0	False
comes-	0.3817754430	0.0	0.0	0.0	0.0	False
flexibilities	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
-fully	0.0000000000	0.0	0.0	0.0	0.0	False
forty-three	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
sustaining	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
pumping	0.0000000000	0.0	1.5637064876e-05	0.0	0.0	False
saturate	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
sixty-two	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
rounded	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
complicate-	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
commonsense	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
multi-function	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
faxes	0.4388771118	0.0	0.000138113624073	0.0	0.0	False
receiver	0.0000000000	0.0	8.85181315901e-06	0.0	0.0	False
sender	0.0000000000	0.0	8.26974587349e-06	0.0	0.0	False
photocopier	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ha-	0.0000000000	0.0	0.0	0.0	0.0	False
outgoing	0.3508807971	0.0	4.52527630001e-05	0.0	0.0	False
satisfying	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
spare	0.0000000000	0.0	1.77085311252e-05	0.0	0.0	False
photocopying	0.2863849765	0.0	0.000134991001211	0.0	0.0	False
hooks	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
assembled	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
hooked	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
white	0.4006568144	0.0	2.45900146186e-05	0.0	0.0	False
compresses	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
received	0.0000000000	0.0	5.99271964059e-06	0.0	0.0	False
cum	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
computational	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
inches	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
adequate	0.5010266940	0.0	3.54170622503e-05	0.0	0.0	False
nonvolatile	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
ninety-nine	0.0000000000	0.0	5.9191553174e-05	0.0	0.0	False
transmission	0.0000000000	0.0	3.44639893919e-06	0.0	0.0	False
recession	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
twenty-six	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
dialed	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
forty-six	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
responses	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
faxed	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
churn	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
faxing	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
-cept	0.0000000000	0.0	0.0	0.0	0.0	False
prints	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
minor	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
stroll	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
lack	0.0000000000	0.0	9.47812913615e-06	0.0	0.0	False
mem-	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
steady	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
accumulations	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
congestions	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
starving	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
converging	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
queuing	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
stimulate	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
buffered	0.0000000000	0.0	1.43664735585e-05	0.0	0.0	False
simultaneous	0.0000000000	0.0	6.46468042859e-06	0.0	0.0	False
halfway	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
buffering	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
also-	0.4782771499	0.0	0.0	0.0	0.0	False
do-	0.4002319037	0.0	0.0	0.0	0.0	False
scsi	0.3005543010	0.0	6.40510500679e-05	0.0	0.0	False
let-	0.4068648461	0.0	0.0	0.0	0.0	False
contiguously	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
concluding	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
remarks	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
review	0.0000000000	0.0	6.30304151251e-06	0.0	0.0	False
spelt	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
constructed	0.0000000000	0.0	6.14750365465e-06	0.0	0.0	False
monetary	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
-as	0.0000000000	0.0	0.0	0.0	0.0	False
projected	0.0000000000	0.0	2.8034465156e-05	0.0	0.0	False
instructs	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
tr-	0.2904211865	0.0	0.0	0.0	0.0	False
dissipated	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
centimeters	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
from-	0.3734200566	0.0	0.0	0.0	0.0	False
micro-architecture	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
under-	0.4508818174	0.0	0.0	0.0	0.0	False
non-restoring	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
non-restor-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
differen-	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
look-	0.4345140891	0.0	0.0	0.0	0.0	False
de-normalize	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
indeterminate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
executions	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
if-	0.3379767445	0.0	0.0	0.0	0.0	False
pa-	0.4175579704	0.0	0.0	0.0	0.0	False
bl-	0.0000000000	0.0	0.0	0.0	0.0	False
dense	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
inexpens-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
adv-	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ap-	0.0000000000	0.0	0.0	0.0	0.0	False
purchasing	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
adapt	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
sold	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
desktops	0.0000000000	0.0	2.95444742501e-05	0.0	0.0	False
ov-	0.0000000000	0.0	0.0	0.0	0.0	False
saturating	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
curve	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
co-design	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
laptops	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
micro-controller	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
ge-	0.5010266940	0.0	0.0	0.0	0.0	False
encourage	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
villages	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
portable	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
delicate	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
cheap	0.0000000000	0.0	5.57814962784e-06	0.0	0.0	False
car	0.2362052275	0.0	9.83600584743e-05	0.0	0.0	False
bicycle	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
solar	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
hilltop	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
linux	0.0000000000	0.0	1.01559789757e-05	0.0	0.0	False
english	0.0000000000	0.0	7.818532438e-06	0.0	0.0	False
bangalore	0.0000000000	0.0	4.20516977341e-05	0.0	0.0	False
simputer	0.0000000000	0.0	3.37477503027e-05	0.0	0.0	False
team	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
startup	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
strong	0.0000000000	0.0	5.07798948786e-06	0.0	0.0	False
pad	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
icons	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
illiterate	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
redwood	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
scientist	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
biological	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
phenomenon	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
tall	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
joint	0.0000000000	0.0	3.54170622503e-05	0.0	0.0	False
trees	0.0000000000	0.0	8.65318841182e-06	0.0	0.0	False
moisture	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
atmosphere	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
fog	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
sensors	0.0000000000	0.0	1.71398554399e-05	0.0	0.0	False
miniature	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
laptop	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
collected	0.0000000000	0.0	1.36166361159e-05	0.0	0.0	False
climb	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
safety	0.0000000000	0.0	1.51914142828e-05	0.0	0.0	False
automobiles	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
transporting	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
french	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
kilometer	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
section	0.0000000000	0.0	3.21523943534e-06	0.0	0.0	False
fails	0.0000000000	0.0	4.32659420591e-06	0.0	0.0	False
listen	0.0000000000	0.0	5.71328514663e-06	0.0	0.0	False
news	0.0000000000	0.0	2.15497103377e-05	0.0	0.0	False
traditional	0.0000000000	0.0	1.19952459785e-05	0.0	0.0	False
newspaper	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
web	0.0000000000	0.0	3.77627607472e-06	0.0	0.0	False
published	0.0000000000	0.0	8.85426556258e-06	0.0	0.0	False
regional	0.0000000000	0.0	2.84686836641e-05	0.0	0.0	False
nontraditional	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
nonlocal	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
preserving	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
art	0.0000000000	0.0	8.30394743139e-06	0.0	0.0	False
diagnosis	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
underbelly	0.0000000000	0.0	3.94610354493e-05	0.0	0.0	False
vehicle	0.0000000000	0.0	1.89791224427e-05	0.0	0.0	False
increasingly	0.0000000000	0.0	7.18323677923e-06	0.0	0.0	False
terrorism	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
dangerous	0.0000000000	0.0	9.15968408582e-06	0.0	0.0	False
premise	0.0000000000	0.0	9.48956122135e-06	0.0	0.0	False
explode	0.0000000000	0.0	1.4017232578e-05	0.0	0.0	False
mirror	0.0000000000	0.0	1.66078948628e-05	0.0	0.0	False
illumination	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
drill	0.0000000000	0.0	1.11605900047e-05	0.0	0.0	False
exhaustive	0.0000000000	0.0	1.30975990766e-05	0.0	0.0	False
camera	0.1251121651	0.0	9.16831935364e-05	0.0	0.0	False
bright	0.0000000000	0.0	1.06751750113e-05	0.0	0.0	False
emit	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
lights	0.0000000000	0.0	7.38431392999e-06	0.0	0.0	False
illuminate	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
pit	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
rides	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
illuminated	0.0000000000	0.0	1.5202846368e-05	0.0	0.0	False
cabling	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
stitch	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
strips	0.0000000000	0.0	2.46924075893e-05	0.0	0.0	False
stitching	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
videos	0.0000000000	0.0	9.84815808338e-06	0.0	0.0	False
cars	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
authorized	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
sticker	0.0000000000	0.0	3.0405692736e-05	0.0	0.0	False
windscreen	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
se-	0.0000000000	0.0	0.0	0.0	0.0	False
identification	0.0000000000	0.0	1.29293608572e-05	0.0	0.0	False
patience	0.0000000000	0.0	2.61951981532e-05	0.0	0.0	False
installed	0.0000000000	0.0	1.17060047872e-05	0.0	0.0	False
prom	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
erasable	0.0000000000	0.0	1.23462037947e-05	0.0	0.0	False
communicates	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
infrared	0.0000000000	0.0	2.57097831599e-05	0.0	0.0	False
smart	0.0000000000	0.0	1.6108194711e-05	0.0	0.0	False
pocket	0.0000000000	0.0	1.17109081359e-05	0.0	0.0	False
plastic	0.0000000000	0.0	8.56992771995e-06	0.0	0.0	False
credit	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
cash	0.0000000000	0.0	2.34218162718e-05	0.0	0.0	False
encrypted	0.0000000000	0.0	7.59570714139e-06	0.0	0.0	False
ex-	0.4460694698	0.0	0.0	0.0	0.0	False
in-house	0.0000000000	0.0	1.97305177247e-05	0.0	0.0	False
lives	0.0000000000	0.0	1.02409565033e-05	0.0	0.0	False
challenging	0.0000000000	0.0	8.05409735549e-06	0.0	0.0	False
excitement	0.0000000000	0.0	1.68738751513e-05	0.0	0.0	False
