#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 24 19:04:03 2021
# Process ID: 7788
# Current directory: C:/Users/OAkun/Division
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14440 C:\Users\OAkun\Division\Division.xpr
# Log file: C:/Users/OAkun/Division/vivado.log
# Journal file: C:/Users/OAkun/Division\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/OAkun/Division/Division.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 937.355 ; gain = 307.449
update_compile_order -fileset sources_1
open_bd_design {C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/Division.bd}
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:DivisionTop:1.0 - DivisionTop_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <Division> from BD file <C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/Division.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1070.000 ; gain = 13.879
open_bd_design {C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/Division.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_1
endgroup
set_property -dict [list CONFIG.Operation_Type {Fixed_to_float} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-31} CONFIG.C_Accum_Input_Msb {32} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {7} CONFIG.C_Rate {1}] [get_bd_cells floating_point_1]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o]
connect_bd_net [get_bd_ports clk] [get_bd_pins floating_point_1/aclk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins floating_point_1/s_axis_a_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /floating_point_1/s_axis_a_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_2
endgroup
connect_bd_net [get_bd_pins floating_point_1/m_axis_result_tdata] [get_bd_pins floating_point_0/s_axis_a_tdata]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_1/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_a_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
connect_bd_net [get_bd_ports clk] [get_bd_pins floating_point_2/aclk]
startgroup
set_property -dict [list CONFIG.Operation_Type {Fixed_to_float} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-31} CONFIG.C_Accum_Input_Msb {32} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {7} CONFIG.C_Rate {1}] [get_bd_cells floating_point_2]
endgroup
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_o]
connect_bd_net [get_bd_pins floating_point_2/m_axis_result_tdata] [get_bd_pins floating_point_0/s_axis_b_tdata]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_2/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_b_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins floating_point_2/s_axis_a_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /floating_point_2/s_axis_a_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
update_module_reference Division_DivisionTop_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/Division.bd'
INFO: [IP_Flow 19-3420] Updated Division_DivisionTop_0_1 to use current project options
Wrote  : <C:\Users\OAkun\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
Wrote  : <C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ui/bd_e70f26cd.ui> 
make_wrapper -files [get_files C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/Division.bd] -top
Wrote  : <C:\Users\OAkun\Division\Division.srcs\sources_1\bd\Division\Division.bd> 
VHDL Output written to : C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.699 ; gain = 135.449
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Division.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v
VHDL Output written to : C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/sim/Division.v
VHDL Output written to : C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DivisionTop_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_2 .
Exporting to file C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division.hwh
Generated Block Design Tcl file C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/hw_handoff/Division_bd.tcl
Generated Hardware Definition File C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Division_floating_point_1_0, cache-ID = 783cb1be3c214087; cache size = 15.807 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Division_floating_point_2_0, cache-ID = 783cb1be3c214087; cache size = 15.807 MB.
[Tue Aug 24 19:26:16 2021] Launched Division_DivisionTop_0_1_synth_1, synth_1...
Run output will be captured here:
Division_DivisionTop_0_1_synth_1: C:/Users/OAkun/Division/Division.runs/Division_DivisionTop_0_1_synth_1/runme.log
synth_1: C:/Users/OAkun/Division/Division.runs/synth_1/runme.log
[Tue Aug 24 19:26:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Division/Division.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1323.379 ; gain = 60.941
file copy -force C:/Users/OAkun/Division/Division.runs/impl_1/Division_wrapper.sysdef C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf

launch_sdk -workspace C:/Users/OAkun/Division/Division.sdk -hwspec C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/OAkun/Division/Division.sdk -hwspec C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/OAkun/Division/Division.runs/impl_1/Division_wrapper.sysdef C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf

launch_sdk -workspace C:/Users/OAkun/Division/Division.sdk -hwspec C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/OAkun/Division/Division.sdk -hwspec C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
make_wrapper -files [get_files C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/Division.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 24 19:44:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Division/Division.runs/impl_1/runme.log
file copy -force C:/Users/OAkun/Division/Division.runs/impl_1/Division_wrapper.sysdef C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf

validate_bd_design -force
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/OAkun/Division/Division.sdk -hwspec C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/OAkun/Division/Division.sdk -hwspec C:/Users/OAkun/Division/Division.sdk/Division_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] Division_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] Division_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
