-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/artmad/vlab/lab1/Verilog_labs/lab1/lab/full_adder_tb_isim_beh.exe" -prj "/home/artmad/vlab/lab1/Verilog_labs/lab1/lab/full_adder_tb_beh.prj" "work.full_adder_tb" "work.glbl" 
