{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666342749169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666342749169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 16:59:08 2022 " "Processing started: Fri Oct 21 16:59:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666342749169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666342749169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp1_extern -c exp1_extern " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp1_extern -c exp1_extern" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666342749169 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666342749959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test02.v 1 1 " "Found 1 design units, including 1 entities, in source file test02.v" { { "Info" "ISGN_ENTITY_NAME" "1 test02 " "Found entity 1: test02" {  } { { "test02.v" "" { Text "C:/altera/exp1_extern/test02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666342750023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666342750023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test01.v(21) " "Verilog HDL warning at test01.v(21): extended using \"x\" or \"z\"" {  } { { "test01.v" "" { Text "C:/altera/exp1_extern/test01.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1666342750031 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 test01.v(23) " "Verilog HDL Expression warning at test01.v(23): truncated literal to match 7 bits" {  } { { "test01.v" "" { Text "C:/altera/exp1_extern/test01.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1666342750031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test01.v 1 1 " "Found 1 design units, including 1 entities, in source file test01.v" { { "Info" "ISGN_ENTITY_NAME" "1 test01 " "Found entity 1: test01" {  } { { "test01.v" "" { Text "C:/altera/exp1_extern/test01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666342750031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666342750031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp1_extern.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exp1_extern.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp1_extern " "Found entity 1: exp1_extern" {  } { { "exp1_extern.bdf" "" { Schematic "C:/altera/exp1_extern/exp1_extern.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666342750035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666342750035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp1_extern " "Elaborating entity \"exp1_extern\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666342750067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test01 test01:light " "Elaborating entity \"test01\" for hierarchy \"test01:light\"" {  } { { "exp1_extern.bdf" "light" { Schematic "C:/altera/exp1_extern/exp1_extern.bdf" { { 384 712 960 496 "light" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666342750071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test02 test02:selecter " "Elaborating entity \"test02\" for hierarchy \"test02:selecter\"" {  } { { "exp1_extern.bdf" "selecter" { Schematic "C:/altera/exp1_extern/exp1_extern.bdf" { { 376 280 440 488 "selecter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666342750075 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_en test02.v(15) " "Verilog HDL Always Construct warning at test02.v(15): variable \"n_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/exp1_extern/test02.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666342750075 "|exp1_extern|test02:selecter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 test02.v(17) " "Verilog HDL Always Construct warning at test02.v(17): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/exp1_extern/test02.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666342750075 "|exp1_extern|test02:selecter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 test02.v(18) " "Verilog HDL Always Construct warning at test02.v(18): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/exp1_extern/test02.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666342750075 "|exp1_extern|test02:selecter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEL_OUT GND " "Pin \"SEL_OUT\" is stuck at GND" {  } { { "exp1_extern.bdf" "" { Schematic "C:/altera/exp1_extern/exp1_extern.bdf" { { 432 1104 1280 448 "SEL_OUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666342750439 "|exp1_extern|SEL_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666342750439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666342750531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/exp1_extern/output_files/exp1_extern.map.smsg " "Generated suppressed messages file C:/altera/exp1_extern/output_files/exp1_extern.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666342750687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666342750776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666342750776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666342750816 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666342750816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666342750816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666342750816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666342750840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 16:59:10 2022 " "Processing ended: Fri Oct 21 16:59:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666342750840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666342750840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666342750840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666342750840 ""}
