#[doc = "Register `MUX_SWITCH0` reader"]
pub type R = crate::R<MuxSwitch0Spec>;
#[doc = "Register `MUX_SWITCH0` writer"]
pub type W = crate::W<MuxSwitch0Spec>;
#[doc = "Field `MUX_FW_P0_VPLUS` reader - Firmware control: 0=open, 1=close switch between pin P0 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP0VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_P0_VPLUS` writer - Firmware control: 0=open, 1=close switch between pin P0 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP0VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P1_VPLUS` reader - Firmware control: 0=open, 1=close switch between pin P1 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP1VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_P1_VPLUS` writer - Firmware control: 0=open, 1=close switch between pin P1 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP1VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P2_VPLUS` reader - Firmware control: 0=open, 1=close switch between pin P2 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP2VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_P2_VPLUS` writer - Firmware control: 0=open, 1=close switch between pin P2 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP2VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P3_VPLUS` reader - Firmware control: 0=open, 1=close switch between pin P3 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP3VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_P3_VPLUS` writer - Firmware control: 0=open, 1=close switch between pin P3 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP3VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P4_VPLUS` reader - Firmware control: 0=open, 1=close switch between pin P4 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP4VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_P4_VPLUS` writer - Firmware control: 0=open, 1=close switch between pin P4 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP4VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P5_VPLUS` reader - Firmware control: 0=open, 1=close switch between pin P5 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP5VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_P5_VPLUS` writer - Firmware control: 0=open, 1=close switch between pin P5 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP5VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P6_VPLUS` reader - Firmware control: 0=open, 1=close switch between pin P6 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP6VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_P6_VPLUS` writer - Firmware control: 0=open, 1=close switch between pin P6 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP6VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P7_VPLUS` reader - Firmware control: 0=open, 1=close switch between pin P7 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP7VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_P7_VPLUS` writer - Firmware control: 0=open, 1=close switch between pin P7 and vplus signal. Write with '1' to set bit."]
pub type MuxFwP7VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P0_VMINUS` reader - Firmware control: 0=open, 1=close switch between pin P0 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP0VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_P0_VMINUS` writer - Firmware control: 0=open, 1=close switch between pin P0 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP0VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P1_VMINUS` reader - Firmware control: 0=open, 1=close switch between pin P1 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP1VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_P1_VMINUS` writer - Firmware control: 0=open, 1=close switch between pin P1 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP1VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P2_VMINUS` reader - Firmware control: 0=open, 1=close switch between pin P2 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP2VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_P2_VMINUS` writer - Firmware control: 0=open, 1=close switch between pin P2 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP2VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P3_VMINUS` reader - Firmware control: 0=open, 1=close switch between pin P3 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP3VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_P3_VMINUS` writer - Firmware control: 0=open, 1=close switch between pin P3 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP3VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P4_VMINUS` reader - Firmware control: 0=open, 1=close switch between pin P4 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP4VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_P4_VMINUS` writer - Firmware control: 0=open, 1=close switch between pin P4 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP4VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P5_VMINUS` reader - Firmware control: 0=open, 1=close switch between pin P5 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP5VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_P5_VMINUS` writer - Firmware control: 0=open, 1=close switch between pin P5 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP5VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P6_VMINUS` reader - Firmware control: 0=open, 1=close switch between pin P6 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP6VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_P6_VMINUS` writer - Firmware control: 0=open, 1=close switch between pin P6 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP6VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P7_VMINUS` reader - Firmware control: 0=open, 1=close switch between pin P7 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP7VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_P7_VMINUS` writer - Firmware control: 0=open, 1=close switch between pin P7 and vminus signal. Write with '1' to set bit."]
pub type MuxFwP7VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_VSSA_VMINUS` reader - Firmware control: 0=open, 1=close switch between vssa_kelvin and vminus signal. Write with '1' to set bit."]
pub type MuxFwVssaVminusR = crate::BitReader;
#[doc = "Field `MUX_FW_VSSA_VMINUS` writer - Firmware control: 0=open, 1=close switch between vssa_kelvin and vminus signal. Write with '1' to set bit."]
pub type MuxFwVssaVminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_TEMP_VPLUS` reader - Firmware control: 0=open, 1=close switch between temperature sensor and vplus signal, also powers on the temperature sensor. Write with '1' to set bit."]
pub type MuxFwTempVplusR = crate::BitReader;
#[doc = "Field `MUX_FW_TEMP_VPLUS` writer - Firmware control: 0=open, 1=close switch between temperature sensor and vplus signal, also powers on the temperature sensor. Write with '1' to set bit."]
pub type MuxFwTempVplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_AMUXBUSA_VPLUS` reader - Firmware control: 0=open, 1=close switch between amuxbusa and vplus signal. Write with '1' to set bit."]
pub type MuxFwAmuxbusaVplusR = crate::BitReader;
#[doc = "Field `MUX_FW_AMUXBUSA_VPLUS` writer - Firmware control: 0=open, 1=close switch between amuxbusa and vplus signal. Write with '1' to set bit."]
pub type MuxFwAmuxbusaVplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_AMUXBUSB_VPLUS` reader - Firmware control: 0=open, 1=close switch between amuxbusb and vplus signal. Write with '1' to set bit."]
pub type MuxFwAmuxbusbVplusR = crate::BitReader;
#[doc = "Field `MUX_FW_AMUXBUSB_VPLUS` writer - Firmware control: 0=open, 1=close switch between amuxbusb and vplus signal. Write with '1' to set bit."]
pub type MuxFwAmuxbusbVplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_AMUXBUSA_VMINUS` reader - Firmware control: 0=open, 1=close switch between amuxbusa and vminus signal. Write with '1' to set bit."]
pub type MuxFwAmuxbusaVminusR = crate::BitReader;
#[doc = "Field `MUX_FW_AMUXBUSA_VMINUS` writer - Firmware control: 0=open, 1=close switch between amuxbusa and vminus signal. Write with '1' to set bit."]
pub type MuxFwAmuxbusaVminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_AMUXBUSB_VMINUS` reader - Firmware control: 0=open, 1=close switch between amuxbusb and vminus signal. Write with '1' to set bit."]
pub type MuxFwAmuxbusbVminusR = crate::BitReader;
#[doc = "Field `MUX_FW_AMUXBUSB_VMINUS` writer - Firmware control: 0=open, 1=close switch between amuxbusb and vminus signal. Write with '1' to set bit."]
pub type MuxFwAmuxbusbVminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_SARBUS0_VPLUS` reader - Firmware control: 0=open, 1=close switch between sarbus0 and vplus signal. Write with '1' to set bit."]
pub type MuxFwSarbus0VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_SARBUS0_VPLUS` writer - Firmware control: 0=open, 1=close switch between sarbus0 and vplus signal. Write with '1' to set bit."]
pub type MuxFwSarbus0VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_SARBUS1_VPLUS` reader - Firmware control: 0=open, 1=close switch between sarbus1 and vplus signal. Write with '1' to set bit."]
pub type MuxFwSarbus1VplusR = crate::BitReader;
#[doc = "Field `MUX_FW_SARBUS1_VPLUS` writer - Firmware control: 0=open, 1=close switch between sarbus1 and vplus signal. Write with '1' to set bit."]
pub type MuxFwSarbus1VplusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_SARBUS0_VMINUS` reader - Firmware control: 0=open, 1=close switch between sarbus0 and vminus signal. Write with '1' to set bit."]
pub type MuxFwSarbus0VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_SARBUS0_VMINUS` writer - Firmware control: 0=open, 1=close switch between sarbus0 and vminus signal. Write with '1' to set bit."]
pub type MuxFwSarbus0VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_SARBUS1_VMINUS` reader - Firmware control: 0=open, 1=close switch between sarbus1 and vminus signal. Write with '1' to set bit."]
pub type MuxFwSarbus1VminusR = crate::BitReader;
#[doc = "Field `MUX_FW_SARBUS1_VMINUS` writer - Firmware control: 0=open, 1=close switch between sarbus1 and vminus signal. Write with '1' to set bit."]
pub type MuxFwSarbus1VminusW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P4_COREIO0` reader - Firmware control: 0=open, 1=close switch between P4 and coreio0 signal. Write with '1' to set bit."]
pub type MuxFwP4Coreio0R = crate::BitReader;
#[doc = "Field `MUX_FW_P4_COREIO0` writer - Firmware control: 0=open, 1=close switch between P4 and coreio0 signal. Write with '1' to set bit."]
pub type MuxFwP4Coreio0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P5_COREIO1` reader - Firmware control: 0=open, 1=close switch between P5 and coreio1 signal. Write with '1' to set bit."]
pub type MuxFwP5Coreio1R = crate::BitReader;
#[doc = "Field `MUX_FW_P5_COREIO1` writer - Firmware control: 0=open, 1=close switch between P5 and coreio1 signal. Write with '1' to set bit."]
pub type MuxFwP5Coreio1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P6_COREIO2` reader - Firmware control: 0=open, 1=close switch between P6 and coreio2 signal. Write with '1' to set bit."]
pub type MuxFwP6Coreio2R = crate::BitReader;
#[doc = "Field `MUX_FW_P6_COREIO2` writer - Firmware control: 0=open, 1=close switch between P6 and coreio2 signal. Write with '1' to set bit."]
pub type MuxFwP6Coreio2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MUX_FW_P7_COREIO3` reader - Firmware control: 0=open, 1=close switch between P7 and coreio3 signal. Write with '1' to set bit."]
pub type MuxFwP7Coreio3R = crate::BitReader;
#[doc = "Field `MUX_FW_P7_COREIO3` writer - Firmware control: 0=open, 1=close switch between P7 and coreio3 signal. Write with '1' to set bit."]
pub type MuxFwP7Coreio3W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Firmware control: 0=open, 1=close switch between pin P0 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p0_vplus(&self) -> MuxFwP0VplusR {
        MuxFwP0VplusR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Firmware control: 0=open, 1=close switch between pin P1 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p1_vplus(&self) -> MuxFwP1VplusR {
        MuxFwP1VplusR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Firmware control: 0=open, 1=close switch between pin P2 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p2_vplus(&self) -> MuxFwP2VplusR {
        MuxFwP2VplusR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Firmware control: 0=open, 1=close switch between pin P3 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p3_vplus(&self) -> MuxFwP3VplusR {
        MuxFwP3VplusR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Firmware control: 0=open, 1=close switch between pin P4 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p4_vplus(&self) -> MuxFwP4VplusR {
        MuxFwP4VplusR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Firmware control: 0=open, 1=close switch between pin P5 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p5_vplus(&self) -> MuxFwP5VplusR {
        MuxFwP5VplusR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Firmware control: 0=open, 1=close switch between pin P6 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p6_vplus(&self) -> MuxFwP6VplusR {
        MuxFwP6VplusR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Firmware control: 0=open, 1=close switch between pin P7 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p7_vplus(&self) -> MuxFwP7VplusR {
        MuxFwP7VplusR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Firmware control: 0=open, 1=close switch between pin P0 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p0_vminus(&self) -> MuxFwP0VminusR {
        MuxFwP0VminusR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Firmware control: 0=open, 1=close switch between pin P1 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p1_vminus(&self) -> MuxFwP1VminusR {
        MuxFwP1VminusR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Firmware control: 0=open, 1=close switch between pin P2 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p2_vminus(&self) -> MuxFwP2VminusR {
        MuxFwP2VminusR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Firmware control: 0=open, 1=close switch between pin P3 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p3_vminus(&self) -> MuxFwP3VminusR {
        MuxFwP3VminusR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Firmware control: 0=open, 1=close switch between pin P4 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p4_vminus(&self) -> MuxFwP4VminusR {
        MuxFwP4VminusR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Firmware control: 0=open, 1=close switch between pin P5 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p5_vminus(&self) -> MuxFwP5VminusR {
        MuxFwP5VminusR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Firmware control: 0=open, 1=close switch between pin P6 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p6_vminus(&self) -> MuxFwP6VminusR {
        MuxFwP6VminusR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Firmware control: 0=open, 1=close switch between pin P7 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p7_vminus(&self) -> MuxFwP7VminusR {
        MuxFwP7VminusR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Firmware control: 0=open, 1=close switch between vssa_kelvin and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_vssa_vminus(&self) -> MuxFwVssaVminusR {
        MuxFwVssaVminusR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Firmware control: 0=open, 1=close switch between temperature sensor and vplus signal, also powers on the temperature sensor. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_temp_vplus(&self) -> MuxFwTempVplusR {
        MuxFwTempVplusR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Firmware control: 0=open, 1=close switch between amuxbusa and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_amuxbusa_vplus(&self) -> MuxFwAmuxbusaVplusR {
        MuxFwAmuxbusaVplusR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Firmware control: 0=open, 1=close switch between amuxbusb and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_amuxbusb_vplus(&self) -> MuxFwAmuxbusbVplusR {
        MuxFwAmuxbusbVplusR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Firmware control: 0=open, 1=close switch between amuxbusa and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_amuxbusa_vminus(&self) -> MuxFwAmuxbusaVminusR {
        MuxFwAmuxbusaVminusR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Firmware control: 0=open, 1=close switch between amuxbusb and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_amuxbusb_vminus(&self) -> MuxFwAmuxbusbVminusR {
        MuxFwAmuxbusbVminusR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Firmware control: 0=open, 1=close switch between sarbus0 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_sarbus0_vplus(&self) -> MuxFwSarbus0VplusR {
        MuxFwSarbus0VplusR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Firmware control: 0=open, 1=close switch between sarbus1 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_sarbus1_vplus(&self) -> MuxFwSarbus1VplusR {
        MuxFwSarbus1VplusR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Firmware control: 0=open, 1=close switch between sarbus0 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_sarbus0_vminus(&self) -> MuxFwSarbus0VminusR {
        MuxFwSarbus0VminusR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Firmware control: 0=open, 1=close switch between sarbus1 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_sarbus1_vminus(&self) -> MuxFwSarbus1VminusR {
        MuxFwSarbus1VminusR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Firmware control: 0=open, 1=close switch between P4 and coreio0 signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p4_coreio0(&self) -> MuxFwP4Coreio0R {
        MuxFwP4Coreio0R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Firmware control: 0=open, 1=close switch between P5 and coreio1 signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p5_coreio1(&self) -> MuxFwP5Coreio1R {
        MuxFwP5Coreio1R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Firmware control: 0=open, 1=close switch between P6 and coreio2 signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p6_coreio2(&self) -> MuxFwP6Coreio2R {
        MuxFwP6Coreio2R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Firmware control: 0=open, 1=close switch between P7 and coreio3 signal. Write with '1' to set bit."]
    #[inline(always)]
    pub fn mux_fw_p7_coreio3(&self) -> MuxFwP7Coreio3R {
        MuxFwP7Coreio3R::new(((self.bits >> 29) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Firmware control: 0=open, 1=close switch between pin P0 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p0_vplus(&mut self) -> MuxFwP0VplusW<MuxSwitch0Spec> {
        MuxFwP0VplusW::new(self, 0)
    }
    #[doc = "Bit 1 - Firmware control: 0=open, 1=close switch between pin P1 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p1_vplus(&mut self) -> MuxFwP1VplusW<MuxSwitch0Spec> {
        MuxFwP1VplusW::new(self, 1)
    }
    #[doc = "Bit 2 - Firmware control: 0=open, 1=close switch between pin P2 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p2_vplus(&mut self) -> MuxFwP2VplusW<MuxSwitch0Spec> {
        MuxFwP2VplusW::new(self, 2)
    }
    #[doc = "Bit 3 - Firmware control: 0=open, 1=close switch between pin P3 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p3_vplus(&mut self) -> MuxFwP3VplusW<MuxSwitch0Spec> {
        MuxFwP3VplusW::new(self, 3)
    }
    #[doc = "Bit 4 - Firmware control: 0=open, 1=close switch between pin P4 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p4_vplus(&mut self) -> MuxFwP4VplusW<MuxSwitch0Spec> {
        MuxFwP4VplusW::new(self, 4)
    }
    #[doc = "Bit 5 - Firmware control: 0=open, 1=close switch between pin P5 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p5_vplus(&mut self) -> MuxFwP5VplusW<MuxSwitch0Spec> {
        MuxFwP5VplusW::new(self, 5)
    }
    #[doc = "Bit 6 - Firmware control: 0=open, 1=close switch between pin P6 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p6_vplus(&mut self) -> MuxFwP6VplusW<MuxSwitch0Spec> {
        MuxFwP6VplusW::new(self, 6)
    }
    #[doc = "Bit 7 - Firmware control: 0=open, 1=close switch between pin P7 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p7_vplus(&mut self) -> MuxFwP7VplusW<MuxSwitch0Spec> {
        MuxFwP7VplusW::new(self, 7)
    }
    #[doc = "Bit 8 - Firmware control: 0=open, 1=close switch between pin P0 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p0_vminus(&mut self) -> MuxFwP0VminusW<MuxSwitch0Spec> {
        MuxFwP0VminusW::new(self, 8)
    }
    #[doc = "Bit 9 - Firmware control: 0=open, 1=close switch between pin P1 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p1_vminus(&mut self) -> MuxFwP1VminusW<MuxSwitch0Spec> {
        MuxFwP1VminusW::new(self, 9)
    }
    #[doc = "Bit 10 - Firmware control: 0=open, 1=close switch between pin P2 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p2_vminus(&mut self) -> MuxFwP2VminusW<MuxSwitch0Spec> {
        MuxFwP2VminusW::new(self, 10)
    }
    #[doc = "Bit 11 - Firmware control: 0=open, 1=close switch between pin P3 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p3_vminus(&mut self) -> MuxFwP3VminusW<MuxSwitch0Spec> {
        MuxFwP3VminusW::new(self, 11)
    }
    #[doc = "Bit 12 - Firmware control: 0=open, 1=close switch between pin P4 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p4_vminus(&mut self) -> MuxFwP4VminusW<MuxSwitch0Spec> {
        MuxFwP4VminusW::new(self, 12)
    }
    #[doc = "Bit 13 - Firmware control: 0=open, 1=close switch between pin P5 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p5_vminus(&mut self) -> MuxFwP5VminusW<MuxSwitch0Spec> {
        MuxFwP5VminusW::new(self, 13)
    }
    #[doc = "Bit 14 - Firmware control: 0=open, 1=close switch between pin P6 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p6_vminus(&mut self) -> MuxFwP6VminusW<MuxSwitch0Spec> {
        MuxFwP6VminusW::new(self, 14)
    }
    #[doc = "Bit 15 - Firmware control: 0=open, 1=close switch between pin P7 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p7_vminus(&mut self) -> MuxFwP7VminusW<MuxSwitch0Spec> {
        MuxFwP7VminusW::new(self, 15)
    }
    #[doc = "Bit 16 - Firmware control: 0=open, 1=close switch between vssa_kelvin and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_vssa_vminus(&mut self) -> MuxFwVssaVminusW<MuxSwitch0Spec> {
        MuxFwVssaVminusW::new(self, 16)
    }
    #[doc = "Bit 17 - Firmware control: 0=open, 1=close switch between temperature sensor and vplus signal, also powers on the temperature sensor. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_temp_vplus(&mut self) -> MuxFwTempVplusW<MuxSwitch0Spec> {
        MuxFwTempVplusW::new(self, 17)
    }
    #[doc = "Bit 18 - Firmware control: 0=open, 1=close switch between amuxbusa and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_amuxbusa_vplus(&mut self) -> MuxFwAmuxbusaVplusW<MuxSwitch0Spec> {
        MuxFwAmuxbusaVplusW::new(self, 18)
    }
    #[doc = "Bit 19 - Firmware control: 0=open, 1=close switch between amuxbusb and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_amuxbusb_vplus(&mut self) -> MuxFwAmuxbusbVplusW<MuxSwitch0Spec> {
        MuxFwAmuxbusbVplusW::new(self, 19)
    }
    #[doc = "Bit 20 - Firmware control: 0=open, 1=close switch between amuxbusa and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_amuxbusa_vminus(&mut self) -> MuxFwAmuxbusaVminusW<MuxSwitch0Spec> {
        MuxFwAmuxbusaVminusW::new(self, 20)
    }
    #[doc = "Bit 21 - Firmware control: 0=open, 1=close switch between amuxbusb and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_amuxbusb_vminus(&mut self) -> MuxFwAmuxbusbVminusW<MuxSwitch0Spec> {
        MuxFwAmuxbusbVminusW::new(self, 21)
    }
    #[doc = "Bit 22 - Firmware control: 0=open, 1=close switch between sarbus0 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_sarbus0_vplus(&mut self) -> MuxFwSarbus0VplusW<MuxSwitch0Spec> {
        MuxFwSarbus0VplusW::new(self, 22)
    }
    #[doc = "Bit 23 - Firmware control: 0=open, 1=close switch between sarbus1 and vplus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_sarbus1_vplus(&mut self) -> MuxFwSarbus1VplusW<MuxSwitch0Spec> {
        MuxFwSarbus1VplusW::new(self, 23)
    }
    #[doc = "Bit 24 - Firmware control: 0=open, 1=close switch between sarbus0 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_sarbus0_vminus(&mut self) -> MuxFwSarbus0VminusW<MuxSwitch0Spec> {
        MuxFwSarbus0VminusW::new(self, 24)
    }
    #[doc = "Bit 25 - Firmware control: 0=open, 1=close switch between sarbus1 and vminus signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_sarbus1_vminus(&mut self) -> MuxFwSarbus1VminusW<MuxSwitch0Spec> {
        MuxFwSarbus1VminusW::new(self, 25)
    }
    #[doc = "Bit 26 - Firmware control: 0=open, 1=close switch between P4 and coreio0 signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p4_coreio0(&mut self) -> MuxFwP4Coreio0W<MuxSwitch0Spec> {
        MuxFwP4Coreio0W::new(self, 26)
    }
    #[doc = "Bit 27 - Firmware control: 0=open, 1=close switch between P5 and coreio1 signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p5_coreio1(&mut self) -> MuxFwP5Coreio1W<MuxSwitch0Spec> {
        MuxFwP5Coreio1W::new(self, 27)
    }
    #[doc = "Bit 28 - Firmware control: 0=open, 1=close switch between P6 and coreio2 signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p6_coreio2(&mut self) -> MuxFwP6Coreio2W<MuxSwitch0Spec> {
        MuxFwP6Coreio2W::new(self, 28)
    }
    #[doc = "Bit 29 - Firmware control: 0=open, 1=close switch between P7 and coreio3 signal. Write with '1' to set bit."]
    #[inline(always)]
    #[must_use]
    pub fn mux_fw_p7_coreio3(&mut self) -> MuxFwP7Coreio3W<MuxSwitch0Spec> {
        MuxFwP7Coreio3W::new(self, 29)
    }
}
#[doc = "SARMUX Firmware switch controls\n\nYou can [`read`](crate::Reg::read) this register and get [`mux_switch0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`mux_switch0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct MuxSwitch0Spec;
impl crate::RegisterSpec for MuxSwitch0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mux_switch0::R`](R) reader structure"]
impl crate::Readable for MuxSwitch0Spec {}
#[doc = "`write(|w| ..)` method takes [`mux_switch0::W`](W) writer structure"]
impl crate::Writable for MuxSwitch0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets MUX_SWITCH0 to value 0"]
impl crate::Resettable for MuxSwitch0Spec {
    const RESET_VALUE: u32 = 0;
}
