module testbench();
    reg clk,reset,S,R;
    wire Q,Q_not;
flipflopD_to_SR uut(clk,reset,S,R,Q,Q_not);
initial 
begin
 clk=0;
 forever #5 clk=~clk;
end
initial 
begin
$monitor("%0dns: clk=%b, reset=%b, S=%b, R=%b, Q=%b, Q_not=%b",
                 $time, clk, reset, S, R, Q, Q_not);
reset=1;S=0;R=0;
#10 reset=0;
#10 S=0;R=0;
#10 S=0;R=1;
#10 S=1;R=0;
#10 S=1;R=1;
#10 $finish;
end
endmodule
