{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683204649057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683204649058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 06:50:47 2023 " "Processing started: Thu May  4 06:50:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683204649058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683204649058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2048_Game -c 2048_Game " "Command: quartus_sta 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683204649058 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683204649327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683204650836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683204650836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204650902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204650902 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1683204651785 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048_Game.sdc " "Synopsys Design Constraints File file not found: '2048_Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683204651941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204651942 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683204651955 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683204651955 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683204651955 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683204651955 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204651955 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button:b_bottom\|out button:b_bottom\|out " "create_clock -period 1.000 -name button:b_bottom\|out button:b_bottom\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683204651961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:controller_vga\|counter_x\[0\] vga:controller_vga\|counter_x\[0\] " "create_clock -period 1.000 -name vga:controller_vga\|counter_x\[0\] vga:controller_vga\|counter_x\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683204651961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.RESET state.RESET " "create_clock -period 1.000 -name state.RESET state.RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683204651961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:controller_vga\|counter_y\[0\] vga:controller_vga\|counter_y\[0\] " "create_clock -period 1.000 -name vga:controller_vga\|counter_y\[0\] vga:controller_vga\|counter_y\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683204651961 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683204651961 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204651984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204651984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204651984 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683204651984 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683204652001 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683204652003 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683204652007 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683204652032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683204652206 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683204652206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.241 " "Worst-case setup slack is -15.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.241            -264.532 vga:controller_vga\|counter_y\[0\]  " "  -15.241            -264.532 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.806            -208.674 vga:controller_vga\|counter_x\[0\]  " "  -13.806            -208.674 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.582             -23.039 button:b_bottom\|out  " "   -7.582             -23.039 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.463            -118.252 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.463            -118.252 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.091            -319.968 clk  " "   -4.091            -319.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.433              -3.433 state.RESET  " "   -3.433              -3.433 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204652209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.643 " "Worst-case hold slack is -1.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.643              -6.235 clk  " "   -1.643              -6.235 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.144 vga:controller_vga\|counter_x\[0\]  " "   -0.144              -0.144 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 vga:controller_vga\|counter_y\[0\]  " "    0.585               0.000 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.595               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.256               0.000 button:b_bottom\|out  " "    1.256               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.491               0.000 state.RESET  " "    2.491               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204652252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.804 " "Worst-case recovery slack is 17.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.804               0.000 clk  " "   17.804               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204652264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.396 " "Worst-case removal slack is 1.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 clk  " "    1.396               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204652271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.351 " "Worst-case minimum pulse width slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -1.814 vga:controller_vga\|counter_x\[0\]  " "   -0.351              -1.814 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.075 vga:controller_vga\|counter_y\[0\]  " "   -0.054              -0.075 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 state.RESET  " "    0.269               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 button:b_bottom\|out  " "    0.286               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.391               0.000 clk  " "    9.391               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.296               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.296               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204652282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204652282 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683204652348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683204652415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683204655764 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204656122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204656122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204656122 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683204656122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683204656124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683204656182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683204656182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.015 " "Worst-case setup slack is -15.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.015            -262.073 vga:controller_vga\|counter_y\[0\]  " "  -15.015            -262.073 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.616            -206.642 vga:controller_vga\|counter_x\[0\]  " "  -13.616            -206.642 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.598             -23.071 button:b_bottom\|out  " "   -7.598             -23.071 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.842            -104.616 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.842            -104.616 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.755            -292.916 clk  " "   -3.755            -292.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.504              -3.504 state.RESET  " "   -3.504              -3.504 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204656185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.717 " "Worst-case hold slack is -1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.717              -7.071 clk  " "   -1.717              -7.071 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -0.230 vga:controller_vga\|counter_x\[0\]  " "   -0.230              -0.230 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.130               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 vga:controller_vga\|counter_y\[0\]  " "    0.484               0.000 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 button:b_bottom\|out  " "    1.077               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.528               0.000 state.RESET  " "    2.528               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204656218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.886 " "Worst-case recovery slack is 17.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.886               0.000 clk  " "   17.886               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204656227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.315 " "Worst-case removal slack is 1.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.315               0.000 clk  " "    1.315               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204656239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.341 " "Worst-case minimum pulse width slack is -0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -1.707 vga:controller_vga\|counter_x\[0\]  " "   -0.341              -1.707 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.068 vga:controller_vga\|counter_y\[0\]  " "   -0.062              -0.068 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 button:b_bottom\|out  " "    0.284               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 state.RESET  " "    0.314               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.317               0.000 clk  " "    9.317               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.249               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.249               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204656248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204656248 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683204656306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683204656591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683204659616 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204659985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204659985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204659985 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683204659985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683204659986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683204660027 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683204660027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.689 " "Worst-case setup slack is -8.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.689            -147.180 vga:controller_vga\|counter_y\[0\]  " "   -8.689            -147.180 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.655            -112.768 vga:controller_vga\|counter_x\[0\]  " "   -7.655            -112.768 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.134             -95.857 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.134             -95.857 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.226             -12.598 button:b_bottom\|out  " "   -4.226             -12.598 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.966            -224.537 clk  " "   -2.966            -224.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.374              -1.374 state.RESET  " "   -1.374              -1.374 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.736 " "Worst-case hold slack is -0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -3.300 clk  " "   -0.736              -3.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450              -0.846 vga:controller_vga\|counter_x\[0\]  " "   -0.450              -0.846 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 vga:controller_vga\|counter_y\[0\]  " "    0.141               0.000 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.301               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 button:b_bottom\|out  " "    1.051               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 state.RESET  " "    1.337               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.573 " "Worst-case recovery slack is 18.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.573               0.000 clk  " "   18.573               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.798 " "Worst-case removal slack is 0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 clk  " "    0.798               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.171 " "Worst-case minimum pulse width slack is -0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -0.836 vga:controller_vga\|counter_x\[0\]  " "   -0.171              -0.836 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 vga:controller_vga\|counter_y\[0\]  " "    0.100               0.000 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 state.RESET  " "    0.301               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 button:b_bottom\|out  " "    0.326               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 clk  " "    9.404               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.552               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.552               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660114 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683204660178 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204660570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204660570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683204660570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683204660570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683204660572 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683204660603 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683204660603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.033 " "Worst-case setup slack is -8.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.033            -137.692 vga:controller_vga\|counter_y\[0\]  " "   -8.033            -137.692 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.081            -105.073 vga:controller_vga\|counter_x\[0\]  " "   -7.081            -105.073 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.001             -74.218 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.001             -74.218 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.905             -11.758 button:b_bottom\|out  " "   -3.905             -11.758 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.386            -176.284 clk  " "   -2.386            -176.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.329              -1.329 state.RESET  " "   -1.329              -1.329 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.760 " "Worst-case hold slack is -0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760              -3.873 clk  " "   -0.760              -3.873 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -0.322 vga:controller_vga\|counter_x\[0\]  " "   -0.322              -0.322 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 vga:controller_vga\|counter_y\[0\]  " "    0.209               0.000 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.293               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 button:b_bottom\|out  " "    0.867               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 state.RESET  " "    1.321               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.718 " "Worst-case recovery slack is 18.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.718               0.000 clk  " "   18.718               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.720 " "Worst-case removal slack is 0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 clk  " "    0.720               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.064 " "Worst-case minimum pulse width slack is -0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.226 vga:controller_vga\|counter_x\[0\]  " "   -0.064              -0.226 vga:controller_vga\|counter_x\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 vga:controller_vga\|counter_y\[0\]  " "    0.163               0.000 vga:controller_vga\|counter_y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 state.RESET  " "    0.342               0.000 state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 button:b_bottom\|out  " "    0.359               0.000 button:b_bottom\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.408               0.000 clk  " "    9.408               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.541               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.541               0.000 controller_vga\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683204660664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683204660664 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683204663427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683204663481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5236 " "Peak virtual memory: 5236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683204663656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 06:51:03 2023 " "Processing ended: Thu May  4 06:51:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683204663656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683204663656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683204663656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683204663656 ""}
