

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Sun Mar 28 12:14:29 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|    10.489|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  4819|  349259|  4819|  349259|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+--------+--------+--------+--------+---------+
        |                      |           |     Latency     |     Interval    | Pipeline|
        |       Instance       |   Module  |   min  |   max  |   min  |   max  |   Type  |
        +----------------------+-----------+--------+--------+--------+--------+---------+
        |grp_bin_conv_fu_407   |bin_conv   |  310790|  344439|  310790|  344439|   none  |
        |grp_bin_dense_fu_423  |bin_dense  |      13|      13|      13|      13|   none  |
        +----------------------+-----------+--------+--------+--------+--------+---------+

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DMEM_I  |    64|    64|         2|          1|          1|    64|    yes   |
        |- LOOP_WT_I    |  4682|  4682|         2|          1|          1|  4682|    yes   |
        |- LOOP_KH_I    |    64|    64|         2|          1|          1|    64|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 12 13 
11 --> 13 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !879"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !885"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !891"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !897"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !903"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !909"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !913"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !917"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !921"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !925"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !929"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !933"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 28 'read' 'norm_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 29 'read' 'width_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 30 'read' 'dmem_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 31 'read' 'layer_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 32 'read' 'n_outputs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 0" [cpp/accel/Accel.cpp:723]   --->   Operation 33 'getelementptr' 'dmem_o_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)" [cpp/accel/Accel.cpp:734]   --->   Operation 35 'partselect' 'layer_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln792 = trunc i3 %layer_mode_V_read to i1" [cpp/accel/Accel.cpp:758]   --->   Operation 36 'trunc' 'trunc_ln792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node t_V)   --->   "%p_Result_s = xor i1 %trunc_ln792, true" [cpp/accel/Accel.cpp:758]   --->   Operation 37 'xor' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:762]   --->   Operation 38 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i16 %p_Val2_s to i1" [cpp/accel/Accel.cpp:819]   --->   Operation 39 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%o_index_V_load = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:819]   --->   Operation 40 'load' 'o_index_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.61ns) (out node of the LUT)   --->   "%t_V = and i1 %trunc_ln700, %p_Result_s" [cpp/accel/Accel.cpp:758]   --->   Operation 41 'and' 't_V' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln758 = zext i1 %t_V to i16" [cpp/accel/Accel.cpp:758]   --->   Operation 42 'zext' 'zext_ln758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.54ns)   --->   "%t_V_1 = select i1 %trunc_ln792, i16 0, i16 %o_index_V_load" [cpp/accel/Accel.cpp:758]   --->   Operation 43 'select' 't_V_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.61ns)   --->   "%r_V_2 = xor i1 %dmem_mode_V_read, true" [cpp/accel/Accel.cpp:766]   --->   Operation 44 'xor' 'r_V_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:769]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln769 = zext i3 %shl_ln to i16" [cpp/accel/Accel.cpp:769]   --->   Operation 46 'zext' 'zext_ln769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln769_1 = zext i3 %shl_ln to i5" [cpp/accel/Accel.cpp:769]   --->   Operation 47 'zext' 'zext_ln769_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.50ns)   --->   "%words_per_image_V = shl i5 1, %zext_ln769_1" [cpp/accel/Accel.cpp:769]   --->   Operation 48 'shl' 'words_per_image_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %layer_type_V, 1" [cpp/accel/Accel.cpp:774]   --->   Operation 49 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V to i10" [cpp/accel/Accel.cpp:779]   --->   Operation 50 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.64ns)   --->   "%icmp_ln879_1 = icmp eq i2 %layer_type_V, 0" [cpp/accel/Accel.cpp:779]   --->   Operation 51 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:772]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_0700_0 = phi i16 [ 0, %._crit_edge ], [ %select_ln784, %LOOP_DMEM_I_end ]" [cpp/accel/Accel.cpp:784]   --->   Operation 53 'phi' 'p_0700_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_0868_0 = phi i10 [ 0, %._crit_edge ], [ %select_ln784_1, %LOOP_DMEM_I_end ]" [cpp/accel/Accel.cpp:784]   --->   Operation 54 'phi' 'p_0868_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_0218_0 = phi i7 [ 0, %._crit_edge ], [ %i_V_2, %LOOP_DMEM_I_end ]"   --->   Operation 55 'phi' 'p_0218_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%icmp_ln887 = icmp eq i7 %p_0218_0, -64" [cpp/accel/Accel.cpp:772]   --->   Operation 56 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.37ns)   --->   "%i_V_2 = add i7 %p_0218_0, 1" [cpp/accel/Accel.cpp:772]   --->   Operation 58 'add' 'i_V_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader1441.preheader, label %LOOP_DMEM_I_begin" [cpp/accel/Accel.cpp:772]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_V_7 = trunc i16 %p_0700_0 to i1" [cpp/accel/Accel.cpp:772]   --->   Operation 60 'trunc' 'ret_V_7' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_V_5 = trunc i7 %p_0218_0 to i1" [cpp/accel/Accel.cpp:772]   --->   Operation 61 'trunc' 'ret_V_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_3 = trunc i7 %p_0218_0 to i6" [cpp/accel/Accel.cpp:772]   --->   Operation 62 'trunc' 'ret_V_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %2, label %3" [cpp/accel/Accel.cpp:779]   --->   Operation 63 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_V_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %p_0218_0, i32 1, i32 6)" [cpp/accel/Accel.cpp:782]   --->   Operation 64 'partselect' 'ret_V_6' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:782]   --->   Operation 65 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_3" [cpp/accel/Accel.cpp:782]   --->   Operation 66 'getelementptr' 'dmem_i_V_addr_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:782]   --->   Operation 67 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:780]   --->   Operation 68 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_2" [cpp/accel/Accel.cpp:780]   --->   Operation 69 'getelementptr' 'dmem_i_V_addr_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:780]   --->   Operation 70 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br label %LOOP_DMEM_I_end"   --->   Operation 71 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_V_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0700_0, i32 1, i32 15)" [cpp/accel/Accel.cpp:776]   --->   Operation 72 'partselect' 'ret_V_9' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ret_V_8 = zext i15 %ret_V_9 to i16" [cpp/accel/Accel.cpp:776]   --->   Operation 73 'zext' 'ret_V_8' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.54ns)   --->   "%r_V = shl i16 %ret_V_8, %zext_ln769" [cpp/accel/Accel.cpp:777]   --->   Operation 74 'shl' 'r_V' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.54> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i16 %r_V to i14" [cpp/accel/Accel.cpp:777]   --->   Operation 75 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i10 %p_0868_0 to i14" [cpp/accel/Accel.cpp:777]   --->   Operation 76 'zext' 'zext_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180_2 = add i14 %trunc_ln180, %zext_ln180" [cpp/accel/Accel.cpp:777]   --->   Operation 77 'add' 'add_ln180_2' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %ret_V_7, i10 0)" [cpp/accel/Accel.cpp:777]   --->   Operation 78 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i12 %tmp_3 to i14" [cpp/accel/Accel.cpp:777]   --->   Operation 79 'zext' 'zext_ln180_4' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %add_ln180_2, %zext_ln180_4" [cpp/accel/Accel.cpp:777]   --->   Operation 80 'add' 'add_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:777]   --->   Operation 81 'zext' 'zext_ln544' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:777]   --->   Operation 82 'getelementptr' 'dmem_i_V_addr' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:777]   --->   Operation 83 'load' 'dmem_i_V_load' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 84 [1/1] (1.41ns)   --->   "%img_off_V = add i10 %p_0868_0, 1" [cpp/accel/Accel.cpp:784]   --->   Operation 84 'add' 'img_off_V' <Predicate = (!icmp_ln887)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.29ns)   --->   "%icmp_ln879_2 = icmp eq i10 %img_off_V, %zext_ln879" [cpp/accel/Accel.cpp:784]   --->   Operation 85 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln887)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.48ns)   --->   "%img_idx_V = add i16 %p_0700_0, 1" [cpp/accel/Accel.cpp:786]   --->   Operation 86 'add' 'img_idx_V' <Predicate = (!icmp_ln887)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.54ns)   --->   "%select_ln784 = select i1 %icmp_ln879_2, i16 %img_idx_V, i16 %p_0700_0" [cpp/accel/Accel.cpp:784]   --->   Operation 87 'select' 'select_ln784' <Predicate = (!icmp_ln887)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.45ns)   --->   "%select_ln784_1 = select i1 %icmp_ln879_2, i10 0, i10 %img_off_V" [cpp/accel/Accel.cpp:784]   --->   Operation 88 'select' 'select_ln784_1' <Predicate = (!icmp_ln887)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str44) nounwind" [cpp/accel/Accel.cpp:772]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44)" [cpp/accel/Accel.cpp:772]   --->   Operation 90 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [cpp/accel/Accel.cpp:773]   --->   Operation 91 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit, label %1" [cpp/accel/Accel.cpp:774]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%ret_V_4 = zext i6 %ret_V_6 to i7" [cpp/accel/Accel.cpp:782]   --->   Operation 93 'zext' 'ret_V_4' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7(i1 %dmem_mode_V_read, i1 %ret_V_5, i3 0, i7 %ret_V_4)" [cpp/accel/Accel.cpp:782]   --->   Operation 94 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i12 %tmp_5 to i64" [cpp/accel/Accel.cpp:782]   --->   Operation 95 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%dmem_V_addr_2 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_2" [cpp/accel/Accel.cpp:782]   --->   Operation 96 'getelementptr' 'dmem_V_addr_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:782]   --->   Operation 97 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 98 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_2, i64* %dmem_V_addr_2, align 8" [cpp/accel/Accel.cpp:782]   --->   Operation 98 'store' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 99 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i5.i6(i1 %dmem_mode_V_read, i5 0, i6 %ret_V_3)" [cpp/accel/Accel.cpp:780]   --->   Operation 100 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i12 %tmp_4 to i64" [cpp/accel/Accel.cpp:780]   --->   Operation 101 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%dmem_V_addr_1 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_1" [cpp/accel/Accel.cpp:780]   --->   Operation 102 'getelementptr' 'dmem_V_addr_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:780]   --->   Operation 103 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 104 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_1, i64* %dmem_V_addr_1, align 8" [cpp/accel/Accel.cpp:780]   --->   Operation 104 'store' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [cpp/accel/Accel.cpp:780]   --->   Operation 105 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i14 %add_ln180 to i64" [cpp/accel/Accel.cpp:777]   --->   Operation 106 'zext' 'zext_ln180_5' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_5" [cpp/accel/Accel.cpp:777]   --->   Operation 107 'getelementptr' 'dmem_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 108 [1/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:777]   --->   Operation 108 'load' 'dmem_i_V_load' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 109 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load, i64* %dmem_V_addr, align 8" [cpp/accel/Accel.cpp:777]   --->   Operation 109 'store' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %LOOP_DMEM_I_end" [cpp/accel/Accel.cpp:778]   --->   Operation 110 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp)" [cpp/accel/Accel.cpp:788]   --->   Operation 111 'specregionend' 'empty_26' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:772]   --->   Operation 112 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.06>
ST_4 : Operation 113 [1/1] (1.06ns)   --->   "br label %.preheader1441" [cpp/accel/Accel.cpp:792]   --->   Operation 113 'br' <Predicate = true> <Delay = 1.06>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%p_0481_0 = phi i13 [ %i_V, %LOOP_WT_I ], [ 0, %.preheader1441.preheader ]"   --->   Operation 114 'phi' 'p_0481_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.39ns)   --->   "%icmp_ln887_1 = icmp eq i13 %p_0481_0, -3510" [cpp/accel/Accel.cpp:792]   --->   Operation 115 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)"   --->   Operation 116 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.45ns)   --->   "%i_V = add i13 %p_0481_0, 1" [cpp/accel/Accel.cpp:792]   --->   Operation 117 'add' 'i_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %.preheader.preheader, label %LOOP_WT_I" [cpp/accel/Accel.cpp:792]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%ret_V = trunc i13 %p_0481_0 to i1" [cpp/accel/Accel.cpp:792]   --->   Operation 119 'trunc' 'ret_V' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_0481_0, i32 1, i32 12)" [cpp/accel/Accel.cpp:794]   --->   Operation 120 'partselect' 'tmp_7' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%zext_ln1372 = zext i12 %tmp_7 to i13" [cpp/accel/Accel.cpp:794]   --->   Operation 121 'zext' 'zext_ln1372' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%select_ln180 = select i1 %ret_V, i13 2341, i13 0" [cpp/accel/Accel.cpp:794]   --->   Operation 122 'select' 'select_ln180' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln180_1 = add i13 %select_ln180, %zext_ln1372" [cpp/accel/Accel.cpp:794]   --->   Operation 123 'add' 'add_ln180_1' <Predicate = (!icmp_ln887_1)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i13 %p_0481_0 to i64" [cpp/accel/Accel.cpp:794]   --->   Operation 124 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %zext_ln544_1" [cpp/accel/Accel.cpp:794]   --->   Operation 125 'getelementptr' 'wt_i_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:794]   --->   Operation 126 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str45) nounwind" [cpp/accel/Accel.cpp:792]   --->   Operation 127 'specloopname' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str45)" [cpp/accel/Accel.cpp:792]   --->   Operation 128 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [cpp/accel/Accel.cpp:793]   --->   Operation 129 'specpipeline' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i13 %add_ln180_1 to i64" [cpp/accel/Accel.cpp:794]   --->   Operation 130 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr [4682 x i64]* @wt_mem_V, i64 0, i64 %zext_ln180_6" [cpp/accel/Accel.cpp:794]   --->   Operation 131 'getelementptr' 'wt_mem_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 132 [1/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:794]   --->   Operation 132 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 133 [1/1] (2.66ns)   --->   "store i64 %wt_i_V_load, i64* %wt_mem_V_addr, align 8" [cpp/accel/Accel.cpp:794]   --->   Operation 133 'store' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str45, i32 %tmp_1)" [cpp/accel/Accel.cpp:795]   --->   Operation 134 'specregionend' 'empty_28' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader1441" [cpp/accel/Accel.cpp:792]   --->   Operation 135 'br' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.06>
ST_7 : Operation 136 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:799]   --->   Operation 136 'br' <Predicate = true> <Delay = 1.06>

State 8 <SV = 5> <Delay = 2.66>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%p_0584_0 = phi i7 [ %i_V_1, %LOOP_KH_I ], [ 0, %.preheader.preheader ]"   --->   Operation 137 'phi' 'p_0584_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.18ns)   --->   "%icmp_ln887_2 = icmp eq i7 %p_0584_0, -64" [cpp/accel/Accel.cpp:799]   --->   Operation 138 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 139 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.37ns)   --->   "%i_V_1 = add i7 %p_0584_0, 1" [cpp/accel/Accel.cpp:799]   --->   Operation 140 'add' 'i_V_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %5, label %LOOP_KH_I" [cpp/accel/Accel.cpp:799]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i7 %p_0584_0 to i64" [cpp/accel/Accel.cpp:801]   --->   Operation 142 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:801]   --->   Operation 143 'getelementptr' 'kh_i_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:801]   --->   Operation 144 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 9 <SV = 6> <Delay = 5.32>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str46) nounwind" [cpp/accel/Accel.cpp:799]   --->   Operation 145 'specloopname' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str46)" [cpp/accel/Accel.cpp:799]   --->   Operation 146 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [cpp/accel/Accel.cpp:800]   --->   Operation 147 'specpipeline' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 148 [1/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:801]   --->   Operation 148 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:801]   --->   Operation 149 'getelementptr' 'kh_mem_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (2.66ns)   --->   "store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8" [cpp/accel/Accel.cpp:801]   --->   Operation 150 'store' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str46, i32 %tmp_2)" [cpp/accel/Accel.cpp:802]   --->   Operation 151 'specregionend' 'empty_30' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:799]   --->   Operation 152 'br' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 2.66>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %._crit_edge1459, label %6" [cpp/accel/Accel.cpp:804]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %._crit_edge1460_ifconv, label %7" [cpp/accel/Accel.cpp:821]   --->   Operation 154 'br' <Predicate = (!icmp_ln879_1)> <Delay = 0.00>
ST_10 : Operation 155 [2/2] (2.66ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:856]   --->   Operation 155 'call' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 156 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:830]   --->   Operation 156 'load' 'kh_word_V' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_10 : Operation 157 [1/1] (1.48ns)   --->   "%add_ln700 = add i16 %zext_ln758, %n_outputs_V_read" [cpp/accel/Accel.cpp:818]   --->   Operation 157 'add' 'add_ln700' <Predicate = (icmp_ln879_1)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv" [cpp/accel/Accel.cpp:820]   --->   Operation 158 'br' <Predicate = (icmp_ln879_1)> <Delay = 1.12>

State 11 <SV = 7> <Delay = 1.12>
ST_11 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:856]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 160 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 160 'br' <Predicate = true> <Delay = 1.12>

State 12 <SV = 7> <Delay = 8.45>
ST_12 : Operation 161 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:830]   --->   Operation 161 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%xor_ln879 = xor i1 %trunc_ln700, true" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:830]   --->   Operation 162 'xor' 'xor_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%or_ln879 = or i1 %trunc_ln792, %xor_ln879" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:830]   --->   Operation 163 'or' 'or_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.h:82->cpp/accel/Accel.cpp:830]   --->   Operation 164 'trunc' 'tmp_V' <Predicate = (!t_V)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.h:84->cpp/accel/Accel.cpp:830]   --->   Operation 165 'partselect' 'tmp_V_1' <Predicate = (t_V)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.h:88->cpp/accel/Accel.cpp:830]   --->   Operation 166 'partselect' 'tmp_V_2' <Predicate = (!t_V)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%select_ln879 = select i1 %or_ln879, i16 %tmp_V, i16 %tmp_V_2" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:830]   --->   Operation 167 'select' 'select_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.61ns) (out node of the LUT)   --->   "%nc_V = select i1 %t_V, i16 %tmp_V_1, i16 %select_ln879" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:830]   --->   Operation 168 'select' 'nc_V' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 169 [2/2] (5.17ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:839]   --->   Operation 169 'call' <Predicate = true> <Delay = 5.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 1.12>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str50) nounwind" [cpp/accel/Accel.cpp:826]   --->   Operation 170 'specloopname' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_13 : Operation 171 [1/2] (0.00ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:839]   --->   Operation 171 'call' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 172 [1/1] (0.65ns)   --->   "%select_ln700 = select i1 %t_V, i16 2, i16 1" [cpp/accel/Accel.cpp:844]   --->   Operation 172 'select' 'select_ln700' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 173 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.12>

State 14 <SV = 9> <Delay = 2.66>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%kh_index_V_new_1 = phi i16 [ %add_ln700, %._crit_edge1459 ], [ %select_ln700, %._crit_edge1460_ifconv ], [ %zext_ln758, %7 ]" [cpp/accel/Accel.cpp:818]   --->   Operation 174 'phi' 'kh_index_V_new_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%n_outputs_V_pn = phi i16 [ %n_outputs_V_read, %._crit_edge1459 ], [ 1, %._crit_edge1460_ifconv ], [ %n_outputs_V_read, %7 ]" [cpp/accel/Accel.cpp:723]   --->   Operation 175 'phi' 'n_outputs_V_pn' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln700_6 = add i16 %t_V_1, %n_outputs_V_pn" [cpp/accel/Accel.cpp:859]   --->   Operation 176 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %r_V_2, i11 0)" [cpp/accel/Accel.cpp:876]   --->   Operation 177 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i12 %tmp_6 to i64" [cpp/accel/Accel.cpp:876]   --->   Operation 178 'zext' 'zext_ln180_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%dmem_V_addr_3 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_3" [cpp/accel/Accel.cpp:876]   --->   Operation 179 'getelementptr' 'dmem_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "store i16 %add_ln700_6, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:760]   --->   Operation 180 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "store i16 %kh_index_V_new_1, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:759]   --->   Operation 181 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [2/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:876]   --->   Operation 182 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 15 <SV = 10> <Delay = 5.32>
ST_15 : Operation 183 [1/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:876]   --->   Operation 183 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_15 : Operation 184 [1/1] (2.66ns)   --->   "store i64 %dmem_V_load, i64* %dmem_o_V_addr, align 8" [cpp/accel/Accel.cpp:873]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:883]   --->   Operation 185 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_inputs_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000]
norm_mode_V_read   (read             ) [ 0011111111111100]
width_mode_V_read  (read             ) [ 0011111111111100]
dmem_mode_V_read   (read             ) [ 0011111111111100]
layer_mode_V_read  (read             ) [ 0000000000000000]
n_outputs_V_read   (read             ) [ 0011111111111110]
dmem_o_V_addr      (getelementptr    ) [ 0011111111111111]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000000]
layer_type_V       (partselect       ) [ 0011111111110000]
trunc_ln792        (trunc            ) [ 0011111111101000]
p_Result_s         (xor              ) [ 0000000000000000]
p_Val2_s           (load             ) [ 0000000000000000]
trunc_ln700        (trunc            ) [ 0011111111101000]
o_index_V_load     (load             ) [ 0000000000000000]
t_V                (and              ) [ 0011111111111100]
zext_ln758         (zext             ) [ 0011111111111110]
t_V_1              (select           ) [ 0011111111111110]
r_V_2              (xor              ) [ 0011111111111110]
shl_ln             (bitconcatenate   ) [ 0000000000000000]
zext_ln769         (zext             ) [ 0011000000000000]
zext_ln769_1       (zext             ) [ 0000000000000000]
words_per_image_V  (shl              ) [ 0000000000000000]
icmp_ln879         (icmp             ) [ 0011111111111100]
zext_ln879         (zext             ) [ 0011000000000000]
icmp_ln879_1       (icmp             ) [ 0011111111111100]
br_ln772           (br               ) [ 0111000000000000]
p_0700_0           (phi              ) [ 0010000000000000]
p_0868_0           (phi              ) [ 0010000000000000]
p_0218_0           (phi              ) [ 0010000000000000]
icmp_ln887         (icmp             ) [ 0011000000000000]
empty              (speclooptripcount) [ 0000000000000000]
i_V_2              (add              ) [ 0111000000000000]
br_ln772           (br               ) [ 0000000000000000]
ret_V_7            (trunc            ) [ 0000000000000000]
ret_V_5            (trunc            ) [ 0011000000000000]
ret_V_3            (trunc            ) [ 0011000000000000]
br_ln779           (br               ) [ 0000000000000000]
ret_V_6            (partselect       ) [ 0011000000000000]
zext_ln544_3       (zext             ) [ 0000000000000000]
dmem_i_V_addr_2    (getelementptr    ) [ 0011000000000000]
zext_ln544_2       (zext             ) [ 0000000000000000]
dmem_i_V_addr_1    (getelementptr    ) [ 0011000000000000]
br_ln0             (br               ) [ 0000000000000000]
ret_V_9            (partselect       ) [ 0000000000000000]
ret_V_8            (zext             ) [ 0000000000000000]
r_V                (shl              ) [ 0000000000000000]
trunc_ln180        (trunc            ) [ 0000000000000000]
zext_ln180         (zext             ) [ 0000000000000000]
add_ln180_2        (add              ) [ 0000000000000000]
tmp_3              (bitconcatenate   ) [ 0000000000000000]
zext_ln180_4       (zext             ) [ 0000000000000000]
add_ln180          (add              ) [ 0011000000000000]
zext_ln544         (zext             ) [ 0000000000000000]
dmem_i_V_addr      (getelementptr    ) [ 0011000000000000]
img_off_V          (add              ) [ 0000000000000000]
icmp_ln879_2       (icmp             ) [ 0000000000000000]
img_idx_V          (add              ) [ 0000000000000000]
select_ln784       (select           ) [ 0111000000000000]
select_ln784_1     (select           ) [ 0111000000000000]
specloopname_ln772 (specloopname     ) [ 0000000000000000]
tmp                (specregionbegin  ) [ 0000000000000000]
specpipeline_ln773 (specpipeline     ) [ 0000000000000000]
br_ln774           (br               ) [ 0000000000000000]
ret_V_4            (zext             ) [ 0000000000000000]
tmp_5              (bitconcatenate   ) [ 0000000000000000]
zext_ln180_2       (zext             ) [ 0000000000000000]
dmem_V_addr_2      (getelementptr    ) [ 0000000000000000]
dmem_i_V_load_2    (load             ) [ 0000000000000000]
store_ln782        (store            ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
tmp_4              (bitconcatenate   ) [ 0000000000000000]
zext_ln180_1       (zext             ) [ 0000000000000000]
dmem_V_addr_1      (getelementptr    ) [ 0000000000000000]
dmem_i_V_load_1    (load             ) [ 0000000000000000]
store_ln780        (store            ) [ 0000000000000000]
br_ln780           (br               ) [ 0000000000000000]
zext_ln180_5       (zext             ) [ 0000000000000000]
dmem_V_addr        (getelementptr    ) [ 0000000000000000]
dmem_i_V_load      (load             ) [ 0000000000000000]
store_ln777        (store            ) [ 0000000000000000]
br_ln778           (br               ) [ 0000000000000000]
empty_26           (specregionend    ) [ 0000000000000000]
br_ln772           (br               ) [ 0111000000000000]
br_ln792           (br               ) [ 0000111000000000]
p_0481_0           (phi              ) [ 0000010000000000]
icmp_ln887_1       (icmp             ) [ 0000011000000000]
empty_27           (speclooptripcount) [ 0000000000000000]
i_V                (add              ) [ 0000111000000000]
br_ln792           (br               ) [ 0000000000000000]
ret_V              (trunc            ) [ 0000000000000000]
tmp_7              (partselect       ) [ 0000000000000000]
zext_ln1372        (zext             ) [ 0000000000000000]
select_ln180       (select           ) [ 0000000000000000]
add_ln180_1        (add              ) [ 0000011000000000]
zext_ln544_1       (zext             ) [ 0000000000000000]
wt_i_V_addr        (getelementptr    ) [ 0000011000000000]
specloopname_ln792 (specloopname     ) [ 0000000000000000]
tmp_1              (specregionbegin  ) [ 0000000000000000]
specpipeline_ln793 (specpipeline     ) [ 0000000000000000]
zext_ln180_6       (zext             ) [ 0000000000000000]
wt_mem_V_addr      (getelementptr    ) [ 0000000000000000]
wt_i_V_load        (load             ) [ 0000000000000000]
store_ln794        (store            ) [ 0000000000000000]
empty_28           (specregionend    ) [ 0000000000000000]
br_ln792           (br               ) [ 0000111000000000]
br_ln799           (br               ) [ 0000000111000000]
p_0584_0           (phi              ) [ 0000000010000000]
icmp_ln887_2       (icmp             ) [ 0000000011000000]
empty_29           (speclooptripcount) [ 0000000000000000]
i_V_1              (add              ) [ 0000000111000000]
br_ln799           (br               ) [ 0000000000000000]
zext_ln544_4       (zext             ) [ 0000000011000000]
kh_i_V_addr        (getelementptr    ) [ 0000000011000000]
specloopname_ln799 (specloopname     ) [ 0000000000000000]
tmp_2              (specregionbegin  ) [ 0000000000000000]
specpipeline_ln800 (specpipeline     ) [ 0000000000000000]
kh_i_V_load        (load             ) [ 0000000000000000]
kh_mem_V_addr      (getelementptr    ) [ 0000000000000000]
store_ln801        (store            ) [ 0000000000000000]
empty_30           (specregionend    ) [ 0000000000000000]
br_ln799           (br               ) [ 0000000111000000]
br_ln804           (br               ) [ 0000000000000000]
br_ln821           (br               ) [ 0000000000000000]
add_ln700          (add              ) [ 0000000000111110]
br_ln820           (br               ) [ 0000000000111110]
call_ln856         (call             ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000110110]
kh_word_V          (load             ) [ 0000000000000000]
xor_ln879          (xor              ) [ 0000000000000000]
or_ln879           (or               ) [ 0000000000000000]
tmp_V              (trunc            ) [ 0000000000000000]
tmp_V_1            (partselect       ) [ 0000000000000000]
tmp_V_2            (partselect       ) [ 0000000000000000]
select_ln879       (select           ) [ 0000000000000000]
nc_V               (select           ) [ 0000000000000100]
specloopname_ln826 (specloopname     ) [ 0000000000000000]
call_ln839         (call             ) [ 0000000000000000]
select_ln700       (select           ) [ 0000000000110110]
br_ln0             (br               ) [ 0000000000110110]
kh_index_V_new_1   (phi              ) [ 0000000000000010]
n_outputs_V_pn     (phi              ) [ 0000000000000010]
add_ln700_6        (add              ) [ 0000000000000000]
tmp_6              (bitconcatenate   ) [ 0000000000000000]
zext_ln180_3       (zext             ) [ 0000000000000000]
dmem_V_addr_3      (getelementptr    ) [ 0000000000000001]
store_ln760        (store            ) [ 0000000000000000]
store_ln759        (store            ) [ 0000000000000000]
dmem_V_load        (load             ) [ 0000000000000000]
store_ln873        (store            ) [ 0000000000000000]
ret_ln883          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dmem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kh_mem_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outword_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="norm_mode_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="2" slack="0"/>
<pin id="165" dir="1" index="2" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_V_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="width_mode_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="dmem_mode_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer_mode_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="n_outputs_V_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_V_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="dmem_o_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="dmem_i_V_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_2/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_i_V_load_2/2 dmem_i_V_load_1/2 dmem_i_V_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="dmem_i_V_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="dmem_i_V_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="dmem_V_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="12" slack="0"/>
<pin id="233" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_2/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln782/3 store_ln780/3 store_ln777/3 dmem_V_load/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="dmem_V_addr_1_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="12" slack="0"/>
<pin id="247" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="dmem_V_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="14" slack="0"/>
<pin id="255" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="wt_i_V_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="13" slack="0"/>
<pin id="263" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_i_V_addr/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_i_V_load/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="wt_mem_V_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="13" slack="0"/>
<pin id="276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_addr/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln794_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln794/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="kh_i_V_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_i_V_addr/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_i_V_load/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="kh_mem_V_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="1"/>
<pin id="303" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln801/9 kh_word_V/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="dmem_V_addr_3_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="12" slack="0"/>
<pin id="318" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_3/14 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln873_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="10"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln873/15 "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_0700_0_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0700_0 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_0700_0_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0700_0/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_0868_0_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0868_0 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_0868_0_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0868_0/2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_0218_0_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="1"/>
<pin id="352" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0218_0 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_0218_0_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0218_0/2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_0481_0_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="13" slack="1"/>
<pin id="363" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0481_0 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_0481_0_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0481_0/5 "/>
</bind>
</comp>

<comp id="372" class="1005" name="p_0584_0_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0584_0 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_0584_0_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0584_0/8 "/>
</bind>
</comp>

<comp id="383" class="1005" name="kh_index_V_new_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="385" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="kh_index_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="kh_index_V_new_1_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="3"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="3" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="4" bw="1" slack="9"/>
<pin id="392" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kh_index_V_new_1/14 "/>
</bind>
</comp>

<comp id="394" class="1005" name="n_outputs_V_pn_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="n_outputs_V_pn (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="n_outputs_V_pn_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="9"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="4" bw="16" slack="9"/>
<pin id="404" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_outputs_V_pn/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_bin_conv_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="0" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="16" slack="0"/>
<pin id="411" dir="0" index="3" bw="64" slack="0"/>
<pin id="412" dir="0" index="4" bw="1" slack="7"/>
<pin id="413" dir="0" index="5" bw="1" slack="7"/>
<pin id="414" dir="0" index="6" bw="16" slack="7"/>
<pin id="415" dir="0" index="7" bw="2" slack="7"/>
<pin id="416" dir="0" index="8" bw="2" slack="7"/>
<pin id="417" dir="0" index="9" bw="64" slack="0"/>
<pin id="418" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln839/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_bin_dense_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="0" index="2" bw="64" slack="0"/>
<pin id="427" dir="0" index="3" bw="64" slack="0"/>
<pin id="428" dir="0" index="4" bw="2" slack="6"/>
<pin id="429" dir="0" index="5" bw="1" slack="6"/>
<pin id="430" dir="0" index="6" bw="1" slack="6"/>
<pin id="431" dir="0" index="7" bw="16" slack="6"/>
<pin id="432" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln856/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="layer_type_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="0" index="3" bw="3" slack="0"/>
<pin id="442" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln792_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln792/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Result_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_Val2_s_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln700_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="o_index_V_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="t_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln758_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln758/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="t_V_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="16" slack="0"/>
<pin id="483" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="r_V_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="shl_ln_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln769_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln769/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln769_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="0"/>
<pin id="507" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln769_1/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="words_per_image_V_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="3" slack="0"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln879_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln879_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln879_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln887_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_V_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="ret_V_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_7/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="ret_V_5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="ret_V_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="ret_V_6_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="0" index="1" bw="7" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="0" index="3" bw="4" slack="0"/>
<pin id="560" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln544_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln544_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="ret_V_9_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="15" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="0" index="3" bw="5" slack="0"/>
<pin id="580" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="ret_V_8_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="15" slack="0"/>
<pin id="587" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_8/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="r_V_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="15" slack="0"/>
<pin id="591" dir="0" index="1" bw="3" slack="1"/>
<pin id="592" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln180_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="14" slack="0"/>
<pin id="596" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln180_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="0"/>
<pin id="600" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln180_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="0"/>
<pin id="604" dir="0" index="1" bw="10" slack="0"/>
<pin id="605" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="1"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="0" index="3" bw="1" slack="0"/>
<pin id="613" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln180_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="0"/>
<pin id="619" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_4/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln180_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="0"/>
<pin id="623" dir="0" index="1" bw="12" slack="0"/>
<pin id="624" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln544_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="img_off_V_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln879_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="1"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="img_idx_V_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln784_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="16" slack="0"/>
<pin id="652" dir="0" index="2" bw="16" slack="0"/>
<pin id="653" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln784/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln784_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="10" slack="0"/>
<pin id="661" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln784_1/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ret_V_4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="1"/>
<pin id="667" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_5_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="12" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="2"/>
<pin id="671" dir="0" index="2" bw="1" slack="1"/>
<pin id="672" dir="0" index="3" bw="1" slack="0"/>
<pin id="673" dir="0" index="4" bw="6" slack="0"/>
<pin id="674" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln180_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="2"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="0" index="3" bw="6" slack="1"/>
<pin id="688" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln180_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln180_5_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="14" slack="1"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln887_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="13" slack="0"/>
<pin id="702" dir="0" index="1" bw="13" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="i_V_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="13" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="ret_V_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="0"/>
<pin id="714" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_7_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="0" index="1" bw="13" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="0" index="3" bw="5" slack="0"/>
<pin id="721" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln1372_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="0"/>
<pin id="728" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1372/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln180_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="13" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln180_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="13" slack="0"/>
<pin id="740" dir="0" index="1" bw="12" slack="0"/>
<pin id="741" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln544_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="13" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln180_6_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="13" slack="1"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln887_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="0" index="1" bw="7" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="i_V_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="7" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln544_4_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="7" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln700_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="6"/>
<pin id="772" dir="0" index="1" bw="16" slack="6"/>
<pin id="773" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="xor_ln879_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="7"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_ln879_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="7"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/12 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_V_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="0"/>
<pin id="786" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/12 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_V_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="0" index="1" bw="64" slack="0"/>
<pin id="791" dir="0" index="2" bw="6" slack="0"/>
<pin id="792" dir="0" index="3" bw="6" slack="0"/>
<pin id="793" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/12 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_V_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="0"/>
<pin id="800" dir="0" index="1" bw="64" slack="0"/>
<pin id="801" dir="0" index="2" bw="7" slack="0"/>
<pin id="802" dir="0" index="3" bw="7" slack="0"/>
<pin id="803" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln879_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="16" slack="0"/>
<pin id="811" dir="0" index="2" bw="16" slack="0"/>
<pin id="812" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="nc_V_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="7"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="0" index="2" bw="16" slack="0"/>
<pin id="820" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="select_ln700_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="8"/>
<pin id="826" dir="0" index="1" bw="3" slack="0"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln700/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln700_6_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="9"/>
<pin id="833" dir="0" index="1" bw="16" slack="0"/>
<pin id="834" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/14 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_6_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="12" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="9"/>
<pin id="839" dir="0" index="2" bw="1" slack="0"/>
<pin id="840" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln180_3_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/14 "/>
</bind>
</comp>

<comp id="848" class="1004" name="store_ln760_store_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="0"/>
<pin id="850" dir="0" index="1" bw="16" slack="0"/>
<pin id="851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln760/14 "/>
</bind>
</comp>

<comp id="854" class="1004" name="store_ln759_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="0" index="1" bw="16" slack="0"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln759/14 "/>
</bind>
</comp>

<comp id="860" class="1005" name="norm_mode_V_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="7"/>
<pin id="862" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="norm_mode_V_read "/>
</bind>
</comp>

<comp id="865" class="1005" name="width_mode_V_read_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2" slack="7"/>
<pin id="867" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="width_mode_V_read "/>
</bind>
</comp>

<comp id="870" class="1005" name="dmem_mode_V_read_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dmem_mode_V_read "/>
</bind>
</comp>

<comp id="879" class="1005" name="n_outputs_V_read_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="6"/>
<pin id="881" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="n_outputs_V_read "/>
</bind>
</comp>

<comp id="886" class="1005" name="dmem_o_V_addr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="10"/>
<pin id="888" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="dmem_o_V_addr "/>
</bind>
</comp>

<comp id="891" class="1005" name="layer_type_V_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="2" slack="6"/>
<pin id="893" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="layer_type_V "/>
</bind>
</comp>

<comp id="896" class="1005" name="trunc_ln792_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="7"/>
<pin id="898" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln792 "/>
</bind>
</comp>

<comp id="901" class="1005" name="trunc_ln700_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="7"/>
<pin id="903" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln700 "/>
</bind>
</comp>

<comp id="906" class="1005" name="t_V_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="7"/>
<pin id="908" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="912" class="1005" name="zext_ln758_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="6"/>
<pin id="914" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln758 "/>
</bind>
</comp>

<comp id="918" class="1005" name="t_V_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="6"/>
<pin id="920" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="r_V_2_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="6"/>
<pin id="927" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="zext_ln769_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="1"/>
<pin id="934" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln769 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln879_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="941" class="1005" name="zext_ln879_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="1"/>
<pin id="943" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln879 "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln879_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="icmp_ln887_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="954" class="1005" name="i_V_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="7" slack="0"/>
<pin id="956" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="959" class="1005" name="ret_V_5_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="964" class="1005" name="ret_V_3_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="1"/>
<pin id="966" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="969" class="1005" name="ret_V_6_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="1"/>
<pin id="971" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="974" class="1005" name="dmem_i_V_addr_2_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="11" slack="1"/>
<pin id="976" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_2 "/>
</bind>
</comp>

<comp id="979" class="1005" name="dmem_i_V_addr_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="1"/>
<pin id="981" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln180_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="14" slack="1"/>
<pin id="986" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="989" class="1005" name="dmem_i_V_addr_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="1"/>
<pin id="991" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr "/>
</bind>
</comp>

<comp id="994" class="1005" name="select_ln784_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="select_ln784 "/>
</bind>
</comp>

<comp id="999" class="1005" name="select_ln784_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="0"/>
<pin id="1001" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln784_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="icmp_ln887_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="i_V_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="13" slack="0"/>
<pin id="1010" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln180_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="13" slack="1"/>
<pin id="1015" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="wt_i_V_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="13" slack="1"/>
<pin id="1020" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_i_V_addr "/>
</bind>
</comp>

<comp id="1023" class="1005" name="icmp_ln887_2_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_2 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="i_V_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="7" slack="0"/>
<pin id="1029" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="zext_ln544_4_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="64" slack="1"/>
<pin id="1034" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_4 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="kh_i_V_addr_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="6" slack="1"/>
<pin id="1039" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_i_V_addr "/>
</bind>
</comp>

<comp id="1042" class="1005" name="add_ln700_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="3"/>
<pin id="1044" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="nc_V_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="1"/>
<pin id="1049" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="1052" class="1005" name="select_ln700_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="1"/>
<pin id="1054" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln700 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="dmem_V_addr_3_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="12" slack="1"/>
<pin id="1059" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="207" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="266" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="2" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="293" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="140" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="327"><net_src comp="236" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="74" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="120" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="74" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="397"><net_src comp="96" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="419"><net_src comp="152" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="407" pin=9"/></net>

<net id="433"><net_src comp="138" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="30" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="180" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="180" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="24" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="461" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="451" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="447" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="60" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="465" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="174" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="168" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="64" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="493" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="66" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="437" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="68" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="509" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="437" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="70" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="354" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="76" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="354" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="82" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="332" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="354" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="354" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="84" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="354" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="54" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="568"><net_src comp="354" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="573"><net_src comp="354" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="581"><net_src comp="88" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="332" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="54" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="90" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="588"><net_src comp="575" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="343" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="594" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="614"><net_src comp="92" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="543" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="616"><net_src comp="72" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="620"><net_src comp="608" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="602" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="354" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="636"><net_src comp="343" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="94" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="332" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="96" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="638" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="643" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="332" pin="4"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="638" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="72" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="632" pin="2"/><net_sink comp="657" pin=2"/></net>

<net id="675"><net_src comp="110" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="112" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="677"><net_src comp="665" pin="1"/><net_sink comp="668" pin=4"/></net>

<net id="681"><net_src comp="668" pin="5"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="689"><net_src comp="114" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="116" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="704"><net_src comp="365" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="122" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="365" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="126" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="365" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="722"><net_src comp="128" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="365" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="54" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="130" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="716" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="712" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="132" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="120" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="726" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="365" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="752"><net_src comp="749" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="757"><net_src comp="376" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="76" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="376" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="82" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="376" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="778"><net_src comp="58" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="306" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="794"><net_src comp="142" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="306" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="144" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="797"><net_src comp="146" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="804"><net_src comp="142" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="306" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="148" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="807"><net_src comp="150" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="813"><net_src comp="779" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="784" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="798" pin="4"/><net_sink comp="808" pin=2"/></net>

<net id="821"><net_src comp="788" pin="4"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="808" pin="3"/><net_sink comp="816" pin=2"/></net>

<net id="823"><net_src comp="816" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="829"><net_src comp="156" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="96" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="835"><net_src comp="398" pin="6"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="158" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="160" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="846"><net_src comp="836" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="852"><net_src comp="831" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="26" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="386" pin="6"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="24" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="162" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="407" pin=8"/></net>

<net id="868"><net_src comp="168" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="407" pin=7"/></net>

<net id="873"><net_src comp="174" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="423" pin=5"/></net>

<net id="878"><net_src comp="870" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="882"><net_src comp="186" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="889"><net_src comp="192" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="894"><net_src comp="437" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="899"><net_src comp="447" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="904"><net_src comp="461" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="909"><net_src comp="469" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="915"><net_src comp="475" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="921"><net_src comp="479" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="423" pin=7"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="407" pin=6"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="928"><net_src comp="487" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="423" pin=6"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="407" pin=5"/></net>

<net id="931"><net_src comp="925" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="935"><net_src comp="501" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="940"><net_src comp="515" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="521" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="949"><net_src comp="525" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="531" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="537" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="962"><net_src comp="547" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="967"><net_src comp="551" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="683" pin=3"/></net>

<net id="972"><net_src comp="555" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="977"><net_src comp="200" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="982"><net_src comp="213" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="987"><net_src comp="621" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="992"><net_src comp="221" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="997"><net_src comp="649" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1002"><net_src comp="657" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1007"><net_src comp="700" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="706" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1016"><net_src comp="738" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1021"><net_src comp="259" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1026"><net_src comp="753" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1030"><net_src comp="759" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1035"><net_src comp="765" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1040"><net_src comp="286" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1045"><net_src comp="770" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1050"><net_src comp="816" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1055"><net_src comp="824" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1060"><net_src comp="314" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="236" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o_V | {15 }
	Port: kh_index_V | {14 }
	Port: o_index_V | {14 }
	Port: dmem_V | {3 10 11 12 13 }
	Port: wt_mem_V | {6 }
	Port: kh_mem_V | {9 }
	Port: outword_V | {12 13 }
 - Input state : 
	Port: top : wt_i_V | {5 6 }
	Port: top : kh_i_V | {8 9 }
	Port: top : dmem_i_V | {2 3 }
	Port: top : n_outputs_V | {1 }
	Port: top : layer_mode_V | {1 }
	Port: top : dmem_mode_V | {1 }
	Port: top : width_mode_V | {1 }
	Port: top : norm_mode_V | {1 }
	Port: top : kh_index_V | {1 }
	Port: top : o_index_V | {1 }
	Port: top : dmem_V | {10 11 12 13 14 15 }
	Port: top : wt_mem_V | {10 11 12 13 }
	Port: top : kh_mem_V | {10 11 12 }
	Port: top : outword_V | {12 13 }
  - Chain level:
	State 1
		p_Result_s : 1
		trunc_ln700 : 1
		t_V : 1
		zext_ln758 : 1
		t_V_1 : 1
		zext_ln769 : 1
		zext_ln769_1 : 1
		words_per_image_V : 2
		icmp_ln879 : 1
		zext_ln879 : 3
		icmp_ln879_1 : 1
	State 2
		icmp_ln887 : 1
		i_V_2 : 1
		br_ln772 : 2
		ret_V_7 : 1
		ret_V_5 : 1
		ret_V_3 : 1
		ret_V_6 : 1
		zext_ln544_3 : 1
		dmem_i_V_addr_2 : 2
		dmem_i_V_load_2 : 3
		zext_ln544_2 : 1
		dmem_i_V_addr_1 : 2
		dmem_i_V_load_1 : 3
		ret_V_9 : 1
		ret_V_8 : 2
		r_V : 3
		trunc_ln180 : 4
		zext_ln180 : 1
		add_ln180_2 : 5
		tmp_3 : 2
		zext_ln180_4 : 3
		add_ln180 : 6
		zext_ln544 : 1
		dmem_i_V_addr : 2
		dmem_i_V_load : 3
		img_off_V : 1
		icmp_ln879_2 : 2
		img_idx_V : 1
		select_ln784 : 3
		select_ln784_1 : 3
	State 3
		tmp_5 : 1
		zext_ln180_2 : 2
		dmem_V_addr_2 : 3
		store_ln782 : 4
		zext_ln180_1 : 1
		dmem_V_addr_1 : 2
		store_ln780 : 3
		dmem_V_addr : 1
		store_ln777 : 2
		empty_26 : 1
	State 4
	State 5
		icmp_ln887_1 : 1
		i_V : 1
		br_ln792 : 2
		ret_V : 1
		tmp_7 : 1
		zext_ln1372 : 2
		select_ln180 : 2
		add_ln180_1 : 3
		zext_ln544_1 : 1
		wt_i_V_addr : 2
		wt_i_V_load : 3
	State 6
		wt_mem_V_addr : 1
		store_ln794 : 2
		empty_28 : 1
	State 7
	State 8
		icmp_ln887_2 : 1
		i_V_1 : 1
		br_ln799 : 2
		zext_ln544_4 : 1
		kh_i_V_addr : 2
		kh_i_V_load : 3
	State 9
		store_ln801 : 1
		empty_30 : 1
	State 10
	State 11
	State 12
		tmp_V : 1
		tmp_V_1 : 1
		tmp_V_2 : 1
		nc_V : 1
		call_ln839 : 2
	State 13
	State 14
		add_ln700_6 : 1
		zext_ln180_3 : 1
		dmem_V_addr_3 : 2
		store_ln760 : 2
		store_ln759 : 1
		dmem_V_load : 3
	State 15
		store_ln873 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |      grp_bin_conv_fu_407      |    7    |    1    | 63.7274 |   3142  |   5173  |    0    |
|          |      grp_bin_dense_fu_423     |    0    |    0    |  6.5715 |   300   |   891   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          i_V_2_fu_537         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln180_2_fu_602      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        add_ln180_fu_621       |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        img_off_V_fu_632       |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |        img_idx_V_fu_643       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |           i_V_fu_706          |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       add_ln180_1_fu_738      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |          i_V_1_fu_759         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_fu_770       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln700_6_fu_831      |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          t_V_1_fu_479         |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln784_fu_649      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |     select_ln784_1_fu_657     |    0    |    0    |    0    |    0    |    10   |    0    |
|  select  |      select_ln180_fu_730      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      select_ln879_fu_808      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |          nc_V_fu_816          |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln700_fu_824      |    0    |    0    |    0    |    0    |    3    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       icmp_ln879_fu_515       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln879_1_fu_525      |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |       icmp_ln887_fu_531       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln879_2_fu_638      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_1_fu_700      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_2_fu_753      |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    words_per_image_V_fu_509   |    0    |    0    |    0    |    0    |    10   |    0    |
|          |           r_V_fu_589          |    0    |    0    |    0    |    0    |    33   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_s_fu_451       |    0    |    0    |    0    |    0    |    6    |    0    |
|    xor   |          r_V_2_fu_487         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        xor_ln879_fu_774       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |           t_V_fu_469          |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |        or_ln879_fu_779        |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |  norm_mode_V_read_read_fu_162 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | width_mode_V_read_read_fu_168 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |  dmem_mode_V_read_read_fu_174 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | layer_mode_V_read_read_fu_180 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  n_outputs_V_read_read_fu_186 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      layer_type_V_fu_437      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_6_fu_555        |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|         ret_V_9_fu_575        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_716         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_1_fu_788        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_2_fu_798        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln792_fu_447      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln700_fu_461      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_7_fu_543        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         ret_V_5_fu_547        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_3_fu_551        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln180_fu_594      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_fu_712         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_V_fu_784         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       zext_ln758_fu_475       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln769_fu_501       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln769_1_fu_505      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln879_fu_521       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_3_fu_565      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_570      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_8_fu_585        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_fu_598       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_4_fu_617      |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln544_fu_627       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_4_fu_665        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_2_fu_678      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_1_fu_691      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_5_fu_696      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1372_fu_726      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_744      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_6_fu_749      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_4_fu_765      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_3_fu_843      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |         shl_ln_fu_493         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_608         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_5_fu_668         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_683         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_836         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    7    |    1    | 70.2989 |   3442  |   6475  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| dmem_V |   16   |    0   |    0   |    0   |
|kh_mem_V|    2   |    0   |    0   |    0   |
|wt_mem_V|   32   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   50   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln180_1_reg_1013  |   13   |
|    add_ln180_reg_984    |   14   |
|    add_ln700_reg_1042   |   16   |
|  dmem_V_addr_3_reg_1057 |   12   |
| dmem_i_V_addr_1_reg_979 |   11   |
| dmem_i_V_addr_2_reg_974 |   11   |
|  dmem_i_V_addr_reg_989  |   11   |
| dmem_mode_V_read_reg_870|    1   |
|  dmem_o_V_addr_reg_886  |    7   |
|      i_V_1_reg_1027     |    7   |
|      i_V_2_reg_954      |    7   |
|       i_V_reg_1008      |   13   |
|   icmp_ln879_1_reg_946  |    1   |
|    icmp_ln879_reg_937   |    1   |
|  icmp_ln887_1_reg_1004  |    1   |
|  icmp_ln887_2_reg_1023  |    1   |
|    icmp_ln887_reg_950   |    1   |
|   kh_i_V_addr_reg_1037  |    6   |
| kh_index_V_new_1_reg_383|   16   |
|   layer_type_V_reg_891  |    2   |
|  n_outputs_V_pn_reg_394 |   16   |
| n_outputs_V_read_reg_879|   16   |
|      nc_V_reg_1047      |   16   |
| norm_mode_V_read_reg_860|    2   |
|     p_0218_0_reg_350    |    7   |
|     p_0481_0_reg_361    |   13   |
|     p_0584_0_reg_372    |    7   |
|     p_0700_0_reg_328    |   16   |
|     p_0868_0_reg_339    |   10   |
|      r_V_2_reg_925      |    1   |
|     ret_V_3_reg_964     |    6   |
|     ret_V_5_reg_959     |    1   |
|     ret_V_6_reg_969     |    6   |
|  select_ln700_reg_1052  |   16   |
|  select_ln784_1_reg_999 |   10   |
|   select_ln784_reg_994  |   16   |
|      t_V_1_reg_918      |   16   |
|       t_V_reg_906       |    1   |
|   trunc_ln700_reg_901   |    1   |
|   trunc_ln792_reg_896   |    1   |
|width_mode_V_read_reg_865|    2   |
|   wt_i_V_addr_reg_1018  |   13   |
|  zext_ln544_4_reg_1032  |   64   |
|    zext_ln758_reg_912   |   16   |
|    zext_ln769_reg_932   |   16   |
|    zext_ln879_reg_941   |   10   |
+-------------------------+--------+
|          Total          |   451  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_207  |  p0  |   6  |  11  |   66   ||    33   |
|  grp_access_fu_236  |  p0  |   5  |  12  |   60   ||    27   |
|  grp_access_fu_266  |  p0  |   2  |  13  |   26   ||    9    |
|  grp_access_fu_293  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_306  |  p0  |   2  |   6  |   12   ||    9    |
| grp_bin_conv_fu_407 |  p2  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   208  ||  6.8455 ||    96   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    7   |    1   |   70   |  3442  |  6475  |    0   |
|   Memory  |   50   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   96   |    -   |
|  Register |    -   |    -   |    -   |   451  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   57   |    1   |   77   |  3893  |  6571  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
