<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Collaborative Research: An Efficient Programming Model for HPC Applications on Next-Generation High-end Parallel Machines</AwardTitle>
<AwardEffectiveDate>09/15/2008</AwardEffectiveDate>
<AwardExpirationDate>08/31/2010</AwardExpirationDate>
<AwardTotalIntnAmount>70000.00</AwardTotalIntnAmount>
<AwardAmount>70000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Almadena Chtchelkanova</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Next-generation high-end machines will include interconnected computer  nodes, each having heterogeneous accelerators and multi-core CPUs with complex memory hierarchy. They demand a programming model with a unified abstraction for programming dramatically different on-chip and off-chip parallel processing capabilities. None of the existing models is suitable for this need. The most fundamental challenge here is natural expression  of parallelism in applications and efficient mapping of such parallelism to the hardware, including data distribution, locality, communication,  synchronization, and load balancing. &lt;br/&gt;&lt;br/&gt;This collaborative research between Syracuse University and Sandia Labs aims at developing an efficient programming model for high performance computing (HPC) applications using multi-core and heterogeneous processors. The specific goal of this study is to develop a high-level parallel programming abstraction with new high-level language constrctions, data  types, and runtime library. Hardware features such as cores, memory  hierarchy, processor heterogeneity, and interconnection will be embedded in  the semantics of the language constructs and data types. The programming  abstraction will guide the design and expression of parallel algorithms  in the high-level language, mapped automatically onto the hardware for  efficient execution. Users will be free from the low-level hardware details.  The approaches include: memory virtualization,communication virtualization and processors virtualization.</AbstractNarration>
<MinAmdLetterDate>09/05/2008</MinAmdLetterDate>
<MaxAmdLetterDate>09/05/2008</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0833152</AwardID>
<Investigator>
<FirstName>Yuesheng</FirstName>
<LastName>Xu</LastName>
<EmailAddress>y1xu@odu.edu</EmailAddress>
<StartDate>09/05/2008</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Syracuse University</Name>
<CityName>SYRACUSE</CityName>
<ZipCode>132441200</ZipCode>
<PhoneNumber>3154432807</PhoneNumber>
<StreetAddress>OFFICE OF SPONSORED PROGRAMS</StreetAddress>
<CountryName>United States</CountryName>
<StateName>New York</StateName>
<StateCode>NY</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7583</Code>
<Text>ITR-HECURA</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
