<stg><name>seq_align_Pipeline_VITIS_LOOP_360_12</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ultimate_col_value_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ultimate_col_value_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ultimate_row_value_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ultimate_row_value_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %ultimate_col_value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ultimate_col_value

]]></Node>
<StgValue><ssdm name="ultimate_col_value_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %ultimate_row_value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ultimate_row_value

]]></Node>
<StgValue><ssdm name="ultimate_row_value_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 %ultimate_row_value_read, i32 %ultimate_row_value_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 %ultimate_col_value_read, i32 %ultimate_col_value_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %ultimate_col_value_3 = load i32 %ultimate_col_value_1

]]></Node>
<StgValue><ssdm name="ultimate_col_value_3"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:1 %ultimate_row_value_3 = load i32 %ultimate_row_value_1

]]></Node>
<StgValue><ssdm name="ultimate_row_value_3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:3 %or_ln360 = or i32 %ultimate_col_value_3, i32 %ultimate_row_value_3

]]></Node>
<StgValue><ssdm name="or_ln360"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.cond:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln360, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:5 %br_ln360 = br i1 %tmp, void %while.body, void %while.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
while.body:2 %trunc_ln587 = trunc i32 %ultimate_col_value_3

]]></Node>
<StgValue><ssdm name="trunc_ln587"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:3 %lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %ultimate_row_value_3, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
while.body:4 %tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %lshr_ln1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body:5 %add_ln587 = add i16 %tmp_2, i16 %trunc_ln587

]]></Node>
<StgValue><ssdm name="add_ln587"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="16">
<![CDATA[
while.body:6 %zext_ln587 = zext i16 %add_ln587

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:7 %traceback_V_addr_1 = getelementptr i2 %traceback_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:8 %traceback_V_1_addr_1 = getelementptr i2 %traceback_V_1, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_1_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:9 %traceback_V_2_addr_1 = getelementptr i2 %traceback_V_2, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_2_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:10 %traceback_V_3_addr_1 = getelementptr i2 %traceback_V_3, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_3_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:11 %traceback_V_4_addr_1 = getelementptr i2 %traceback_V_4, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_4_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:12 %traceback_V_5_addr_1 = getelementptr i2 %traceback_V_5, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_5_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:13 %traceback_V_6_addr_1 = getelementptr i2 %traceback_V_6, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_6_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:14 %traceback_V_7_addr_1 = getelementptr i2 %traceback_V_7, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_7_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:15 %traceback_V_8_addr_1 = getelementptr i2 %traceback_V_8, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_8_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:16 %traceback_V_9_addr_1 = getelementptr i2 %traceback_V_9, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_9_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:17 %traceback_V_10_addr_1 = getelementptr i2 %traceback_V_10, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_10_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:18 %traceback_V_11_addr_1 = getelementptr i2 %traceback_V_11, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_11_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:19 %traceback_V_12_addr_1 = getelementptr i2 %traceback_V_12, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_12_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:20 %traceback_V_13_addr_1 = getelementptr i2 %traceback_V_13, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_13_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:21 %traceback_V_14_addr_1 = getelementptr i2 %traceback_V_14, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_14_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:22 %traceback_V_15_addr_1 = getelementptr i2 %traceback_V_15, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="traceback_V_15_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="16">
<![CDATA[
while.body:23 %traceback_V_load = load i16 %traceback_V_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="16">
<![CDATA[
while.body:24 %traceback_V_1_load = load i16 %traceback_V_1_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="16">
<![CDATA[
while.body:25 %traceback_V_2_load = load i16 %traceback_V_2_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="16">
<![CDATA[
while.body:26 %traceback_V_3_load = load i16 %traceback_V_3_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_3_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="16">
<![CDATA[
while.body:27 %traceback_V_4_load = load i16 %traceback_V_4_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_4_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="16">
<![CDATA[
while.body:28 %traceback_V_5_load = load i16 %traceback_V_5_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_5_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="16">
<![CDATA[
while.body:29 %traceback_V_6_load = load i16 %traceback_V_6_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_6_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="16">
<![CDATA[
while.body:30 %traceback_V_7_load = load i16 %traceback_V_7_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_7_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="16">
<![CDATA[
while.body:31 %traceback_V_8_load = load i16 %traceback_V_8_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_8_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="16">
<![CDATA[
while.body:32 %traceback_V_9_load = load i16 %traceback_V_9_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_9_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="16">
<![CDATA[
while.body:33 %traceback_V_10_load = load i16 %traceback_V_10_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_10_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="16">
<![CDATA[
while.body:34 %traceback_V_11_load = load i16 %traceback_V_11_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_11_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="16">
<![CDATA[
while.body:35 %traceback_V_12_load = load i16 %traceback_V_12_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_12_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="16">
<![CDATA[
while.body:36 %traceback_V_13_load = load i16 %traceback_V_13_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_13_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="16">
<![CDATA[
while.body:37 %traceback_V_14_load = load i16 %traceback_V_14_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_14_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="16">
<![CDATA[
while.body:38 %traceback_V_15_load = load i16 %traceback_V_15_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_15_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="16">
<![CDATA[
while.body:23 %traceback_V_load = load i16 %traceback_V_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="16">
<![CDATA[
while.body:24 %traceback_V_1_load = load i16 %traceback_V_1_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_1_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="16">
<![CDATA[
while.body:25 %traceback_V_2_load = load i16 %traceback_V_2_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_2_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="16">
<![CDATA[
while.body:26 %traceback_V_3_load = load i16 %traceback_V_3_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_3_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="16">
<![CDATA[
while.body:27 %traceback_V_4_load = load i16 %traceback_V_4_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_4_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="16">
<![CDATA[
while.body:28 %traceback_V_5_load = load i16 %traceback_V_5_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_5_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="16">
<![CDATA[
while.body:29 %traceback_V_6_load = load i16 %traceback_V_6_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_6_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="16">
<![CDATA[
while.body:30 %traceback_V_7_load = load i16 %traceback_V_7_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_7_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="16">
<![CDATA[
while.body:31 %traceback_V_8_load = load i16 %traceback_V_8_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_8_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="16">
<![CDATA[
while.body:32 %traceback_V_9_load = load i16 %traceback_V_9_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_9_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="16">
<![CDATA[
while.body:33 %traceback_V_10_load = load i16 %traceback_V_10_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_10_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="16">
<![CDATA[
while.body:34 %traceback_V_11_load = load i16 %traceback_V_11_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_11_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="16">
<![CDATA[
while.body:35 %traceback_V_12_load = load i16 %traceback_V_12_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_12_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="16">
<![CDATA[
while.body:36 %traceback_V_13_load = load i16 %traceback_V_13_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_13_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="16">
<![CDATA[
while.body:37 %traceback_V_14_load = load i16 %traceback_V_14_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_14_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="16">
<![CDATA[
while.body:38 %traceback_V_15_load = load i16 %traceback_V_15_addr_1

]]></Node>
<StgValue><ssdm name="traceback_V_15_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32">
<![CDATA[
while.body:0 %empty = trunc i32 %ultimate_row_value_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:1 %specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln361"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="4">
<![CDATA[
while.body:39 %tb_val = mux i2 @_ssdm_op_Mux.ap_auto.16i2.i4, i2 %traceback_V_load, i2 %traceback_V_1_load, i2 %traceback_V_2_load, i2 %traceback_V_3_load, i2 %traceback_V_4_load, i2 %traceback_V_5_load, i2 %traceback_V_6_load, i2 %traceback_V_7_load, i2 %traceback_V_8_load, i2 %traceback_V_9_load, i2 %traceback_V_10_load, i2 %traceback_V_11_load, i2 %traceback_V_12_load, i2 %traceback_V_13_load, i2 %traceback_V_14_load, i2 %traceback_V_15_load, i4 %empty

]]></Node>
<StgValue><ssdm name="tb_val"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="2">
<![CDATA[
while.body:40 %trunc_ln361 = trunc i2 %tb_val

]]></Node>
<StgValue><ssdm name="trunc_ln361"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
while.body:41 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %tb_val, i32 1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1">
<![CDATA[
while.body:42 %zext_ln364 = zext i1 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:43 %ultimate_row_value_4 = sub i32 %ultimate_row_value_3, i32 %zext_ln364

]]></Node>
<StgValue><ssdm name="ultimate_row_value_4"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1">
<![CDATA[
while.body:44 %zext_ln365 = zext i1 %trunc_ln361

]]></Node>
<StgValue><ssdm name="zext_ln365"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:45 %ultimate_col_value_4 = sub i32 %ultimate_col_value_3, i32 %zext_ln365

]]></Node>
<StgValue><ssdm name="ultimate_col_value_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:46 %store_ln360 = store i32 %ultimate_row_value_4, i32 %ultimate_row_value_1

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:47 %store_ln360 = store i32 %ultimate_col_value_4, i32 %ultimate_col_value_1

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
while.body:48 %br_ln360 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
