Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 09:34:20 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.549        0.000                      0                 1468        0.035        0.000                      0                 1468       54.305        0.000                       0                   538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.549        0.000                      0                 1464        0.035        0.000                      0                 1464       54.305        0.000                       0                   538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.216        0.000                      0                    4        0.971        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.440ns  (logic 60.822ns (57.684%)  route 44.619ns (42.316%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.309   108.244    sm/M_alum_out[0]
    SLICE_X31Y3          LUT4 (Prop_lut4_I0_O)        0.150   108.394 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.433   108.828    sm/D_states_q[3]_i_8_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.326   109.154 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.721   109.875    sm/D_states_q[3]_i_2_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.124   109.999 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.591   110.590    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X31Y5          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y5          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)       -0.061   116.139    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -110.590    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.741ns  (logic 60.594ns (57.851%)  route 44.147ns (42.149%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.577   107.513    sm/M_alum_out[0]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.637 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.544   108.180    display/M_sm_bra[0]
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.124   108.304 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           0.886   109.190    sm/override_address
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124   109.314 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   109.890    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -109.890    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.733ns  (logic 60.594ns (57.856%)  route 44.139ns (42.144%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.577   107.513    sm/M_alum_out[0]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.637 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.544   108.180    display/M_sm_bra[0]
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.124   108.304 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           0.870   109.174    sm/override_address
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124   109.298 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.584   109.882    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -109.882    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.996ns  (logic 60.790ns (57.898%)  route 44.206ns (42.102%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=22 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.070   108.006    sm/M_alum_out[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.118   108.124 f  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.457   108.580    sm/D_states_q[3]_i_7_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.326   108.906 f  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.774   109.681    sm/D_states_q[1]_i_2_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124   109.805 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.340   110.145    sm/D_states_d__0[1]
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)       -0.067   116.158    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.158    
                         arrival time                        -110.145    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.876ns  (logic 60.848ns (58.019%)  route 44.028ns (41.981%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.309   108.244    sm/M_alum_out[0]
    SLICE_X31Y3          LUT4 (Prop_lut4_I0_O)        0.150   108.394 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.433   108.828    sm/D_states_q[3]_i_8_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.326   109.154 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.721   109.875    sm/D_states_q[3]_i_2_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.150   110.025 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   110.025    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X31Y5          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y5          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.047   116.247    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.247    
                         arrival time                        -110.025    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.852ns  (logic 60.822ns (58.007%)  route 44.030ns (41.993%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.309   108.244    sm/M_alum_out[0]
    SLICE_X31Y3          LUT4 (Prop_lut4_I0_O)        0.150   108.394 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.433   108.828    sm/D_states_q[3]_i_8_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.326   109.154 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.723   109.877    sm/D_states_q[3]_i_2_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.124   110.001 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   110.001    sm/D_states_d__0[3]
    SLICE_X31Y5          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.029   116.229    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -110.001    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.544ns  (logic 60.594ns (57.960%)  route 43.950ns (42.040%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.695   107.631    sm/M_alum_out[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.124   107.755 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.480   108.234    sm/D_states_q[2]_i_12_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.124   108.358 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.573   108.931    sm/D_states_q[2]_i_3_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.124   109.055 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.638   109.693    sm/D_states_d__0[2]
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X33Y5          FDRE (Setup_fdre_C_D)       -0.105   116.095    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.095    
                         arrival time                        -109.693    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.400ns  (logic 60.673ns (58.116%)  route 43.727ns (41.884%))
  Logic Levels:           318  (CARRY4=287 LUT2=1 LUT3=21 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.901   107.837    sm/M_alum_out[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.119   107.956 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.448   108.404    sm/D_states_q[7]_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I2_O)        0.332   108.736 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.813   109.549    sm/D_states_d__0[7]
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y5          FDSE (Setup_fdse_C_D)       -0.061   116.123    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.123    
                         arrival time                        -109.549    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.440ns  (logic 60.594ns (58.018%)  route 43.846ns (41.982%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.923   107.859    sm/M_alum_out[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.983 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.571   108.554    sm/D_states_q[4]_i_12_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124   108.678 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.786   109.465    sm/D_states_q[4]_i_5_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.124   109.589 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   109.589    sm/D_states_d__0[4]
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y4          FDSE (Setup_fdse_C_D)        0.029   116.213    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.213    
                         arrival time                        -109.589    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.376ns  (logic 60.797ns (58.248%)  route 43.579ns (41.752%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.746     8.352    sm/D_states_q[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     8.504 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.569     9.073    sm/ram_reg_i_145_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.326     9.399 r  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.000     9.399    sm/ram_reg_i_123_n_0
    SLICE_X39Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     9.611 r  sm/ram_reg_i_95/O
                         net (fo=64, routed)          1.404    11.015    L_reg/M_sm_ra1[1]
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.299    11.314 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.945    12.258    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.150    12.408 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.928    13.336    sm/M_alum_a[31]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332    13.668 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.668    alum/S[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.200 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.200    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.314 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.314    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.428    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.542    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.656    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.770    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.893    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.007 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.007    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.278 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.114    16.392    alum/temp_out0[31]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.765 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.765    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.315 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.315    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.429 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.429    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.543 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.543    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.657 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.657    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.771 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.771    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.894    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.008 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.008    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.122 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.122    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.279 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.192    19.472    alum/temp_out0[30]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    19.801 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    19.801    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.351 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.351    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.579    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.693 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.693    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.807 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.807    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.921 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.921    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.035 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.035    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.149 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.009    21.158    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.315 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.957    22.271    alum/temp_out0[29]
    SLICE_X30Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.071 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.071    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.188 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.188    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.305 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.305    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.422 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.422    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.539 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    23.548    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.665 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.899    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.056 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.064    25.120    alum/temp_out0[28]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.332    25.452 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    25.452    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.002 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.002    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.116 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.116    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.230 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.230    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.344 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.344    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.458 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.458    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.572 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.581    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.695 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.695    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.809 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.809    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.966 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.100    28.066    alum/temp_out0[27]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    28.395 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    28.395    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.928 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.928    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.045 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.045    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.162 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    29.162    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.279 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.279    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.396 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.396    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.513 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.522    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.639 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.639    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.756 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.756    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.913 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.236    31.149    alum/temp_out0[26]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    31.481 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.481    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.145    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.259    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.373    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.487    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.601    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.724    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.838 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.838    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.995 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.990    33.985    alum/temp_out0[25]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.314 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    34.314    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.847 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.847    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.964 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.964    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.081 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.081    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.198 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.198    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.315 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.315    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.432 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.432    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.549 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.009    35.558    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.675 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.675    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.832 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.929    36.761    alum/temp_out0[24]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.332    37.093 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    37.093    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.643    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.757    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.871    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.985    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.099    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.213 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.336    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.607 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.023    39.630    alum/temp_out0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.959 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.959    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.509 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.623 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.623    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.737 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.737    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.851 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.851    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.965 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.965    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.079 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.079    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.193 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.009    41.202    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.473 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.142    42.615    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    42.944 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.494 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.494    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.608 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.608    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.722 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.722    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.836 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.836    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.950 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.950    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.064 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.064    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.178 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.178    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.292 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.292    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.449 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.199    45.647    alum/temp_out0[21]
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.447 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.447    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.564 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    46.564    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.681 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.681    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.798 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.798    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.915 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.032 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.032    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.149 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.149    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.266 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.266    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.423 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    48.586    alum/temp_out0[20]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.332    48.918 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.918    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.468 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.468    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.582    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.696    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.810    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.924    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.038    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.152    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.266 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    50.275    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.432 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.218    51.649    alum/temp_out0[19]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    51.978 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.978    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.528 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.528    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.642 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.642    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.756 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.756    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.870 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.870    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.984 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.984    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.098 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.098    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.483 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.255    54.738    alum/temp_out0[18]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.523 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    55.523    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.637 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.637    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.751 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.751    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.979 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.979    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.093 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.093    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.207 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.207    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.321 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.321    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.478 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    57.406    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    57.735 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    57.735    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.285 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.240 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    60.411    alum/temp_out0[16]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.196 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.196    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.310 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.310    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.424 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.424    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.538 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.652 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.652    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.766 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.766    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.880 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.880    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.994 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.994    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.151 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.075    63.227    alum/temp_out0[15]
    SLICE_X46Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.556 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.556    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.089 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.206    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.323 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.323    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.440 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.440    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.557 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.557    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.674 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.674    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.791 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.791    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.908 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.908    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.065 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.126    66.190    alum/temp_out0[14]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    66.522 r  alum/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    66.522    alum/D_registers_q[7][13]_i_55_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.054 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.054    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.168 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.168    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.282 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.282    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.396 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.396    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.510 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.510    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.624 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.624    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.738 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.738    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.895 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.140    69.035    alum/temp_out0[13]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.820 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.934 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.934    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.048 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.048    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.162 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.162    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.276 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.276    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.390 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.504 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.504    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.618 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.618    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.775 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.039    71.814    alum/temp_out0[12]
    SLICE_X40Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.599 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.599    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.713 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.713    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.827 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.941 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.941    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.055 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.055    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.169 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.169    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.283 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.283    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.397 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.397    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.554 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.996    74.550    alum/temp_out0[11]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.335 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.335    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.449 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.449    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.563 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.563    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.677 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.677    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.791 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.791    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.905 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.905    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.019 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.019    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.133 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.133    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.290 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.977    77.266    alum/temp_out0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.595 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.128 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.245 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.245    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.362 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.479 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.479    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.596 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.596    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.713 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.713    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.830 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.830    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.947 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.947    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.104 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.088    80.192    alum/temp_out0[9]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.332    80.524 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.524    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.057 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.057    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.174 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.174    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.291 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.291    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.408 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.408    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.525 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.525    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.642 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.642    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.759 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.759    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.876 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.876    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.033 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.965    82.998    alum/temp_out0[8]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.786 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.786    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.900 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.900    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.014 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.014    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.128 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.128    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.242 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.242    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.356 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    84.356    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.470 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    84.470    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.584 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.584    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.741 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.076    85.817    alum/temp_out0[7]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    86.602 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.602    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.716 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.830 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.830    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.944 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.944    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.058 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.058    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.172 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.286 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.400 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.400    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.557 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.938    88.495    alum/temp_out0[6]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.824 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.824    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.374 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.374    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.488 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.488    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.602 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.602    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.716 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.716    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.830 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.830    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.944 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.944    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.058 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.058    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.172 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.172    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.329 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    91.468    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.253 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.253    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.367 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.367    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.481    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.595    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.709    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.823    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.937    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.051    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.208 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.008    94.215    alum/temp_out0[4]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.544 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.544    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.077 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.077    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.194 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.194    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.311 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.311    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.428 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.428    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.545 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.545    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.662 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.662    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.896 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.896    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.053 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.090    97.143    alum/temp_out0[3]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.475 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    97.475    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.025 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.025    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.139 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.980 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.943    99.923    alum/temp_out0[2]
    SLICE_X30Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.252 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.252    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.785 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.785    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.902 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.902    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.019 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.019    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.136 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.253 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.253    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.370 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.370    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.487 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.487    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.604 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.604    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.761 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.036   102.796    alum/temp_out0[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   103.584 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.584    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.698 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.698    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.812 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.926 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.926    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.040 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   104.040    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.154 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   104.154    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.268 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   104.268    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.382 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.382    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.539 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.983   105.523    sm/temp_out0[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.329   105.852 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.852    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   106.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.578   106.638    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.297   106.935 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.901   107.837    sm/M_alum_out[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.119   107.956 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.443   108.399    sm/D_states_q[7]_i_10_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.332   108.731 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.151   108.882    sm/D_states_q[6]_i_5_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124   109.006 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.519   109.525    sm/D_states_d__0[6]
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y4          FDRE (Setup_fdre_C_D)       -0.031   116.153    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.153    
                         arrival time                        -109.525    
  -------------------------------------------------------------------
                         slack                                  6.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.930    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.930    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y8    D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y7    D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y12   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y18   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y15   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.216ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.940ns (21.049%)  route 3.526ns (78.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.317     6.922    sm/D_states_q[1]
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.074 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.532     8.606    sm/D_stage_q[3]_i_2_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.938 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.677     9.615    fifo_reset_cond/AS[0]
    SLICE_X15Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.831    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.831    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                106.216    

Slack (MET) :             106.216ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.940ns (21.049%)  route 3.526ns (78.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.317     6.922    sm/D_states_q[1]
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.074 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.532     8.606    sm/D_stage_q[3]_i_2_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.938 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.677     9.615    fifo_reset_cond/AS[0]
    SLICE_X15Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.831    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.831    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                106.216    

Slack (MET) :             106.216ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.940ns (21.049%)  route 3.526ns (78.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.317     6.922    sm/D_states_q[1]
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.074 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.532     8.606    sm/D_stage_q[3]_i_2_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.938 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.677     9.615    fifo_reset_cond/AS[0]
    SLICE_X15Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.831    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.831    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                106.216    

Slack (MET) :             106.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.940ns (21.449%)  route 3.443ns (78.551%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.317     6.922    sm/D_states_q[1]
    SLICE_X39Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.074 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.532     8.606    sm/D_stage_q[3]_i_2_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.938 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.594     9.532    fifo_reset_cond/AS[0]
    SLICE_X28Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X28Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                106.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.209ns (22.884%)  route 0.704ns (77.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.508     2.177    sm/D_states_q[7]
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.222 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.197     2.419    fifo_reset_cond/AS[0]
    SLICE_X28Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X28Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.182%)  route 0.827ns (79.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.508     2.177    sm/D_states_q[7]
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.222 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.319     2.541    fifo_reset_cond/AS[0]
    SLICE_X15Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X15Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.451    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.182%)  route 0.827ns (79.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.508     2.177    sm/D_states_q[7]
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.222 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.319     2.541    fifo_reset_cond/AS[0]
    SLICE_X15Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X15Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.451    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.182%)  route 0.827ns (79.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.508     2.177    sm/D_states_q[7]
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.222 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.319     2.541    fifo_reset_cond/AS[0]
    SLICE_X15Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X15Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.451    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  1.091    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.172ns  (logic 12.117ns (33.498%)  route 24.056ns (66.503%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.964     7.537    L_reg/M_sm_timer[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.296     7.833 r  L_reg/L_1f98e20e_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.706     8.539    L_reg/L_1f98e20e_remainder0_carry_i_21__1_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.663 f  L_reg/L_1f98e20e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.958     9.621    L_reg/L_1f98e20e_remainder0_carry_i_18__1_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.773 f  L_reg/L_1f98e20e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    10.714    L_reg/L_1f98e20e_remainder0_carry_i_20__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.068 r  L_reg/L_1f98e20e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.697    L_reg/L_1f98e20e_remainder0_carry_i_10__1_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.023 r  L_reg/L_1f98e20e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.601 f  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.940    13.542    L_reg/L_1f98e20e_remainder0_3[2]
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.329    13.871 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.411    15.282    L_reg/i__carry_i_13__4_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.332    15.614 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.979    16.593    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.717 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.623    17.340    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.490 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.732    18.221    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.573 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.585    19.158    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.963    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.483 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.483    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.600 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.600    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.915 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.731    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.038 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.324    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.448 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    23.420    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.149    23.569 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.422    L_reg/i__carry_i_13__3_0
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.360    24.782 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.223    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.549 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.516    26.065    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.119    26.184 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.623    26.808    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.140 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.690 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.690    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.804 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.117 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.979    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.285 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.779    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    29.903 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.051    30.954    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.078 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.686    31.764    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.124    31.888 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.005    32.893    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.152    33.045 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.509    37.554    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.327 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.327    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.063ns  (logic 12.105ns (33.565%)  route 23.958ns (66.435%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.964     7.537    L_reg/M_sm_timer[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.296     7.833 r  L_reg/L_1f98e20e_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.706     8.539    L_reg/L_1f98e20e_remainder0_carry_i_21__1_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.663 f  L_reg/L_1f98e20e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.958     9.621    L_reg/L_1f98e20e_remainder0_carry_i_18__1_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.773 f  L_reg/L_1f98e20e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    10.714    L_reg/L_1f98e20e_remainder0_carry_i_20__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.068 r  L_reg/L_1f98e20e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.697    L_reg/L_1f98e20e_remainder0_carry_i_10__1_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.023 r  L_reg/L_1f98e20e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.601 f  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.940    13.542    L_reg/L_1f98e20e_remainder0_3[2]
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.329    13.871 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.411    15.282    L_reg/i__carry_i_13__4_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.332    15.614 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.979    16.593    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.717 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.623    17.340    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.490 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.732    18.221    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.573 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.585    19.158    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.963    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.483 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.483    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.600 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.600    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.915 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.731    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.038 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.324    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.448 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    23.420    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.149    23.569 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.422    L_reg/i__carry_i_13__3_0
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.360    24.782 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.223    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.549 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.516    26.065    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.119    26.184 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.623    26.808    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.140 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.690 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.690    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.804 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.117 f  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.979    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.285 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.779    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    29.903 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.889    30.792    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.916 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.656    31.573    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.697 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.047    32.743    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.150    32.893 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.561    37.455    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.217 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.217    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.045ns  (logic 11.830ns (32.819%)  route 24.216ns (67.181%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.838     7.510    L_reg/M_sm_pac[3]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.150     7.660 f  L_reg/L_1f98e20e_remainder0_carry_i_25/O
                         net (fo=1, routed)           1.037     8.697    L_reg/L_1f98e20e_remainder0_carry_i_25_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.326     9.023 f  L_reg/L_1f98e20e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.835     9.858    L_reg/L_1f98e20e_remainder0_carry_i_12_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.146    10.004 f  L_reg/L_1f98e20e_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.078    11.081    L_reg/L_1f98e20e_remainder0_carry_i_20_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.328    11.409 r  L_reg/L_1f98e20e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    12.218    L_reg/L_1f98e20e_remainder0_carry_i_10_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.124    12.342 r  L_reg/L_1f98e20e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.342    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.892    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 f  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.204    14.430    L_reg/L_1f98e20e_remainder0[5]
    SLICE_X63Y12         LUT3 (Prop_lut3_I2_O)        0.303    14.733 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.959    15.692    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.816 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    16.268    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.150    16.418 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.224    17.643    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I2_O)        0.350    17.993 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           0.808    18.801    L_reg/i__carry_i_10__0_n_0
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.356    19.157 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.820    19.977    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.326    20.303 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.303    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.701 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.701    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.815 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.149 f  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.251    22.401    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.704 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.286    22.990    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.114 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.745    23.858    L_reg/i__carry_i_14_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I0_O)        0.150    24.008 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.459    L_reg/i__carry_i_25_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.326    24.785 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.806    25.591    L_reg/i__carry_i_20_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124    25.715 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.537    L_reg/i__carry_i_13_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.154    26.691 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.208    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y8          LUT5 (Prop_lut5_I0_O)        0.327    27.535 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.535    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.085 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.085    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.324 f  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.140    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.302    29.442 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    30.473    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124    30.597 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.670    31.267    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.391 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.655    32.046    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    32.170 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.159    33.329    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I2_O)        0.148    33.477 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.943    37.420    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.200 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.200    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.019ns  (logic 11.872ns (32.959%)  route 24.147ns (67.041%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.964     7.537    L_reg/M_sm_timer[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.296     7.833 r  L_reg/L_1f98e20e_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.706     8.539    L_reg/L_1f98e20e_remainder0_carry_i_21__1_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.663 f  L_reg/L_1f98e20e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.958     9.621    L_reg/L_1f98e20e_remainder0_carry_i_18__1_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.773 f  L_reg/L_1f98e20e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    10.714    L_reg/L_1f98e20e_remainder0_carry_i_20__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.068 r  L_reg/L_1f98e20e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.697    L_reg/L_1f98e20e_remainder0_carry_i_10__1_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.023 r  L_reg/L_1f98e20e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.601 f  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.940    13.542    L_reg/L_1f98e20e_remainder0_3[2]
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.329    13.871 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.411    15.282    L_reg/i__carry_i_13__4_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.332    15.614 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.979    16.593    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.717 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.623    17.340    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.490 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.732    18.221    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.573 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.585    19.158    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.963    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.483 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.483    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.600 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.600    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.915 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.731    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.038 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.324    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.448 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    23.420    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.149    23.569 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.422    L_reg/i__carry_i_13__3_0
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.360    24.782 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.223    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.549 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.516    26.065    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.119    26.184 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.623    26.808    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.140 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.690 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.690    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.804 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.117 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.979    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.285 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.779    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    29.903 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.051    30.954    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.078 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.686    31.764    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.124    31.888 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.022    32.910    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.124    33.034 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.583    37.618    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.173 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.173    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.680ns  (logic 11.860ns (33.240%)  route 23.820ns (66.760%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.964     7.537    L_reg/M_sm_timer[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.296     7.833 r  L_reg/L_1f98e20e_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.706     8.539    L_reg/L_1f98e20e_remainder0_carry_i_21__1_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.663 f  L_reg/L_1f98e20e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.958     9.621    L_reg/L_1f98e20e_remainder0_carry_i_18__1_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.773 f  L_reg/L_1f98e20e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    10.714    L_reg/L_1f98e20e_remainder0_carry_i_20__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.068 r  L_reg/L_1f98e20e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.697    L_reg/L_1f98e20e_remainder0_carry_i_10__1_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.023 r  L_reg/L_1f98e20e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.601 f  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.940    13.542    L_reg/L_1f98e20e_remainder0_3[2]
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.329    13.871 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.411    15.282    L_reg/i__carry_i_13__4_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.332    15.614 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.979    16.593    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.717 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.623    17.340    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.490 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.732    18.221    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.573 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.585    19.158    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.963    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.483 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.483    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.600 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.600    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.915 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.731    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.038 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.324    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.448 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    23.420    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.149    23.569 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.422    L_reg/i__carry_i_13__3_0
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.360    24.782 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.223    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.549 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.516    26.065    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.119    26.184 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.623    26.808    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.140 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.690 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.690    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.804 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.117 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.979    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.285 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.779    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    29.903 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.051    30.954    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.078 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.686    31.764    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.124    31.888 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.005    32.893    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I2_O)        0.124    33.017 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.273    37.290    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.834 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.834    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.524ns  (logic 11.869ns (33.412%)  route 23.655ns (66.588%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.964     7.537    L_reg/M_sm_timer[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.296     7.833 r  L_reg/L_1f98e20e_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.706     8.539    L_reg/L_1f98e20e_remainder0_carry_i_21__1_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.663 f  L_reg/L_1f98e20e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.958     9.621    L_reg/L_1f98e20e_remainder0_carry_i_18__1_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.773 f  L_reg/L_1f98e20e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    10.714    L_reg/L_1f98e20e_remainder0_carry_i_20__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.068 r  L_reg/L_1f98e20e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.697    L_reg/L_1f98e20e_remainder0_carry_i_10__1_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.023 r  L_reg/L_1f98e20e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.601 f  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.940    13.542    L_reg/L_1f98e20e_remainder0_3[2]
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.329    13.871 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.411    15.282    L_reg/i__carry_i_13__4_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.332    15.614 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.979    16.593    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.717 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.623    17.340    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.490 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.732    18.221    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.573 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.585    19.158    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.963    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.483 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.483    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.600 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.600    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.915 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.731    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.038 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.324    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.448 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    23.420    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.149    23.569 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.422    L_reg/i__carry_i_13__3_0
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.360    24.782 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.223    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.549 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.516    26.065    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.119    26.184 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.623    26.808    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.140 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.690 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.690    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.804 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.117 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.979    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.285 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.779    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    29.903 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    30.720    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I2_O)        0.124    30.844 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    31.652    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.776 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.001    32.777    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.124    32.901 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.225    37.126    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.679 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.679    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.492ns  (logic 11.594ns (32.667%)  route 23.897ns (67.333%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.838     7.510    L_reg/M_sm_pac[3]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.150     7.660 f  L_reg/L_1f98e20e_remainder0_carry_i_25/O
                         net (fo=1, routed)           1.037     8.697    L_reg/L_1f98e20e_remainder0_carry_i_25_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.326     9.023 f  L_reg/L_1f98e20e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.835     9.858    L_reg/L_1f98e20e_remainder0_carry_i_12_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.146    10.004 f  L_reg/L_1f98e20e_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.078    11.081    L_reg/L_1f98e20e_remainder0_carry_i_20_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.328    11.409 r  L_reg/L_1f98e20e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    12.218    L_reg/L_1f98e20e_remainder0_carry_i_10_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.124    12.342 r  L_reg/L_1f98e20e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.342    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.892    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 f  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.204    14.430    L_reg/L_1f98e20e_remainder0[5]
    SLICE_X63Y12         LUT3 (Prop_lut3_I2_O)        0.303    14.733 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.959    15.692    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.816 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    16.268    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.150    16.418 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.224    17.643    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I2_O)        0.350    17.993 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           0.808    18.801    L_reg/i__carry_i_10__0_n_0
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.356    19.157 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.820    19.977    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.326    20.303 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.303    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.701 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.701    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.815 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.149 f  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.251    22.401    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.704 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.286    22.990    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.114 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.745    23.858    L_reg/i__carry_i_14_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I0_O)        0.150    24.008 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.459    L_reg/i__carry_i_25_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.326    24.785 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.806    25.591    L_reg/i__carry_i_20_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124    25.715 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.537    L_reg/i__carry_i_13_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.154    26.691 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.208    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y8          LUT5 (Prop_lut5_I0_O)        0.327    27.535 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.535    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.085 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.085    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.324 f  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.140    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.302    29.442 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    30.473    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124    30.597 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.670    31.267    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.391 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.655    32.046    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124    32.170 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.159    33.329    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.124    33.453 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.625    37.078    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.646 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.646    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.101ns  (logic 11.599ns (33.045%)  route 23.502ns (66.955%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.838     7.510    L_reg/M_sm_pac[3]
    SLICE_X59Y12         LUT2 (Prop_lut2_I0_O)        0.150     7.660 f  L_reg/L_1f98e20e_remainder0_carry_i_25/O
                         net (fo=1, routed)           1.037     8.697    L_reg/L_1f98e20e_remainder0_carry_i_25_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.326     9.023 f  L_reg/L_1f98e20e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.835     9.858    L_reg/L_1f98e20e_remainder0_carry_i_12_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.146    10.004 f  L_reg/L_1f98e20e_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.078    11.081    L_reg/L_1f98e20e_remainder0_carry_i_20_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.328    11.409 r  L_reg/L_1f98e20e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    12.218    L_reg/L_1f98e20e_remainder0_carry_i_10_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.124    12.342 r  L_reg/L_1f98e20e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.342    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.892 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.892    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.226 f  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.204    14.430    L_reg/L_1f98e20e_remainder0[5]
    SLICE_X63Y12         LUT3 (Prop_lut3_I2_O)        0.303    14.733 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.959    15.692    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.816 f  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    16.268    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.150    16.418 f  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.224    17.643    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I2_O)        0.350    17.993 f  L_reg/i__carry_i_10__0/O
                         net (fo=2, routed)           0.808    18.801    L_reg/i__carry_i_10__0_n_0
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.356    19.157 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           0.820    19.977    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.326    20.303 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.303    aseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.701 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.701    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.815 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.149 f  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.251    22.401    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.704 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.286    22.990    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.114 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.745    23.858    L_reg/i__carry_i_14_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I0_O)        0.150    24.008 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    24.459    L_reg/i__carry_i_25_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.326    24.785 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.806    25.591    L_reg/i__carry_i_20_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124    25.715 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.537    L_reg/i__carry_i_13_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.154    26.691 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.208    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y8          LUT5 (Prop_lut5_I0_O)        0.327    27.535 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.535    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.085 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.085    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.324 r  aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.140    aseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.302    29.442 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    30.473    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124    30.597 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.670    31.267    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y9          LUT3 (Prop_lut3_I1_O)        0.124    31.391 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.739    32.129    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I4_O)        0.124    32.253 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.645    32.898    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y13         LUT3 (Prop_lut3_I1_O)        0.124    33.022 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.661    36.683    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.256 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.256    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.800ns  (logic 12.099ns (34.769%)  route 22.700ns (65.231%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.964     7.537    L_reg/M_sm_timer[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.296     7.833 r  L_reg/L_1f98e20e_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.706     8.539    L_reg/L_1f98e20e_remainder0_carry_i_21__1_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.663 f  L_reg/L_1f98e20e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.958     9.621    L_reg/L_1f98e20e_remainder0_carry_i_18__1_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.773 f  L_reg/L_1f98e20e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    10.714    L_reg/L_1f98e20e_remainder0_carry_i_20__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.068 r  L_reg/L_1f98e20e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.697    L_reg/L_1f98e20e_remainder0_carry_i_10__1_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.023 r  L_reg/L_1f98e20e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.601 f  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.940    13.542    L_reg/L_1f98e20e_remainder0_3[2]
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.329    13.871 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.411    15.282    L_reg/i__carry_i_13__4_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.332    15.614 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.979    16.593    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.717 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.623    17.340    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.490 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.732    18.221    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.573 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.585    19.158    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.963    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.483 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.483    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.600 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.600    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.915 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.731    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.038 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.324    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.448 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    23.420    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.149    23.569 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.422    L_reg/i__carry_i_13__3_0
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.360    24.782 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.223    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.549 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.516    26.065    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.119    26.184 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.623    26.808    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.140 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.690 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.690    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.804 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.117 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.979    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.285 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.779    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    29.903 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.051    30.954    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.078 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.686    31.764    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.124    31.888 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.022    32.910    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.153    33.063 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.137    36.200    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    39.954 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.954    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.796ns  (logic 11.867ns (34.104%)  route 22.929ns (65.896%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.964     7.537    L_reg/M_sm_timer[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.296     7.833 r  L_reg/L_1f98e20e_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.706     8.539    L_reg/L_1f98e20e_remainder0_carry_i_21__1_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.663 f  L_reg/L_1f98e20e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.958     9.621    L_reg/L_1f98e20e_remainder0_carry_i_18__1_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.773 f  L_reg/L_1f98e20e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.941    10.714    L_reg/L_1f98e20e_remainder0_carry_i_20__1_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.068 r  L_reg/L_1f98e20e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.697    L_reg/L_1f98e20e_remainder0_carry_i_10__1_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.023 r  L_reg/L_1f98e20e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.601 f  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.940    13.542    L_reg/L_1f98e20e_remainder0_3[2]
    SLICE_X57Y3          LUT4 (Prop_lut4_I1_O)        0.329    13.871 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.411    15.282    L_reg/i__carry_i_13__4_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.332    15.614 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.979    16.593    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.717 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.623    17.340    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.490 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.732    18.221    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.352    18.573 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.585    19.158    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.490 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.963    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.483 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.483    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.600 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.600    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.915 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.731    L_reg/L_1f98e20e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.038 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.324    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.448 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.971    23.420    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y3          LUT2 (Prop_lut2_I0_O)        0.149    23.569 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.422    L_reg/i__carry_i_13__3_0
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.360    24.782 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.223    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.549 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.516    26.065    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I1_O)        0.119    26.184 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.623    26.808    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.140 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.690 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.690    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.804 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.117 r  timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    28.979    timerseg_driver/decimal_renderer/L_1f98e20e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.306    29.285 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    29.779    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    29.903 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.889    30.792    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.916 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.656    31.573    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.697 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.047    32.743    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I2_O)        0.124    32.867 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.532    36.399    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    39.950 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.950    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.407ns (65.362%)  route 0.746ns (34.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.746     2.389    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.656 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.656    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.454ns (68.182%)  route 0.678ns (31.818%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.583     1.527    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.262     1.952    bseg_driver/ctr/S[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.997 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.414    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.659 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.659    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.456ns (67.185%)  route 0.711ns (32.815%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.583     1.527    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.292     1.983    bseg_driver/ctr/S[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.028 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.447    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.694 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.694    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.433ns (64.907%)  route 0.775ns (35.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.775     2.443    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.713 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.713    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.481ns (67.633%)  route 0.709ns (32.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.583     1.527    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.262     1.952    bseg_driver/ctr/S[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.048     2.000 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.447    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.716 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.716    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.498ns (67.812%)  route 0.711ns (32.188%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.583     1.527    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.292     1.983    bseg_driver/ctr/S[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.049     2.032 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.451    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.735 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.735    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.409ns (63.003%)  route 0.828ns (36.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X32Y10         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.828     2.473    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.741 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.741    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.418ns (61.383%)  route 0.892ns (38.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.892     2.535    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.812 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.812    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.420ns (61.315%)  route 0.896ns (38.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.896     2.542    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.821 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.821    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.430ns (59.733%)  route 0.964ns (40.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.964     2.611    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.900 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.900    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.016ns  (logic 1.643ns (27.308%)  route 4.373ns (72.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.294     3.813    reset_cond/butt_reset_IBUF
    SLICE_X44Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           2.079     6.016    reset_cond/M_reset_cond_in
    SLICE_X46Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.595ns  (logic 1.643ns (29.361%)  route 3.953ns (70.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.294     3.813    reset_cond/butt_reset_IBUF
    SLICE_X44Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.659     5.595    reset_cond/M_reset_cond_in
    SLICE_X46Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.992ns  (logic 1.643ns (32.908%)  route 3.349ns (67.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.294     3.813    reset_cond/butt_reset_IBUF
    SLICE_X44Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.056     4.992    reset_cond/M_reset_cond_in
    SLICE_X44Y19         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y19         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.992ns  (logic 1.643ns (32.908%)  route 3.349ns (67.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.294     3.813    reset_cond/butt_reset_IBUF
    SLICE_X44Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.056     4.992    reset_cond/M_reset_cond_in
    SLICE_X44Y19         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y19         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.641ns (41.393%)  route 2.324ns (58.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.842    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y0          LUT1 (Prop_lut1_I0_O)        0.124     3.966 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.966    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.451     4.856    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.888ns  (logic 1.640ns (42.182%)  route 2.248ns (57.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.248     3.764    forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.888    forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X30Y14         FDRE                                         r  forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.440     4.845    forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_103231091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 1.630ns (42.102%)  route 2.242ns (57.898%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.242     3.748    forLoop_idx_0_103231091[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.872 r  forLoop_idx_0_103231091[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.872    forLoop_idx_0_103231091[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_103231091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.844    forLoop_idx_0_103231091[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_103231091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_103231091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.683ns  (logic 1.653ns (44.882%)  route 2.030ns (55.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.030     3.559    forLoop_idx_0_103231091[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.683 r  forLoop_idx_0_103231091[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.683    forLoop_idx_0_103231091[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_103231091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.436     4.841    forLoop_idx_0_103231091[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_103231091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_103231091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.546ns  (logic 1.658ns (46.762%)  route 1.888ns (53.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.888     3.422    forLoop_idx_0_103231091[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.546 r  forLoop_idx_0_103231091[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.546    forLoop_idx_0_103231091[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_103231091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.433     4.838    forLoop_idx_0_103231091[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_103231091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_103231091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.340ns  (logic 1.624ns (48.632%)  route 1.716ns (51.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.716     3.216    forLoop_idx_0_103231091[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.340 r  forLoop_idx_0_103231091[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.340    forLoop_idx_0_103231091[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X12Y14         FDRE                                         r  forLoop_idx_0_103231091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445     4.850    forLoop_idx_0_103231091[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  forLoop_idx_0_103231091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1851823519[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.327ns (34.350%)  route 0.625ns (65.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.625     0.907    forLoop_idx_0_1851823519[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X12Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.952 r  forLoop_idx_0_1851823519[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.952    forLoop_idx_0_1851823519[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X12Y19         FDRE                                         r  forLoop_idx_0_1851823519[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.826     2.016    forLoop_idx_0_1851823519[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  forLoop_idx_0_1851823519[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_103231091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.313ns (30.749%)  route 0.705ns (69.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.705     0.972    forLoop_idx_0_103231091[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.017 r  forLoop_idx_0_103231091[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.017    forLoop_idx_0_103231091[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X12Y14         FDRE                                         r  forLoop_idx_0_103231091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.831     2.021    forLoop_idx_0_103231091[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  forLoop_idx_0_103231091[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_103231091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.347ns (28.945%)  route 0.851ns (71.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.851     1.153    forLoop_idx_0_103231091[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.198 r  forLoop_idx_0_103231091[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.198    forLoop_idx_0_103231091[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_103231091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.820     2.010    forLoop_idx_0_103231091[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_103231091[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_103231091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.341ns (27.347%)  route 0.907ns (72.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.907     1.203    forLoop_idx_0_103231091[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.248 r  forLoop_idx_0_103231091[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.248    forLoop_idx_0_103231091[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_103231091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.822     2.012    forLoop_idx_0_103231091[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_103231091[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_103231091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.319ns (24.551%)  route 0.980ns (75.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.980     1.254    forLoop_idx_0_103231091[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.299 r  forLoop_idx_0_103231091[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.299    forLoop_idx_0_103231091[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_103231091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.825     2.015    forLoop_idx_0_103231091[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_103231091[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.330ns (25.222%)  route 0.978ns (74.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.263    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.308 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.308    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.837     2.027    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.329ns (24.957%)  route 0.988ns (75.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.988     1.272    forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.317 r  forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.317    forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X30Y14         FDRE                                         r  forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.827     2.017    forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  forLoop_idx_0_1851823519[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.331ns (17.469%)  route 1.565ns (82.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.030     1.316    reset_cond/butt_reset_IBUF
    SLICE_X44Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.361 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.536     1.897    reset_cond/M_reset_cond_in
    SLICE_X44Y19         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y19         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.331ns (17.469%)  route 1.565ns (82.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.030     1.316    reset_cond/butt_reset_IBUF
    SLICE_X44Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.361 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.536     1.897    reset_cond/M_reset_cond_in
    SLICE_X44Y19         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y19         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.331ns (14.919%)  route 1.890ns (85.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.030     1.316    reset_cond/butt_reset_IBUF
    SLICE_X44Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.361 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.860     2.221    reset_cond/M_reset_cond_in
    SLICE_X46Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





