
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119817                       # Number of seconds simulated
sim_ticks                                119817185614                       # Number of ticks simulated
final_tick                               1177676006927                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122313                       # Simulator instruction rate (inst/s)
host_op_rate                                   154435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3318885                       # Simulator tick rate (ticks/s)
host_mem_usage                               16934832                       # Number of bytes of host memory used
host_seconds                                 36101.64                       # Real time elapsed on the host
sim_insts                                  4415693377                       # Number of instructions simulated
sim_ops                                    5575367841                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1618432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       407680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       364032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       819584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3216640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1697792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1697792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12644                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6403                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25130                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13264                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13264                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13507511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3402517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3038229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6840288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26846232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14956                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17093                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14956                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57688                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14169854                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14169854                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14169854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13507511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3402517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3038229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6840288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               41016086                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143838159                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23172084                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19082506                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931683                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9442470                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670941                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437753                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87652                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104467242                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128020739                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23172084                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108694                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27187592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6257921                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5203136                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12101544                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571588                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141152141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.104834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.546538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113964549     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783019      1.97%     82.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361842      1.67%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380799      1.69%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269724      1.61%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125974      0.80%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779893      0.55%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978328      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13508013      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141152141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161098                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.890033                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103296071                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6619358                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26839506                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109486                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4287711                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730447                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154417998                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51133                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4287711                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103811233                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4047776                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1414233                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26423888                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1167292                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152972766                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1933                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402136                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623216                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        16077                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214014641                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713034230                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713034230                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45755416                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33900                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17878                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3803731                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311752                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692169                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149109911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139179420                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108832                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25153425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57114599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1856                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141152141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986024                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83774774     59.35%     59.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23724993     16.81%     76.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953608      8.47%     84.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812220      5.53%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907375      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702870      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063069      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117569      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95663      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141152141                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976165     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156640     12.00%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172214     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114945521     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012328      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360041     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845508      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139179420                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.967611                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305019                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009377                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420924832                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174297907                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135068842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140484439                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202993                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972608                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          682                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161740                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4287711                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3370402                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252399                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149143811                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184737                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903410                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17878                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          682                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233590                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136808775                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111410                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2370645                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955320                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291529                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843910                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.951130                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135075135                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135068842                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81513583                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221141440                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.939033                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368604                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26730276                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956760                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136864430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.894476                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710939                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87767118     64.13%     64.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22501737     16.44%     80.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810909      7.90%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815390      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767732      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537296      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562140      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094921      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007187      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136864430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007187                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283009435                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302592386                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2686018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.438382                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.438382                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.695226                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.695226                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618233638                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186373421                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145795326                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143838159                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24134779                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19570166                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2062461                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9717863                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9275430                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2594765                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95740                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105354820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131978087                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24134779                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11870195                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29028598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6715601                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2632750                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12307231                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1618257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141643026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112614428     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2037503      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3736751      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3391163      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2160077      1.53%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1771611      1.25%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1026157      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1071703      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13833633      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141643026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167791                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917546                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104286318                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4033380                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28653878                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48606                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4620838                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4174380                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6024                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159629751                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47661                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4620838                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105132523                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1100681                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1736127                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27837489                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1215362                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157840637                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        231964                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       524252                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    223256022                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    734969706                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    734969706                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176711234                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46544778                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34799                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17400                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4366715                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14956597                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7427786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84395                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1662049                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154849603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34800                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143900417                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       162888                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27175735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59584378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141643026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015937                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81373443     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24802359     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13039947      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7540065      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8344039      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3097295      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2752146      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       527394      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166338      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141643026                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         576691     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118417     14.15%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141915     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121177487     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2035832      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17399      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13280517      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7389182      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143900417                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000433                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             837023                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    430443771                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182060355                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140733780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144737440                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278627                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3436781                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130069                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4620838                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         711730                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       109429                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154884403                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62887                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14956597                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7427786                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17400                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1147247                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153376                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2300623                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141523434                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12756316                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2376983                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20145121                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20138072                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7388805                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983907                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140863708                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140733780                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82112462                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230619059                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.978418                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356052                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102916140                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126719824                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28164943                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2082541                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137022188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694632                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84895104     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24146188     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11996508      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4081716      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5024595      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1760780      1.29%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1239782      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1025620      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2851895      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137022188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102916140                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126719824                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18817533                       # Number of memory references committed
system.switch_cpus1.commit.loads             11519816                       # Number of loads committed
system.switch_cpus1.commit.membars              17400                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18290629                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114164823                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2613575                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2851895                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           289055060                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314390552                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2195133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102916140                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126719824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102916140                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.397625                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.397625                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715500                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715500                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       637220644                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196989365                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148805823                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34800                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143838159                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24238667                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19856243                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2053315                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9926970                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9582006                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2480213                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94729                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107581886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130110810                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24238667                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12062219                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28183109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6136694                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3491486                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12584916                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1604310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143322151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.110535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.535165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115139042     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2274208      1.59%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3864918      2.70%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2247545      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1758521      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1545506      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          949036      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2385296      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13158079      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143322151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168513                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904564                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106899859                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4695453                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27588492                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72950                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4065391                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3974612                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156791327                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4065391                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107439549                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         614478                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3157104                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27104234                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       941390                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155732167                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95817                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543571                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    219905893                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    724511327                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    724511327                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176195558                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43710329                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35058                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17555                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2736701                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14441416                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7399823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71707                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1679198                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150634514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35059                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141470576                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89282                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22324663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49421141                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    143322151                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.987081                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547557                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85589792     59.72%     59.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22165346     15.47%     75.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11930808      8.32%     83.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8864547      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8637241      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3195738      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2431130      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       324853      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       182696      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143322151                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126258     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167789     37.33%     65.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       155479     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119405676     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1915017      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17503      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12758220      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7374160      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141470576                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.983540                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             449526                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426802111                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172994477                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138454083                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141920102                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       289936                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2992498                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       119416                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4065391                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         411083                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55079                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150669573                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       783421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14441416                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7399823                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17555                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1182880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1089634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2272514                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139266523                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12438515                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2204053                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19812459                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19711886                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7373944                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.968217                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138454139                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138454083                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81852324                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226730679                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.962569                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361011                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102444816                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126277580                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24392254                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2070591                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139256760                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.715058                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88187475     63.33%     63.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24610183     17.67%     81.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9625523      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5066282      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4309855      3.09%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2076561      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       970347      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1511074      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2899460      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139256760                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102444816                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126277580                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18729323                       # Number of memory references committed
system.switch_cpus2.commit.loads             11448916                       # Number of loads committed
system.switch_cpus2.commit.membars              17504                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18321482                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113682354                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2611766                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2899460                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287027134                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305406780                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 516008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102444816                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126277580                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102444816                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404055                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404055                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.712223                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.712223                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       626294984                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193316953                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146428678                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35008                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143838159                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22261272                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18350501                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1987552                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9151507                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8542740                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2336300                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87881                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108483357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122260564                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22261272                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10879040                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25558410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5878042                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3253133                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12585773                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1645849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141152219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.063573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.483643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115593809     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1330601      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1883895      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2469444      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2768831      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2059476      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1188713      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1745683      1.24%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12111767      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141152219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154766                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.849987                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107287696                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4847618                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25101211                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58608                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3857085                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3556432                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147535122                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3857085                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108029642                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1062342                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2453762                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24420702                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1328680                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146552637                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          604                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268378                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549271                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          434                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204377550                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    684647218                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    684647218                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167030645                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37346883                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38717                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22412                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4012975                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13924138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7236761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120084                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1579080                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142434967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133323587                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26149                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20455259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48219146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6067                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141152219                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.944538                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505061                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84729464     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22726536     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12594484      8.92%     85.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8118502      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7445765      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2968535      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1804751      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515120      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249062      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141152219                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64370     22.84%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93924     33.32%     56.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123597     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111933611     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2033370      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16305      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12158678      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7181623      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133323587                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.926900                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281891                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    408107432                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162929225                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130776802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133605478                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       325237                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2901878                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171868                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          180                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3857085                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         799354                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108897                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142473642                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1333582                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13924138                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7236761                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22371                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1169471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1120676                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2290147                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131520163                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11993669                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1803423                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19173947                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18432817                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7180278                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.914362                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130777061                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130776802                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76603964                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208068667                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.909194                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368167                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97821475                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120226813                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22256175                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2020055                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137295134                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.875682                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682865                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88558450     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23432037     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9205911      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4735428      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4130939      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1985981      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1719245      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809605      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2717538      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137295134                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97821475                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120226813                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18087153                       # Number of memory references committed
system.switch_cpus3.commit.loads             11022260                       # Number of loads committed
system.switch_cpus3.commit.membars              16304                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17243305                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108368190                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2453137                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2717538                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277060584                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288823120                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2685940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97821475                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120226813                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97821475                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.470415                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.470415                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.680080                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.680080                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592625493                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181445535                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138200828                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32608                       # number of misc regfile writes
system.l20.replacements                         12654                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          789995                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29038                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.205558                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          357.386715                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.215481                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6075.019275                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346791                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9942.031738                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021813                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000562                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370790                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.606813                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84562                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84562                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22032                       # number of Writeback hits
system.l20.Writeback_hits::total                22032                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84562                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84562                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84562                       # number of overall hits
system.l20.overall_hits::total                  84562                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12644                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12654                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12644                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12654                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12644                       # number of overall misses
system.l20.overall_misses::total                12654                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2702481                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3776891314                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3779593795                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2702481                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3776891314                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3779593795                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2702481                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3776891314                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3779593795                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97206                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97216                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22032                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22032                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97206                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97216                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97206                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97216                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130074                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130164                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130074                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130164                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130074                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130164                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 270248.100000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298710.164030                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298687.671487                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 270248.100000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298710.164030                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298687.671487                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 270248.100000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298710.164030                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298687.671487                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4124                       # number of writebacks
system.l20.writebacks::total                     4124                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12644                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12654                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12644                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12654                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12644                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12654                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2063860                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2969295810                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2971359670                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2063860                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2969295810                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2971359670                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2063860                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2969295810                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2971359670                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130074                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130164                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130074                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130164                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130074                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130164                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       206386                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234838.327270                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234815.842421                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       206386                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234838.327270                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234815.842421                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       206386                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234838.327270                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234815.842421                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3199                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          429807                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19583                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.947965                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1054.921776                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996691                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1603.109689                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.760065                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13711.211779                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.064387                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.097846                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000046                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.836866                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36889                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36889                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11011                       # number of Writeback hits
system.l21.Writeback_hits::total                11011                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36889                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36889                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36889                       # number of overall hits
system.l21.overall_hits::total                  36889                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3185                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3199                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3185                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3199                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3185                       # number of overall misses
system.l21.overall_misses::total                 3199                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4241049                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1079839685                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1084080734                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4241049                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1079839685                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1084080734                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4241049                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1079839685                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1084080734                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40074                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40088                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11011                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11011                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40074                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40088                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40074                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40088                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079478                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.079799                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079478                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079799                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079478                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079799                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 302932.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 339039.147567                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 338881.129728                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 302932.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 339039.147567                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 338881.129728                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 302932.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 339039.147567                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 338881.129728                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2589                       # number of writebacks
system.l21.writebacks::total                     2589                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3185                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3199                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3185                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3199                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3185                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3199                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3345604                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    876211529                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    879557133                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3345604                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    876211529                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    879557133                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3345604                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    876211529                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    879557133                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079478                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.079799                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079478                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079799                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079478                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079799                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 238971.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 275105.660597                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 274947.525164                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 238971.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 275105.660597                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 274947.525164                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 238971.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 275105.660597                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 274947.525164                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2860                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          360310                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19244                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.723238                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1316.066147                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.019030                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1408.893825                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            15.163568                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13628.857431                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.080326                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000917                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.085992                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000926                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.831839                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30890                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30890                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10102                       # number of Writeback hits
system.l22.Writeback_hits::total                10102                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30890                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30890                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30890                       # number of overall hits
system.l22.overall_hits::total                  30890                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2844                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2860                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2844                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2860                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2844                       # number of overall misses
system.l22.overall_misses::total                 2860                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3924584                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    840760317                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      844684901                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3924584                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    840760317                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       844684901                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3924584                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    840760317                       # number of overall miss cycles
system.l22.overall_miss_latency::total      844684901                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33734                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33750                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10102                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10102                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33734                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33750                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33734                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33750                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.084307                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.084741                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.084307                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.084741                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.084307                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.084741                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 245286.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 295625.990506                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 295344.370979                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 245286.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 295625.990506                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 295344.370979                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 245286.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 295625.990506                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 295344.370979                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2058                       # number of writebacks
system.l22.writebacks::total                     2058                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2844                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2860                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2844                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2860                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2844                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2860                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2902509                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    659075455                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    661977964                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2902509                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    659075455                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    661977964                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2902509                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    659075455                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    661977964                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.084307                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.084741                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.084307                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.084741                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.084307                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.084741                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 181406.812500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 231742.424402                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231460.826573                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 181406.812500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 231742.424402                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231460.826573                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 181406.812500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 231742.424402                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231460.826573                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6417                       # number of replacements
system.l23.tagsinuse                     16383.968828                       # Cycle average of tags in use
system.l23.total_refs                          647801                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22801                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.411078                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2179.172373                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.995899                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3178.940746                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11011.859810                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.133006                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000854                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.194027                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.672111                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        44800                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  44800                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25948                       # number of Writeback hits
system.l23.Writeback_hits::total                25948                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        44800                       # number of demand (read+write) hits
system.l23.demand_hits::total                   44800                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        44800                       # number of overall hits
system.l23.overall_hits::total                  44800                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6396                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6410                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6403                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6417                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6403                       # number of overall misses
system.l23.overall_misses::total                 6417                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4524265                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2072606339                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2077130604                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      2666387                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      2666387                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4524265                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2075272726                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2079796991                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4524265                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2075272726                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2079796991                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51196                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51210                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25948                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25948                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51203                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51217                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51203                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51217                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124932                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.125171                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.125051                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.125290                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.125051                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.125290                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 323161.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 324047.270013                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 324045.336037                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 380912.428571                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 380912.428571                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 323161.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 324109.437139                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 324107.369643                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 323161.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 324109.437139                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 324107.369643                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4493                       # number of writebacks
system.l23.writebacks::total                     4493                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6396                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6410                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            7                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6403                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6417                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6403                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6417                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3629618                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1663815984                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1667445602                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      2219787                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      2219787                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3629618                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1666035771                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1669665389                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3629618                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1666035771                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1669665389                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124932                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.125171                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.125051                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.125290                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.125051                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.125290                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 259258.428571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 260133.831144                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 260131.919189                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 317112.428571                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 317112.428571                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 259258.428571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 260196.122286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 260194.076516                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 259258.428571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 260196.122286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 260194.076516                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812750                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109195                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840198.536364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812750                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015726                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12101534                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12101534                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12101534                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12101534                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12101534                       # number of overall hits
system.cpu0.icache.overall_hits::total       12101534                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890481                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890481                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890481                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890481                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890481                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12101544                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12101544                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12101544                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12101544                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12101544                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12101544                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 289048.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 289048.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 289048.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 289048.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 289048.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 289048.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2785481                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2785481                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2785481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2785481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2785481                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2785481                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 278548.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 278548.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 278548.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 278548.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 278548.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 278548.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97206                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223872                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97462                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1962.035173                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502526                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497474                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10959195                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10959195                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17398                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17398                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668630                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668630                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668630                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668630                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404544                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404544                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404634                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404634                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404634                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404634                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41990904545                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41990904545                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12299402                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12299402                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42003203947                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42003203947                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42003203947                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42003203947                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363739                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363739                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073264                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073264                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073264                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073264                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035600                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021215                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021215                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021215                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021215                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103798.114779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103798.114779                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 136660.022222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 136660.022222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103805.424030                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103805.424030                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103805.424030                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103805.424030                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22032                       # number of writebacks
system.cpu0.dcache.writebacks::total            22032                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       307338                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       307338                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       307428                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       307428                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       307428                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       307428                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97206                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97206                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97206                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9509468040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9509468040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9509468040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9509468040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9509468040                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9509468040                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005096                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005096                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005096                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005096                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97827.994568                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97827.994568                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97827.994568                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97827.994568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97827.994568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97827.994568                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996684                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015267088                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192801.485961                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996684                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12307214                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12307214                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12307214                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12307214                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12307214                       # number of overall hits
system.cpu1.icache.overall_hits::total       12307214                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5354321                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5354321                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5354321                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5354321                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5354321                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5354321                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12307231                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12307231                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12307231                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12307231                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12307231                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12307231                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 314960.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 314960.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 314960.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 314960.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 314960.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 314960.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4357249                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4357249                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4357249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4357249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4357249                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4357249                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 311232.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 311232.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 311232.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 311232.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 311232.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 311232.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40074                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168992997                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40330                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4190.255319                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.882204                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.117796                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905790                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094210                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9594944                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9594944                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7263489                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7263489                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17400                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17400                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17400                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17400                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16858433                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16858433                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16858433                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16858433                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121248                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121248                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121248                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121248                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121248                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14031784655                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14031784655                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14031784655                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14031784655                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14031784655                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14031784655                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9716192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9716192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7263489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7263489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16979681                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16979681                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16979681                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16979681                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012479                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012479                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007141                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007141                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115727.967925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115727.967925                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115727.967925                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115727.967925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115727.967925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115727.967925                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11011                       # number of writebacks
system.cpu1.dcache.writebacks::total            11011                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81174                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81174                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81174                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81174                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81174                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81174                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40074                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40074                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40074                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40074                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40074                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40074                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3507032815                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3507032815                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3507032815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3507032815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3507032815                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3507032815                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87513.919624                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87513.919624                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87513.919624                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87513.919624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87513.919624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87513.919624                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.019021                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018935464                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205488.017316                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.019021                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024069                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738813                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12584899                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12584899                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12584899                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12584899                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12584899                       # number of overall hits
system.cpu2.icache.overall_hits::total       12584899                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4331212                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4331212                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4331212                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4331212                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4331212                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4331212                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12584916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12584916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12584916                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12584916                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12584916                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12584916                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 254777.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 254777.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 254777.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 254777.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 254777.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 254777.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4057387                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4057387                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4057387                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4057387                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4057387                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4057387                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 253586.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 253586.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 253586.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 253586.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 253586.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 253586.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33734                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163696012                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33990                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4816.005060                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.028201                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.971799                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902454                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097546                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9274878                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9274878                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7245400                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7245400                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17528                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17528                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17504                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17504                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16520278                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16520278                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16520278                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16520278                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86437                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86437                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86437                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86437                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86437                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86437                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8151469738                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8151469738                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8151469738                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8151469738                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8151469738                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8151469738                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9361315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9361315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7245400                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7245400                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17504                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17504                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16606715                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16606715                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16606715                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16606715                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009233                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009233                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005205                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005205                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005205                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005205                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94305.329176                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94305.329176                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94305.329176                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94305.329176                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94305.329176                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94305.329176                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10102                       # number of writebacks
system.cpu2.dcache.writebacks::total            10102                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52703                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52703                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52703                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52703                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52703                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52703                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33734                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33734                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33734                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33734                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33734                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33734                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2880736188                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2880736188                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2880736188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2880736188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2880736188                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2880736188                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85395.630165                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85395.630165                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85395.630165                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85395.630165                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85395.630165                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85395.630165                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995891                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015809177                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043881.643863                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995891                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12585756                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12585756                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12585756                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12585756                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12585756                       # number of overall hits
system.cpu3.icache.overall_hits::total       12585756                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5386538                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5386538                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5386538                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5386538                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5386538                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5386538                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12585773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12585773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12585773                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12585773                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12585773                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12585773                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 316855.176471                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 316855.176471                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 316855.176471                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 316855.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 316855.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 316855.176471                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4640465                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4640465                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4640465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4640465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4640465                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4640465                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 331461.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 331461.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 331461.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 331461.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 331461.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 331461.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51203                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172461457                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51459                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3351.434287                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.215844                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.784156                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910999                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089001                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8930914                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8930914                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7027864                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7027864                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17214                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17214                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16304                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16304                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15958778                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15958778                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15958778                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15958778                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148544                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148544                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3434                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3434                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151978                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151978                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151978                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151978                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17449982197                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17449982197                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    882298009                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    882298009                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18332280206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18332280206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18332280206                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18332280206                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9079458                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9079458                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7031298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7031298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16304                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16304                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16110756                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16110756                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16110756                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16110756                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016360                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016360                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000488                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000488                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009433                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009433                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009433                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009433                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 117473.490663                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 117473.490663                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 256930.113279                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 256930.113279                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120624.565437                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120624.565437                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120624.565437                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120624.565437                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2667423                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 222285.250000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25948                       # number of writebacks
system.cpu3.dcache.writebacks::total            25948                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97348                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97348                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3427                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3427                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100775                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100775                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100775                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100775                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51196                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51196                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51203                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51203                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51203                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51203                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5056677181                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5056677181                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2724487                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2724487                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5059401668                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5059401668                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5059401668                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5059401668                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98770.942671                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98770.942671                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 389212.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 389212.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 98810.649142                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98810.649142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 98810.649142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98810.649142                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
