// Seed: 1012874394
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  reg id_3;
  reg id_4;
  reg id_5 = 1;
  always @(1 or posedge id_3) begin
    case (1)
      1'd0 >= id_2 | 1 | id_3: id_4 <= id_3;
      1: id_3 = id_1;
      id_5: id_3 = id_3;
      default: id_4 = 1;
    endcase
  end
endmodule
