{"vcs1":{"timestamp_begin":1709893779.873600499, "rt":0.71, "ut":0.20, "st":0.04}}
{"vcselab":{"timestamp_begin":1709893780.619645804, "rt":0.57, "ut":0.10, "st":0.01}}
{"link":{"timestamp_begin":1709893781.217731679, "rt":0.12, "ut":0.10, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709893779.664717422}
{"VCS_COMP_START_TIME": 1709893779.664717422}
{"VCS_COMP_END_TIME": 1709893782.422623761}
{"VCS_USER_OPTIONS": "-R -sverilog tb_term.sv SME_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+SME.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays -l run_gate.log"}
{"vcs1": {"peak_mem": 285776}}
{"vcselab": {"peak_mem": 157024}}
