

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_394_3_VITIS_LOOP_395_4'
================================================================
* Date:           Wed Nov  3 22:44:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.794 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      364|      364|  1.456 us|  1.456 us|  364|  364|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_394_3_VITIS_LOOP_395_4  |      362|      362|         3|          1|          1|   361|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [GAT_compute.cc:394]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln394 = icmp_eq  i9 %indvar_flatten_load, i9 361" [GAT_compute.cc:394]   --->   Operation 34 'icmp' 'icmp_ln394' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.92ns)   --->   "%add_ln394_1 = add i9 %indvar_flatten_load, i9 1" [GAT_compute.cc:394]   --->   Operation 35 'add' 'add_ln394_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln394 = br i1 %icmp_ln394, void %.preheader, void %.exitStub" [GAT_compute.cc:394]   --->   Operation 36 'br' 'br_ln394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [GAT_compute.cc:395]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [GAT_compute.cc:394]   --->   Operation 38 'load' 'i_load' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.87ns)   --->   "%add_ln394 = add i5 %i_load, i5 1" [GAT_compute.cc:394]   --->   Operation 39 'add' 'add_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_394_3_VITIS_LOOP_395_4_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 361, i64 361, i64 361"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.87ns)   --->   "%icmp_ln395 = icmp_eq  i5 %j_load, i5 19" [GAT_compute.cc:395]   --->   Operation 42 'icmp' 'icmp_ln395' <Predicate = (!icmp_ln394)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%select_ln394 = select i1 %icmp_ln395, i5 0, i5 %j_load" [GAT_compute.cc:394]   --->   Operation 43 'select' 'select_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%select_ln394_1 = select i1 %icmp_ln395, i5 %add_ln394, i5 %i_load" [GAT_compute.cc:394]   --->   Operation 45 'select' 'select_ln394_1' <Predicate = (!icmp_ln394)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln394" [GAT_compute.cc:394]   --->   Operation 46 'zext' 'j_cast' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln395 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [GAT_compute.cc:395]   --->   Operation 47 'specloopname' 'specloopname_ln395' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%connectivity_mask_0_addr = getelementptr i32 %connectivity_mask_0, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 48 'getelementptr' 'connectivity_mask_0_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%connectivity_mask_1_addr = getelementptr i32 %connectivity_mask_1, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 49 'getelementptr' 'connectivity_mask_1_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%connectivity_mask_2_addr = getelementptr i32 %connectivity_mask_2, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 50 'getelementptr' 'connectivity_mask_2_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%connectivity_mask_3_addr = getelementptr i32 %connectivity_mask_3, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 51 'getelementptr' 'connectivity_mask_3_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%connectivity_mask_4_addr = getelementptr i32 %connectivity_mask_4, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 52 'getelementptr' 'connectivity_mask_4_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%connectivity_mask_5_addr = getelementptr i32 %connectivity_mask_5, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 53 'getelementptr' 'connectivity_mask_5_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%connectivity_mask_6_addr = getelementptr i32 %connectivity_mask_6, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 54 'getelementptr' 'connectivity_mask_6_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%connectivity_mask_7_addr = getelementptr i32 %connectivity_mask_7, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 55 'getelementptr' 'connectivity_mask_7_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%connectivity_mask_8_addr = getelementptr i32 %connectivity_mask_8, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 56 'getelementptr' 'connectivity_mask_8_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%connectivity_mask_9_addr = getelementptr i32 %connectivity_mask_9, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 57 'getelementptr' 'connectivity_mask_9_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%connectivity_mask_10_addr = getelementptr i32 %connectivity_mask_10, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 58 'getelementptr' 'connectivity_mask_10_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%connectivity_mask_11_addr = getelementptr i32 %connectivity_mask_11, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 59 'getelementptr' 'connectivity_mask_11_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%connectivity_mask_12_addr = getelementptr i32 %connectivity_mask_12, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 60 'getelementptr' 'connectivity_mask_12_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%connectivity_mask_13_addr = getelementptr i32 %connectivity_mask_13, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 61 'getelementptr' 'connectivity_mask_13_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%connectivity_mask_14_addr = getelementptr i32 %connectivity_mask_14, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 62 'getelementptr' 'connectivity_mask_14_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%connectivity_mask_15_addr = getelementptr i32 %connectivity_mask_15, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 63 'getelementptr' 'connectivity_mask_15_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%connectivity_mask_16_addr = getelementptr i32 %connectivity_mask_16, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 64 'getelementptr' 'connectivity_mask_16_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%connectivity_mask_17_addr = getelementptr i32 %connectivity_mask_17, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 65 'getelementptr' 'connectivity_mask_17_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%connectivity_mask_18_addr = getelementptr i32 %connectivity_mask_18, i64 0, i64 %j_cast" [GAT_compute.cc:396]   --->   Operation 66 'getelementptr' 'connectivity_mask_18_addr' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.87ns)   --->   "%switch_ln396 = switch i5 %select_ln394_1, void %branch218, i5 0, void %branch200, i5 1, void %branch201, i5 2, void %branch202, i5 3, void %branch203, i5 4, void %branch204, i5 5, void %branch205, i5 6, void %branch206, i5 7, void %branch207, i5 8, void %branch208, i5 9, void %branch209, i5 10, void %branch210, i5 11, void %branch211, i5 12, void %branch212, i5 13, void %branch213, i5 14, void %branch214, i5 15, void %branch215, i5 16, void %branch216, i5 17, void %branch217" [GAT_compute.cc:396]   --->   Operation 67 'switch' 'switch_ln396' <Predicate = (!icmp_ln394)> <Delay = 0.87>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%connectivity_mask_17_load = load i7 %connectivity_mask_17_addr" [GAT_compute.cc:396]   --->   Operation 68 'load' 'connectivity_mask_17_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%connectivity_mask_16_load = load i7 %connectivity_mask_16_addr" [GAT_compute.cc:396]   --->   Operation 69 'load' 'connectivity_mask_16_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%connectivity_mask_15_load = load i7 %connectivity_mask_15_addr" [GAT_compute.cc:396]   --->   Operation 70 'load' 'connectivity_mask_15_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%connectivity_mask_14_load = load i7 %connectivity_mask_14_addr" [GAT_compute.cc:396]   --->   Operation 71 'load' 'connectivity_mask_14_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%connectivity_mask_13_load = load i7 %connectivity_mask_13_addr" [GAT_compute.cc:396]   --->   Operation 72 'load' 'connectivity_mask_13_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%connectivity_mask_12_load = load i7 %connectivity_mask_12_addr" [GAT_compute.cc:396]   --->   Operation 73 'load' 'connectivity_mask_12_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%connectivity_mask_11_load = load i7 %connectivity_mask_11_addr" [GAT_compute.cc:396]   --->   Operation 74 'load' 'connectivity_mask_11_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%connectivity_mask_10_load = load i7 %connectivity_mask_10_addr" [GAT_compute.cc:396]   --->   Operation 75 'load' 'connectivity_mask_10_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 76 [2/2] (1.35ns)   --->   "%connectivity_mask_9_load = load i7 %connectivity_mask_9_addr" [GAT_compute.cc:396]   --->   Operation 76 'load' 'connectivity_mask_9_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 77 [2/2] (1.35ns)   --->   "%connectivity_mask_8_load = load i7 %connectivity_mask_8_addr" [GAT_compute.cc:396]   --->   Operation 77 'load' 'connectivity_mask_8_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 78 [2/2] (1.35ns)   --->   "%connectivity_mask_7_load = load i7 %connectivity_mask_7_addr" [GAT_compute.cc:396]   --->   Operation 78 'load' 'connectivity_mask_7_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 79 [2/2] (1.35ns)   --->   "%connectivity_mask_6_load = load i7 %connectivity_mask_6_addr" [GAT_compute.cc:396]   --->   Operation 79 'load' 'connectivity_mask_6_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 80 [2/2] (1.35ns)   --->   "%connectivity_mask_5_load = load i7 %connectivity_mask_5_addr" [GAT_compute.cc:396]   --->   Operation 80 'load' 'connectivity_mask_5_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 81 [2/2] (1.35ns)   --->   "%connectivity_mask_4_load = load i7 %connectivity_mask_4_addr" [GAT_compute.cc:396]   --->   Operation 81 'load' 'connectivity_mask_4_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 82 [2/2] (1.35ns)   --->   "%connectivity_mask_3_load = load i7 %connectivity_mask_3_addr" [GAT_compute.cc:396]   --->   Operation 82 'load' 'connectivity_mask_3_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 83 [2/2] (1.35ns)   --->   "%connectivity_mask_2_load = load i7 %connectivity_mask_2_addr" [GAT_compute.cc:396]   --->   Operation 83 'load' 'connectivity_mask_2_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%connectivity_mask_1_load = load i7 %connectivity_mask_1_addr" [GAT_compute.cc:396]   --->   Operation 84 'load' 'connectivity_mask_1_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%connectivity_mask_0_load = load i7 %connectivity_mask_0_addr" [GAT_compute.cc:396]   --->   Operation 85 'load' 'connectivity_mask_0_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%connectivity_mask_18_load = load i7 %connectivity_mask_18_addr" [GAT_compute.cc:396]   --->   Operation 86 'load' 'connectivity_mask_18_load' <Predicate = (!icmp_ln394 & select_ln394_1 != 0 & select_ln394_1 != 1 & select_ln394_1 != 2 & select_ln394_1 != 3 & select_ln394_1 != 4 & select_ln394_1 != 5 & select_ln394_1 != 6 & select_ln394_1 != 7 & select_ln394_1 != 8 & select_ln394_1 != 9 & select_ln394_1 != 10 & select_ln394_1 != 11 & select_ln394_1 != 12 & select_ln394_1 != 13 & select_ln394_1 != 14 & select_ln394_1 != 15 & select_ln394_1 != 16 & select_ln394_1 != 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 87 [1/1] (0.87ns)   --->   "%add_ln395 = add i5 %select_ln394, i5 1" [GAT_compute.cc:395]   --->   Operation 87 'add' 'add_ln395' <Predicate = (!icmp_ln394)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.48ns)   --->   "%store_ln394 = store i9 %add_ln394_1, i9 %indvar_flatten" [GAT_compute.cc:394]   --->   Operation 88 'store' 'store_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.48>
ST_1 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln394 = store i5 %select_ln394_1, i5 %i" [GAT_compute.cc:394]   --->   Operation 89 'store' 'store_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.48>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln395 = store i5 %add_ln395, i5 %j" [GAT_compute.cc:395]   --->   Operation 90 'store' 'store_ln395' <Predicate = (!icmp_ln394)> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln394)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 92 [1/2] (1.35ns)   --->   "%connectivity_mask_17_load = load i7 %connectivity_mask_17_addr" [GAT_compute.cc:396]   --->   Operation 92 'load' 'connectivity_mask_17_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 93 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 93 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 17)> <Delay = 0.88>
ST_2 : Operation 94 [1/2] (1.35ns)   --->   "%connectivity_mask_16_load = load i7 %connectivity_mask_16_addr" [GAT_compute.cc:396]   --->   Operation 94 'load' 'connectivity_mask_16_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 95 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 95 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 16)> <Delay = 0.88>
ST_2 : Operation 96 [1/2] (1.35ns)   --->   "%connectivity_mask_15_load = load i7 %connectivity_mask_15_addr" [GAT_compute.cc:396]   --->   Operation 96 'load' 'connectivity_mask_15_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 97 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 97 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 15)> <Delay = 0.88>
ST_2 : Operation 98 [1/2] (1.35ns)   --->   "%connectivity_mask_14_load = load i7 %connectivity_mask_14_addr" [GAT_compute.cc:396]   --->   Operation 98 'load' 'connectivity_mask_14_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 99 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 99 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 14)> <Delay = 0.88>
ST_2 : Operation 100 [1/2] (1.35ns)   --->   "%connectivity_mask_13_load = load i7 %connectivity_mask_13_addr" [GAT_compute.cc:396]   --->   Operation 100 'load' 'connectivity_mask_13_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 101 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 101 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 13)> <Delay = 0.88>
ST_2 : Operation 102 [1/2] (1.35ns)   --->   "%connectivity_mask_12_load = load i7 %connectivity_mask_12_addr" [GAT_compute.cc:396]   --->   Operation 102 'load' 'connectivity_mask_12_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 103 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 103 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 12)> <Delay = 0.88>
ST_2 : Operation 104 [1/2] (1.35ns)   --->   "%connectivity_mask_11_load = load i7 %connectivity_mask_11_addr" [GAT_compute.cc:396]   --->   Operation 104 'load' 'connectivity_mask_11_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 105 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 105 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 11)> <Delay = 0.88>
ST_2 : Operation 106 [1/2] (1.35ns)   --->   "%connectivity_mask_10_load = load i7 %connectivity_mask_10_addr" [GAT_compute.cc:396]   --->   Operation 106 'load' 'connectivity_mask_10_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 107 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 107 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 10)> <Delay = 0.88>
ST_2 : Operation 108 [1/2] (1.35ns)   --->   "%connectivity_mask_9_load = load i7 %connectivity_mask_9_addr" [GAT_compute.cc:396]   --->   Operation 108 'load' 'connectivity_mask_9_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 109 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 109 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 9)> <Delay = 0.88>
ST_2 : Operation 110 [1/2] (1.35ns)   --->   "%connectivity_mask_8_load = load i7 %connectivity_mask_8_addr" [GAT_compute.cc:396]   --->   Operation 110 'load' 'connectivity_mask_8_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 111 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 111 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 8)> <Delay = 0.88>
ST_2 : Operation 112 [1/2] (1.35ns)   --->   "%connectivity_mask_7_load = load i7 %connectivity_mask_7_addr" [GAT_compute.cc:396]   --->   Operation 112 'load' 'connectivity_mask_7_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 113 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 113 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 7)> <Delay = 0.88>
ST_2 : Operation 114 [1/2] (1.35ns)   --->   "%connectivity_mask_6_load = load i7 %connectivity_mask_6_addr" [GAT_compute.cc:396]   --->   Operation 114 'load' 'connectivity_mask_6_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 115 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 115 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 6)> <Delay = 0.88>
ST_2 : Operation 116 [1/2] (1.35ns)   --->   "%connectivity_mask_5_load = load i7 %connectivity_mask_5_addr" [GAT_compute.cc:396]   --->   Operation 116 'load' 'connectivity_mask_5_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 117 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 117 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 5)> <Delay = 0.88>
ST_2 : Operation 118 [1/2] (1.35ns)   --->   "%connectivity_mask_4_load = load i7 %connectivity_mask_4_addr" [GAT_compute.cc:396]   --->   Operation 118 'load' 'connectivity_mask_4_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 119 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 119 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 4)> <Delay = 0.88>
ST_2 : Operation 120 [1/2] (1.35ns)   --->   "%connectivity_mask_3_load = load i7 %connectivity_mask_3_addr" [GAT_compute.cc:396]   --->   Operation 120 'load' 'connectivity_mask_3_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 121 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 121 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 3)> <Delay = 0.88>
ST_2 : Operation 122 [1/2] (1.35ns)   --->   "%connectivity_mask_2_load = load i7 %connectivity_mask_2_addr" [GAT_compute.cc:396]   --->   Operation 122 'load' 'connectivity_mask_2_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 123 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 123 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 2)> <Delay = 0.88>
ST_2 : Operation 124 [1/2] (1.35ns)   --->   "%connectivity_mask_1_load = load i7 %connectivity_mask_1_addr" [GAT_compute.cc:396]   --->   Operation 124 'load' 'connectivity_mask_1_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 125 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 125 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 1)> <Delay = 0.88>
ST_2 : Operation 126 [1/2] (1.35ns)   --->   "%connectivity_mask_0_load = load i7 %connectivity_mask_0_addr" [GAT_compute.cc:396]   --->   Operation 126 'load' 'connectivity_mask_0_load' <Predicate = (!icmp_ln394 & select_ln394_1 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 127 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 127 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 == 0)> <Delay = 0.88>
ST_2 : Operation 128 [1/2] (1.35ns)   --->   "%connectivity_mask_18_load = load i7 %connectivity_mask_18_addr" [GAT_compute.cc:396]   --->   Operation 128 'load' 'connectivity_mask_18_load' <Predicate = (!icmp_ln394 & select_ln394_1 != 0 & select_ln394_1 != 1 & select_ln394_1 != 2 & select_ln394_1 != 3 & select_ln394_1 != 4 & select_ln394_1 != 5 & select_ln394_1 != 6 & select_ln394_1 != 7 & select_ln394_1 != 8 & select_ln394_1 != 9 & select_ln394_1 != 10 & select_ln394_1 != 11 & select_ln394_1 != 12 & select_ln394_1 != 13 & select_ln394_1 != 14 & select_ln394_1 != 15 & select_ln394_1 != 16 & select_ln394_1 != 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 129 [1/1] (0.88ns)   --->   "%br_ln396 = br void %.split100" [GAT_compute.cc:396]   --->   Operation 129 'br' 'br_ln396' <Predicate = (!icmp_ln394 & select_ln394_1 != 0 & select_ln394_1 != 1 & select_ln394_1 != 2 & select_ln394_1 != 3 & select_ln394_1 != 4 & select_ln394_1 != 5 & select_ln394_1 != 6 & select_ln394_1 != 7 & select_ln394_1 != 8 & select_ln394_1 != 9 & select_ln394_1 != 10 & select_ln394_1 != 11 & select_ln394_1 != 12 & select_ln394_1 != 13 & select_ln394_1 != 14 & select_ln394_1 != 15 & select_ln394_1 != 16 & select_ln394_1 != 17)> <Delay = 0.88>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 216 'ret' 'ret_ln0' <Predicate = (icmp_ln394)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%phi_ln396 = phi i32 %connectivity_mask_0_load, void %branch200, i32 %connectivity_mask_1_load, void %branch201, i32 %connectivity_mask_2_load, void %branch202, i32 %connectivity_mask_3_load, void %branch203, i32 %connectivity_mask_4_load, void %branch204, i32 %connectivity_mask_5_load, void %branch205, i32 %connectivity_mask_6_load, void %branch206, i32 %connectivity_mask_7_load, void %branch207, i32 %connectivity_mask_8_load, void %branch208, i32 %connectivity_mask_9_load, void %branch209, i32 %connectivity_mask_10_load, void %branch210, i32 %connectivity_mask_11_load, void %branch211, i32 %connectivity_mask_12_load, void %branch212, i32 %connectivity_mask_13_load, void %branch213, i32 %connectivity_mask_14_load, void %branch214, i32 %connectivity_mask_15_load, void %branch215, i32 %connectivity_mask_16_load, void %branch216, i32 %connectivity_mask_17_load, void %branch217, i32 %connectivity_mask_18_load, void %branch218" [GAT_compute.cc:396]   --->   Operation 130 'phi' 'phi_ln396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.11ns)   --->   "%icmp_ln396 = icmp_eq  i32 %phi_ln396, i32 0" [GAT_compute.cc:396]   --->   Operation 131 'icmp' 'icmp_ln396' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln396 = br i1 %icmp_ln396, void, void" [GAT_compute.cc:396]   --->   Operation 132 'br' 'br_ln396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.11ns)   --->   "%icmp_ln398 = icmp_sgt  i32 %phi_ln396, i32 0" [GAT_compute.cc:398]   --->   Operation 133 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln396)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %._crit_edge, void" [GAT_compute.cc:398]   --->   Operation 134 'br' 'br_ln398' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.87ns)   --->   "%switch_ln399 = switch i5 %select_ln394_1, void %branch18, i5 0, void %branch0, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17" [GAT_compute.cc:399]   --->   Operation 135 'switch' 'switch_ln399' <Predicate = (!icmp_ln396 & icmp_ln398)> <Delay = 0.87>
ST_3 : Operation 136 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_17_addr" [GAT_compute.cc:399]   --->   Operation 136 'store' 'store_ln399' <Predicate = (select_ln394_1 == 17 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 137 'br' 'br_ln399' <Predicate = (select_ln394_1 == 17 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_16_addr" [GAT_compute.cc:399]   --->   Operation 138 'store' 'store_ln399' <Predicate = (select_ln394_1 == 16 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 139 'br' 'br_ln399' <Predicate = (select_ln394_1 == 16 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_15_addr" [GAT_compute.cc:399]   --->   Operation 140 'store' 'store_ln399' <Predicate = (select_ln394_1 == 15 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 141 'br' 'br_ln399' <Predicate = (select_ln394_1 == 15 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_14_addr" [GAT_compute.cc:399]   --->   Operation 142 'store' 'store_ln399' <Predicate = (select_ln394_1 == 14 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 143 'br' 'br_ln399' <Predicate = (select_ln394_1 == 14 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_13_addr" [GAT_compute.cc:399]   --->   Operation 144 'store' 'store_ln399' <Predicate = (select_ln394_1 == 13 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 145 'br' 'br_ln399' <Predicate = (select_ln394_1 == 13 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_12_addr" [GAT_compute.cc:399]   --->   Operation 146 'store' 'store_ln399' <Predicate = (select_ln394_1 == 12 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 147 'br' 'br_ln399' <Predicate = (select_ln394_1 == 12 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_11_addr" [GAT_compute.cc:399]   --->   Operation 148 'store' 'store_ln399' <Predicate = (select_ln394_1 == 11 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 149 'br' 'br_ln399' <Predicate = (select_ln394_1 == 11 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_10_addr" [GAT_compute.cc:399]   --->   Operation 150 'store' 'store_ln399' <Predicate = (select_ln394_1 == 10 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 151 'br' 'br_ln399' <Predicate = (select_ln394_1 == 10 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_9_addr" [GAT_compute.cc:399]   --->   Operation 152 'store' 'store_ln399' <Predicate = (select_ln394_1 == 9 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 153 'br' 'br_ln399' <Predicate = (select_ln394_1 == 9 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_8_addr" [GAT_compute.cc:399]   --->   Operation 154 'store' 'store_ln399' <Predicate = (select_ln394_1 == 8 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 155 'br' 'br_ln399' <Predicate = (select_ln394_1 == 8 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_7_addr" [GAT_compute.cc:399]   --->   Operation 156 'store' 'store_ln399' <Predicate = (select_ln394_1 == 7 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 157 'br' 'br_ln399' <Predicate = (select_ln394_1 == 7 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_6_addr" [GAT_compute.cc:399]   --->   Operation 158 'store' 'store_ln399' <Predicate = (select_ln394_1 == 6 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 159 'br' 'br_ln399' <Predicate = (select_ln394_1 == 6 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_5_addr" [GAT_compute.cc:399]   --->   Operation 160 'store' 'store_ln399' <Predicate = (select_ln394_1 == 5 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 161 'br' 'br_ln399' <Predicate = (select_ln394_1 == 5 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_4_addr" [GAT_compute.cc:399]   --->   Operation 162 'store' 'store_ln399' <Predicate = (select_ln394_1 == 4 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 163 'br' 'br_ln399' <Predicate = (select_ln394_1 == 4 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_3_addr" [GAT_compute.cc:399]   --->   Operation 164 'store' 'store_ln399' <Predicate = (select_ln394_1 == 3 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 165 'br' 'br_ln399' <Predicate = (select_ln394_1 == 3 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_2_addr" [GAT_compute.cc:399]   --->   Operation 166 'store' 'store_ln399' <Predicate = (select_ln394_1 == 2 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 167 'br' 'br_ln399' <Predicate = (select_ln394_1 == 2 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_1_addr" [GAT_compute.cc:399]   --->   Operation 168 'store' 'store_ln399' <Predicate = (select_ln394_1 == 1 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 169 'br' 'br_ln399' <Predicate = (select_ln394_1 == 1 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_0_addr" [GAT_compute.cc:399]   --->   Operation 170 'store' 'store_ln399' <Predicate = (select_ln394_1 == 0 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 171 'br' 'br_ln399' <Predicate = (select_ln394_1 == 0 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln399 = store i32 0, i7 %connectivity_mask_18_addr" [GAT_compute.cc:399]   --->   Operation 172 'store' 'store_ln399' <Predicate = (select_ln394_1 != 0 & select_ln394_1 != 1 & select_ln394_1 != 2 & select_ln394_1 != 3 & select_ln394_1 != 4 & select_ln394_1 != 5 & select_ln394_1 != 6 & select_ln394_1 != 7 & select_ln394_1 != 8 & select_ln394_1 != 9 & select_ln394_1 != 10 & select_ln394_1 != 11 & select_ln394_1 != 12 & select_ln394_1 != 13 & select_ln394_1 != 14 & select_ln394_1 != 15 & select_ln394_1 != 16 & select_ln394_1 != 17 & !icmp_ln396 & icmp_ln398)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln399 = br void" [GAT_compute.cc:399]   --->   Operation 173 'br' 'br_ln399' <Predicate = (select_ln394_1 != 0 & select_ln394_1 != 1 & select_ln394_1 != 2 & select_ln394_1 != 3 & select_ln394_1 != 4 & select_ln394_1 != 5 & select_ln394_1 != 6 & select_ln394_1 != 7 & select_ln394_1 != 8 & select_ln394_1 != 9 & select_ln394_1 != 10 & select_ln394_1 != 11 & select_ln394_1 != 12 & select_ln394_1 != 13 & select_ln394_1 != 14 & select_ln394_1 != 15 & select_ln394_1 != 16 & select_ln394_1 != 17 & !icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln400 = br void %._crit_edge" [GAT_compute.cc:400]   --->   Operation 174 'br' 'br_ln400' <Predicate = (!icmp_ln396 & icmp_ln398)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.87ns)   --->   "%switch_ln397 = switch i5 %select_ln394_1, void %branch118, i5 0, void %branch100, i5 1, void %branch101, i5 2, void %branch102, i5 3, void %branch103, i5 4, void %branch104, i5 5, void %branch105, i5 6, void %branch106, i5 7, void %branch107, i5 8, void %branch108, i5 9, void %branch109, i5 10, void %branch110, i5 11, void %branch111, i5 12, void %branch112, i5 13, void %branch113, i5 14, void %branch114, i5 15, void %branch115, i5 16, void %branch116, i5 17, void %branch117" [GAT_compute.cc:397]   --->   Operation 176 'switch' 'switch_ln397' <Predicate = (icmp_ln396)> <Delay = 0.87>
ST_3 : Operation 177 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_17_addr" [GAT_compute.cc:397]   --->   Operation 177 'store' 'store_ln397' <Predicate = (select_ln394_1 == 17 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 178 'br' 'br_ln397' <Predicate = (select_ln394_1 == 17 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_16_addr" [GAT_compute.cc:397]   --->   Operation 179 'store' 'store_ln397' <Predicate = (select_ln394_1 == 16 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 180 'br' 'br_ln397' <Predicate = (select_ln394_1 == 16 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_15_addr" [GAT_compute.cc:397]   --->   Operation 181 'store' 'store_ln397' <Predicate = (select_ln394_1 == 15 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 182 'br' 'br_ln397' <Predicate = (select_ln394_1 == 15 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_14_addr" [GAT_compute.cc:397]   --->   Operation 183 'store' 'store_ln397' <Predicate = (select_ln394_1 == 14 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 184 'br' 'br_ln397' <Predicate = (select_ln394_1 == 14 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_13_addr" [GAT_compute.cc:397]   --->   Operation 185 'store' 'store_ln397' <Predicate = (select_ln394_1 == 13 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 186 'br' 'br_ln397' <Predicate = (select_ln394_1 == 13 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_12_addr" [GAT_compute.cc:397]   --->   Operation 187 'store' 'store_ln397' <Predicate = (select_ln394_1 == 12 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 188 'br' 'br_ln397' <Predicate = (select_ln394_1 == 12 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_11_addr" [GAT_compute.cc:397]   --->   Operation 189 'store' 'store_ln397' <Predicate = (select_ln394_1 == 11 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 190 'br' 'br_ln397' <Predicate = (select_ln394_1 == 11 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_10_addr" [GAT_compute.cc:397]   --->   Operation 191 'store' 'store_ln397' <Predicate = (select_ln394_1 == 10 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 192 'br' 'br_ln397' <Predicate = (select_ln394_1 == 10 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_9_addr" [GAT_compute.cc:397]   --->   Operation 193 'store' 'store_ln397' <Predicate = (select_ln394_1 == 9 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 194 'br' 'br_ln397' <Predicate = (select_ln394_1 == 9 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_8_addr" [GAT_compute.cc:397]   --->   Operation 195 'store' 'store_ln397' <Predicate = (select_ln394_1 == 8 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 196 'br' 'br_ln397' <Predicate = (select_ln394_1 == 8 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_7_addr" [GAT_compute.cc:397]   --->   Operation 197 'store' 'store_ln397' <Predicate = (select_ln394_1 == 7 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 198 'br' 'br_ln397' <Predicate = (select_ln394_1 == 7 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_6_addr" [GAT_compute.cc:397]   --->   Operation 199 'store' 'store_ln397' <Predicate = (select_ln394_1 == 6 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 200 'br' 'br_ln397' <Predicate = (select_ln394_1 == 6 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_5_addr" [GAT_compute.cc:397]   --->   Operation 201 'store' 'store_ln397' <Predicate = (select_ln394_1 == 5 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 202 'br' 'br_ln397' <Predicate = (select_ln394_1 == 5 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_4_addr" [GAT_compute.cc:397]   --->   Operation 203 'store' 'store_ln397' <Predicate = (select_ln394_1 == 4 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 204 'br' 'br_ln397' <Predicate = (select_ln394_1 == 4 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_3_addr" [GAT_compute.cc:397]   --->   Operation 205 'store' 'store_ln397' <Predicate = (select_ln394_1 == 3 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 206 'br' 'br_ln397' <Predicate = (select_ln394_1 == 3 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_2_addr" [GAT_compute.cc:397]   --->   Operation 207 'store' 'store_ln397' <Predicate = (select_ln394_1 == 2 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 208 'br' 'br_ln397' <Predicate = (select_ln394_1 == 2 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_1_addr" [GAT_compute.cc:397]   --->   Operation 209 'store' 'store_ln397' <Predicate = (select_ln394_1 == 1 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 210 'br' 'br_ln397' <Predicate = (select_ln394_1 == 1 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_0_addr" [GAT_compute.cc:397]   --->   Operation 211 'store' 'store_ln397' <Predicate = (select_ln394_1 == 0 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 212 'br' 'br_ln397' <Predicate = (select_ln394_1 == 0 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.35ns)   --->   "%store_ln397 = store i32 2147483648, i7 %connectivity_mask_18_addr" [GAT_compute.cc:397]   --->   Operation 213 'store' 'store_ln397' <Predicate = (select_ln394_1 != 0 & select_ln394_1 != 1 & select_ln394_1 != 2 & select_ln394_1 != 3 & select_ln394_1 != 4 & select_ln394_1 != 5 & select_ln394_1 != 6 & select_ln394_1 != 7 & select_ln394_1 != 8 & select_ln394_1 != 9 & select_ln394_1 != 10 & select_ln394_1 != 11 & select_ln394_1 != 12 & select_ln394_1 != 13 & select_ln394_1 != 14 & select_ln394_1 != 15 & select_ln394_1 != 16 & select_ln394_1 != 17 & icmp_ln396)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln397 = br void" [GAT_compute.cc:397]   --->   Operation 214 'br' 'br_ln397' <Predicate = (select_ln394_1 != 0 & select_ln394_1 != 1 & select_ln394_1 != 2 & select_ln394_1 != 3 & select_ln394_1 != 4 & select_ln394_1 != 5 & select_ln394_1 != 6 & select_ln394_1 != 7 & select_ln394_1 != 8 & select_ln394_1 != 9 & select_ln394_1 != 10 & select_ln394_1 != 11 & select_ln394_1 != 12 & select_ln394_1 != 13 & select_ln394_1 != 14 & select_ln394_1 != 15 & select_ln394_1 != 16 & select_ln394_1 != 17 & icmp_ln396)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln398 = br void" [GAT_compute.cc:398]   --->   Operation 215 'br' 'br_ln398' <Predicate = (icmp_ln396)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.72ns
The critical path consists of the following:
	'alloca' operation ('j') [20]  (0 ns)
	'load' operation ('j_load', GAT_compute.cc:395) on local variable 'j' [53]  (0 ns)
	'icmp' operation ('icmp_ln395', GAT_compute.cc:395) [58]  (0.877 ns)
	'select' operation ('select_ln394', GAT_compute.cc:394) [59]  (0.48 ns)
	'add' operation ('add_ln395', GAT_compute.cc:395) [273]  (0.878 ns)
	'store' operation ('store_ln395', GAT_compute.cc:395) of variable 'add_ln395', GAT_compute.cc:395 on local variable 'j' [276]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'load' operation ('connectivity_mask_5_load', GAT_compute.cc:396) on array 'connectivity_mask_5' [121]  (1.35 ns)

 <State 3>: 2.79ns
The critical path consists of the following:
	'store' operation ('store_ln399', GAT_compute.cc:399) of constant 0 on array 'connectivity_mask_16' [154]  (1.35 ns)
	blocking operation 1.44 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
