{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 13:54:43 2019 " "Info: Processing started: Mon Apr 22 13:54:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off i2c_slave -c i2c_slave --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off i2c_slave -c i2c_slave --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SCL " "Info: Assuming node \"SCL\" is an undefined clock" {  } { { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 39 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SDA " "Info: Assuming node \"SDA\" is an undefined clock" {  } { { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 41 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCL register input_shift\[4\] register output_control 186.29 MHz 5.368 ns Internal " "Info: Clock \"SCL\" has Internal fmax of 186.29 MHz between source register \"input_shift\[4\]\" and destination register \"output_control\" (period= 5.368 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.467 ns + Longest register register " "Info: + Longest register to register delay is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_shift\[4\] 1 REG LCFF_X63_Y18_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y18_N21; Fanout = 8; REG Node = 'input_shift\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_shift[4] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.398 ns) 0.737 ns state~43 2 COMB LCCOMB_X63_Y18_N8 2 " "Info: 2: + IC(0.339 ns) + CELL(0.398 ns) = 0.737 ns; Loc. = LCCOMB_X63_Y18_N8; Fanout = 2; COMB Node = 'state~43'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { input_shift[4] state~43 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.150 ns) 1.331 ns state~44 3 COMB LCCOMB_X63_Y18_N26 2 " "Info: 3: + IC(0.444 ns) + CELL(0.150 ns) = 1.331 ns; Loc. = LCCOMB_X63_Y18_N26; Fanout = 2; COMB Node = 'state~44'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { state~43 state~44 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 1.737 ns output_control~11 4 COMB LCCOMB_X63_Y18_N2 1 " "Info: 4: + IC(0.256 ns) + CELL(0.150 ns) = 1.737 ns; Loc. = LCCOMB_X63_Y18_N2; Fanout = 1; COMB Node = 'output_control~11'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { state~44 output_control~11 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.385 ns) 2.383 ns output_control~14 5 COMB LCCOMB_X63_Y18_N16 1 " "Info: 5: + IC(0.261 ns) + CELL(0.385 ns) = 2.383 ns; Loc. = LCCOMB_X63_Y18_N16; Fanout = 1; COMB Node = 'output_control~14'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { output_control~11 output_control~14 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.467 ns output_control 6 REG LCFF_X63_Y18_N17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.467 ns; Loc. = LCFF_X63_Y18_N17; Fanout = 1; REG Node = 'output_control'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { output_control~14 output_control } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 47.30 % ) " "Info: Total cell delay = 1.167 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 52.70 % ) " "Info: Total interconnect delay = 1.300 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { input_shift[4] state~43 state~44 output_control~11 output_control~14 output_control } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { input_shift[4] {} state~43 {} state~44 {} output_control~11 {} output_control~14 {} output_control {} } { 0.000ns 0.339ns 0.444ns 0.256ns 0.261ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.385ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCL destination 3.242 ns + Shortest register " "Info: + Shortest clock path from clock \"SCL\" to destination register is 3.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns SCL 1 CLK PIN_D25 70 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 70; CLK Node = 'SCL'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.537 ns) 3.242 ns output_control 2 REG LCFF_X63_Y18_N17 1 " "Info: 2: + IC(1.833 ns) + CELL(0.537 ns) = 3.242 ns; Loc. = LCFF_X63_Y18_N17; Fanout = 1; REG Node = 'output_control'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { SCL output_control } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 43.46 % ) " "Info: Total cell delay = 1.409 ns ( 43.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.833 ns ( 56.54 % ) " "Info: Total interconnect delay = 1.833 ns ( 56.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { SCL output_control } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.242 ns" { SCL {} SCL~combout {} output_control {} } { 0.000ns 0.000ns 1.833ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCL source 3.245 ns - Longest register " "Info: - Longest clock path from clock \"SCL\" to source register is 3.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns SCL 1 CLK PIN_D25 70 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 70; CLK Node = 'SCL'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.537 ns) 3.245 ns input_shift\[4\] 2 REG LCFF_X63_Y18_N21 8 " "Info: 2: + IC(1.836 ns) + CELL(0.537 ns) = 3.245 ns; Loc. = LCFF_X63_Y18_N21; Fanout = 8; REG Node = 'input_shift\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { SCL input_shift[4] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 43.42 % ) " "Info: Total cell delay = 1.409 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 56.58 % ) " "Info: Total interconnect delay = 1.836 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { SCL input_shift[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.245 ns" { SCL {} SCL~combout {} input_shift[4] {} } { 0.000ns 0.000ns 1.836ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { SCL output_control } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.242 ns" { SCL {} SCL~combout {} output_control {} } { 0.000ns 0.000ns 1.833ns } { 0.000ns 0.872ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { SCL input_shift[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.245 ns" { SCL {} SCL~combout {} input_shift[4] {} } { 0.000ns 0.000ns 1.836ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 150 -1 0 } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 64 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { input_shift[4] state~43 state~44 output_control~11 output_control~14 output_control } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { input_shift[4] {} state~43 {} state~44 {} output_control~11 {} output_control~14 {} output_control {} } { 0.000ns 0.339ns 0.444ns 0.256ns 0.261ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.385ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { SCL output_control } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.242 ns" { SCL {} SCL~combout {} output_control {} } { 0.000ns 0.000ns 1.833ns } { 0.000ns 0.872ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { SCL input_shift[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.245 ns" { SCL {} SCL~combout {} input_shift[4] {} } { 0.000ns 0.000ns 1.836ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SDA " "Info: No valid register-to-register data paths exist for clock \"SDA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "start_detect SCL SDA 4.304 ns register " "Info: tsu for register \"start_detect\" (data pin = \"SCL\", clock pin = \"SDA\") is 4.304 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.360 ns + Longest pin register " "Info: + Longest pin to register delay is 7.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns SCL 1 CLK PIN_D25 70 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 70; CLK Node = 'SCL'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.122 ns) + CELL(0.366 ns) 7.360 ns start_detect 2 REG LCFF_X64_Y18_N19 25 " "Info: 2: + IC(6.122 ns) + CELL(0.366 ns) = 7.360 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 25; REG Node = 'start_detect'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { SCL start_detect } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 16.82 % ) " "Info: Total cell delay = 1.238 ns ( 16.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.122 ns ( 83.18 % ) " "Info: Total interconnect delay = 6.122 ns ( 83.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.360 ns" { SCL start_detect } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.360 ns" { SCL {} SCL~combout {} start_detect {} } { 0.000ns 0.000ns 6.122ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDA destination 3.020 ns - Shortest register " "Info: - Shortest clock path from clock \"SDA\" to destination register is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDA 1 CLK PIN_J22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J22; Fanout = 1; CLK Node = 'SDA'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SDA~1 2 COMB IOC_X65_Y31_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y31_N2; Fanout = 4; COMB Node = 'SDA~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { SDA SDA~1 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.537 ns) 3.020 ns start_detect 3 REG LCFF_X64_Y18_N19 25 " "Info: 3: + IC(1.651 ns) + CELL(0.537 ns) = 3.020 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 25; REG Node = 'start_detect'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { SDA~1 start_detect } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 45.33 % ) " "Info: Total cell delay = 1.369 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.651 ns ( 54.67 % ) " "Info: Total interconnect delay = 1.651 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { SDA SDA~1 start_detect } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { SDA {} SDA~1 {} start_detect {} } { 0.000ns 0.000ns 1.651ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.360 ns" { SCL start_detect } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.360 ns" { SCL {} SCL~combout {} start_detect {} } { 0.000ns 0.000ns 6.122ns } { 0.000ns 0.872ns 0.366ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { SDA SDA~1 start_detect } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.020 ns" { SDA {} SDA~1 {} start_detect {} } { 0.000ns 0.000ns 1.651ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SCL LEDR\[14\] bit_counter\[0\] 10.181 ns register " "Info: tco from clock \"SCL\" to destination pin \"LEDR\[14\]\" through register \"bit_counter\[0\]\" is 10.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCL source 3.190 ns + Longest register " "Info: + Longest clock path from clock \"SCL\" to source register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns SCL 1 CLK PIN_D25 70 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 70; CLK Node = 'SCL'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.537 ns) 3.190 ns bit_counter\[0\] 2 REG LCFF_X62_Y18_N15 6 " "Info: 2: + IC(1.781 ns) + CELL(0.537 ns) = 3.190 ns; Loc. = LCFF_X62_Y18_N15; Fanout = 6; REG Node = 'bit_counter\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { SCL bit_counter[0] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 44.17 % ) " "Info: Total cell delay = 1.409 ns ( 44.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.781 ns ( 55.83 % ) " "Info: Total interconnect delay = 1.781 ns ( 55.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { SCL bit_counter[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { SCL {} SCL~combout {} bit_counter[0] {} } { 0.000ns 0.000ns 1.781ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 142 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.741 ns + Longest register pin " "Info: + Longest register to pin delay is 6.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bit_counter\[0\] 1 REG LCFF_X62_Y18_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y18_N15; Fanout = 6; REG Node = 'bit_counter\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_counter[0] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.943 ns) + CELL(2.798 ns) 6.741 ns LEDR\[14\] 2 PIN PIN_AF13 0 " "Info: 2: + IC(3.943 ns) + CELL(2.798 ns) = 6.741 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'LEDR\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { bit_counter[0] LEDR[14] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 41.51 % ) " "Info: Total cell delay = 2.798 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.943 ns ( 58.49 % ) " "Info: Total interconnect delay = 3.943 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { bit_counter[0] LEDR[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { bit_counter[0] {} LEDR[14] {} } { 0.000ns 3.943ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { SCL bit_counter[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { SCL {} SCL~combout {} bit_counter[0] {} } { 0.000ns 0.000ns 1.781ns } { 0.000ns 0.872ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { bit_counter[0] LEDR[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { bit_counter[0] {} LEDR[14] {} } { 0.000ns 3.943ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW_1 LEDR\[10\] 5.901 ns Longest " "Info: Longest tpd from source pin \"SW_1\" to destination pin \"LEDR\[10\]\" is 5.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW_1 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'SW_1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_1 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.124 ns) + CELL(2.778 ns) 5.901 ns LEDR\[10\] 2 PIN PIN_AA13 0 " "Info: 2: + IC(2.124 ns) + CELL(2.778 ns) = 5.901 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'LEDR\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { SW_1 LEDR[10] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 64.01 % ) " "Info: Total cell delay = 3.777 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.124 ns ( 35.99 % ) " "Info: Total interconnect delay = 2.124 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.901 ns" { SW_1 LEDR[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "5.901 ns" { SW_1 {} SW_1~combout {} LEDR[10] {} } { 0.000ns 0.000ns 2.124ns } { 0.000ns 0.999ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_shift\[0\] SDA SCL -3.469 ns register " "Info: th for register \"input_shift\[0\]\" (data pin = \"SDA\", clock pin = \"SCL\") is -3.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCL destination 3.337 ns + Longest register " "Info: + Longest clock path from clock \"SCL\" to destination register is 3.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns SCL 1 CLK PIN_D25 70 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 70; CLK Node = 'SCL'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.537 ns) 3.337 ns input_shift\[0\] 2 REG LCFF_X64_Y18_N15 9 " "Info: 2: + IC(1.928 ns) + CELL(0.537 ns) = 3.337 ns; Loc. = LCFF_X64_Y18_N15; Fanout = 9; REG Node = 'input_shift\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { SCL input_shift[0] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 42.22 % ) " "Info: Total cell delay = 1.409 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns ( 57.78 % ) " "Info: Total interconnect delay = 1.928 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { SCL input_shift[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { SCL {} SCL~combout {} input_shift[0] {} } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 150 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.072 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDA 1 CLK PIN_J22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J22; Fanout = 1; CLK Node = 'SDA'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SDA~1 2 COMB IOC_X65_Y31_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y31_N2; Fanout = 4; COMB Node = 'SDA~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { SDA SDA~1 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.736 ns) + CELL(0.420 ns) 6.988 ns input_shift\[0\]~7 3 COMB LCCOMB_X64_Y18_N14 1 " "Info: 3: + IC(5.736 ns) + CELL(0.420 ns) = 6.988 ns; Loc. = LCCOMB_X64_Y18_N14; Fanout = 1; COMB Node = 'input_shift\[0\]~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { SDA~1 input_shift[0]~7 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.072 ns input_shift\[0\] 4 REG LCFF_X64_Y18_N15 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.072 ns; Loc. = LCFF_X64_Y18_N15; Fanout = 9; REG Node = 'input_shift\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { input_shift[0]~7 input_shift[0] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/Users/Dell/Desktop/i2c_slave/i2c.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 18.89 % ) " "Info: Total cell delay = 1.336 ns ( 18.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.736 ns ( 81.11 % ) " "Info: Total interconnect delay = 5.736 ns ( 81.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.072 ns" { SDA SDA~1 input_shift[0]~7 input_shift[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.072 ns" { SDA {} SDA~1 {} input_shift[0]~7 {} input_shift[0] {} } { 0.000ns 0.000ns 5.736ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { SCL input_shift[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { SCL {} SCL~combout {} input_shift[0] {} } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.872ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.072 ns" { SDA SDA~1 input_shift[0]~7 input_shift[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.072 ns" { SDA {} SDA~1 {} input_shift[0]~7 {} input_shift[0] {} } { 0.000ns 0.000ns 5.736ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 13:54:44 2019 " "Info: Processing ended: Mon Apr 22 13:54:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
