
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_1__1_
die area:    ( 0 0 ) ( 114840 125560 )
trackPts:    12
defvias:     4
#components: 2175
#terminals:  86
#snets:      2
#nets:       443

reading guide ...

#guides:     4580
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 34

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 19340
mcon shape region query size = 528
met1 shape region query size = 6247
via shape region query size = 392
met2 shape region query size = 236
via2 shape region query size = 392
met3 shape region query size = 240
via3 shape region query size = 392
met4 shape region query size = 113
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
Error: no ap for PIN/VPWR
Error: no ap for PIN/VGND
  complete 38 pins
  complete 28 unique inst patterns
  complete 843 groups
Expt1 runtime (pin-level access point gen): 0.310516
Expt2 runtime (design-level access pattern gen): 0.093962
#scanned instances     = 2175
#unique  instances     = 34
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1652
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 11.49 (MB), peak = 11.66 (MB)

post process guides ...
GCELLGRID X -1 DO 18 STEP 6900 ;
GCELLGRID Y -1 DO 16 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 1111
mcon guide region query size = 0
met1 guide region query size = 958
via guide region query size = 0
met2 guide region query size = 860
via2 guide region query size = 0
met3 guide region query size = 408
via3 guide region query size = 0
met4 guide region query size = 10
via4 guide region query size = 0
met5 guide region query size = 5

init gr pin query ...


start track assignment
Done with 1981 vertical wires in 1 frboxes and 1371 horizontal wires in 1 frboxes.
Done with 334 vertical wires in 1 frboxes and 259 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17.84 (MB), peak = 23.35 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/final//results/routing/sb_1__1_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17.90 (MB), peak = 23.35 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 29.18 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 32.68 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 31.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 30.18 (MB)
    completing 50% with 191 violations
    elapsed time = 00:00:02, memory = 33.45 (MB)
    completing 60% with 191 violations
    elapsed time = 00:00:03, memory = 34.21 (MB)
    completing 70% with 234 violations
    elapsed time = 00:00:04, memory = 53.79 (MB)
    completing 80% with 234 violations
    elapsed time = 00:00:05, memory = 50.42 (MB)
    completing 90% with 256 violations
    elapsed time = 00:00:08, memory = 45.48 (MB)
    completing 100% with 176 violations
    elapsed time = 00:00:08, memory = 29.24 (MB)
  number of violations = 295
cpu time = 00:00:10, elapsed time = 00:00:09, memory = 369.26 (MB), peak = 381.07 (MB)
total wire length = 18353 um
total wire length on LAYER li1 = 8 um
total wire length on LAYER met1 = 3485 um
total wire length on LAYER met2 = 8306 um
total wire length on LAYER met3 = 6304 um
total wire length on LAYER met4 = 37 um
total wire length on LAYER met5 = 211 um
total number of vias = 3636
up-via summary (total 3636):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1545
           met2     583
           met3      10
           met4      10
-----------------------
                   3636


start 1st optimization iteration ...
    completing 10% with 295 violations
    elapsed time = 00:00:00, memory = 386.09 (MB)
    completing 20% with 295 violations
    elapsed time = 00:00:00, memory = 387.38 (MB)
    completing 30% with 295 violations
    elapsed time = 00:00:00, memory = 388.15 (MB)
    completing 40% with 295 violations
    elapsed time = 00:00:00, memory = 388.57 (MB)
    completing 50% with 239 violations
    elapsed time = 00:00:00, memory = 382.01 (MB)
    completing 60% with 239 violations
    elapsed time = 00:00:00, memory = 381.81 (MB)
    completing 70% with 210 violations
    elapsed time = 00:00:02, memory = 397.13 (MB)
    completing 80% with 210 violations
    elapsed time = 00:00:02, memory = 393.02 (MB)
    completing 90% with 149 violations
    elapsed time = 00:00:07, memory = 391.79 (MB)
    completing 100% with 88 violations
    elapsed time = 00:00:07, memory = 369.27 (MB)
  number of violations = 88
cpu time = 00:00:09, elapsed time = 00:00:07, memory = 380.93 (MB), peak = 400.77 (MB)
total wire length = 18194 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3511 um
total wire length on LAYER met2 = 8385 um
total wire length on LAYER met3 = 6056 um
total wire length on LAYER met4 = 32 um
total wire length on LAYER met5 = 206 um
total number of vias = 3583
up-via summary (total 3583):

-----------------------
 FR_MASTERSLICE       0
            li1    1482
           met1    1562
           met2     519
           met3      10
           met4      10
-----------------------
                   3583


start 2nd optimization iteration ...
    completing 10% with 88 violations
    elapsed time = 00:00:00, memory = 393.91 (MB)
    completing 20% with 88 violations
    elapsed time = 00:00:00, memory = 396.04 (MB)
    completing 30% with 88 violations
    elapsed time = 00:00:02, memory = 404.53 (MB)
    completing 40% with 114 violations
    elapsed time = 00:00:02, memory = 382.38 (MB)
    completing 50% with 114 violations
    elapsed time = 00:00:02, memory = 386.18 (MB)
    completing 60% with 114 violations
    elapsed time = 00:00:03, memory = 387.90 (MB)
    completing 70% with 112 violations
    elapsed time = 00:00:03, memory = 386.05 (MB)
    completing 80% with 112 violations
    elapsed time = 00:00:06, memory = 386.05 (MB)
    completing 90% with 102 violations
    elapsed time = 00:00:07, memory = 393.25 (MB)
    completing 100% with 92 violations
    elapsed time = 00:00:08, memory = 383.14 (MB)
  number of violations = 93
cpu time = 00:00:09, elapsed time = 00:00:08, memory = 383.14 (MB), peak = 406.77 (MB)
total wire length = 18122 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 3453 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 6116 um
total wire length on LAYER met4 = 29 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1482
           met1    1559
           met2     519
           met3      12
           met4       8
-----------------------
                   3580


start 3rd optimization iteration ...
    completing 10% with 93 violations
    elapsed time = 00:00:00, memory = 386.79 (MB)
    completing 20% with 93 violations
    elapsed time = 00:00:00, memory = 386.69 (MB)
    completing 30% with 93 violations
    elapsed time = 00:00:00, memory = 389.84 (MB)
    completing 40% with 93 violations
    elapsed time = 00:00:02, memory = 389.84 (MB)
    completing 50% with 85 violations
    elapsed time = 00:00:02, memory = 391.79 (MB)
    completing 60% with 85 violations
    elapsed time = 00:00:04, memory = 401.32 (MB)
    completing 70% with 60 violations
    elapsed time = 00:00:05, memory = 396.79 (MB)
    completing 80% with 60 violations
    elapsed time = 00:00:05, memory = 405.74 (MB)
    completing 90% with 24 violations
    elapsed time = 00:00:08, memory = 404.02 (MB)
    completing 100% with 3 violations
    elapsed time = 00:00:08, memory = 382.58 (MB)
  number of violations = 3
cpu time = 00:00:09, elapsed time = 00:00:09, memory = 382.58 (MB), peak = 415.29 (MB)
total wire length = 18153 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3743 um
total wire length on LAYER met2 = 8333 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3579
up-via summary (total 3579):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1578
           met2     491
           met3      14
           met4       8
-----------------------
                   3579


start 4th optimization iteration ...
    completing 10% with 3 violations
    elapsed time = 00:00:00, memory = 384.92 (MB)
    completing 20% with 3 violations
    elapsed time = 00:00:00, memory = 385.43 (MB)
    completing 30% with 3 violations
    elapsed time = 00:00:00, memory = 385.29 (MB)
    completing 40% with 3 violations
    elapsed time = 00:00:00, memory = 385.87 (MB)
    completing 50% with 3 violations
    elapsed time = 00:00:00, memory = 387.53 (MB)
    completing 60% with 3 violations
    elapsed time = 00:00:00, memory = 389.54 (MB)
    completing 70% with 3 violations
    elapsed time = 00:00:00, memory = 392.13 (MB)
    completing 80% with 3 violations
    elapsed time = 00:00:00, memory = 395.74 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 389.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 389.64 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 389.64 (MB), peak = 415.29 (MB)
total wire length = 18152 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3744 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1579
           met2     491
           met3      14
           met4       8
-----------------------
                   3580


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 390.16 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 385.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 385.87 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 386.63 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 386.67 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 387.90 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 388.93 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 391.65 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 393.99 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 393.99 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 393.99 (MB), peak = 415.29 (MB)
total wire length = 18152 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3744 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1579
           met2     491
           met3      14
           met4       8
-----------------------
                   3580


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 389.30 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 391.32 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 385.62 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 385.09 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 385.09 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 384.59 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 386.47 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 385.21 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 386.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 386.55 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 386.55 (MB), peak = 415.29 (MB)
total wire length = 18152 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3744 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1579
           met2     491
           met3      14
           met4       8
-----------------------
                   3580


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 383.80 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 384.90 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 384.32 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 384.51 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 385.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 384.28 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 385.25 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 384.79 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 384.51 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 384.79 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.79 (MB), peak = 415.29 (MB)
total wire length = 18152 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3744 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1579
           met2     491
           met3      14
           met4       8
-----------------------
                   3580


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 383.01 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 383.48 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 383.93 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 385.75 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 385.70 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 384.77 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 384.46 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 384.24 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 385.29 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 385.73 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.73 (MB), peak = 415.29 (MB)
total wire length = 18152 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3744 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1579
           met2     491
           met3      14
           met4       8
-----------------------
                   3580


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 384.15 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 385.71 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 383.56 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 384.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 385.89 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 384.81 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 385.12 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 384.92 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 384.31 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 384.24 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.24 (MB), peak = 415.29 (MB)
total wire length = 18152 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3744 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1579
           met2     491
           met3      14
           met4       8
-----------------------
                   3580


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 384.34 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 385.14 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 384.85 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 384.18 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 385.73 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 384.58 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 384.12 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 384.34 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 384.91 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 384.39 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.39 (MB), peak = 415.29 (MB)
total wire length = 18152 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3744 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1579
           met2     491
           met3      14
           met4       8
-----------------------
                   3580


complete detail routing
total wire length = 18152 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3744 um
total wire length on LAYER met2 = 8331 um
total wire length on LAYER met3 = 5848 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 188 um
total number of vias = 3580
up-via summary (total 3580):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1579
           met2     491
           met3      14
           met4       8
-----------------------
                   3580

cpu time = 00:00:44, elapsed time = 00:00:37, memory = 384.39 (MB), peak = 415.29 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/final//results/routing/sb_1__1_.def.ref at line 2.


Runtime taken (hrt): 38.7158
