==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-812] 'C:\Users\Baron\Desktop\EE_297_Repo\EE_297\hardware_imp\vitis_hls\lane_seg_hls\weights\conv0_w.h' file not found (lane_seg_hls/lane_seg_top.cpp:12:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/csynth.tcl:17)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.91 seconds; current allocated memory: 1.044 GB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'lane_seg'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.037 seconds; current allocated memory: 1.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.76 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-194] in function 'lane_seg_top(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], unsigned int, unsigned int&, unsigned int&)': Undefined function encoder0_c1 (lane_seg_hls/lane_seg_top.cpp:46:5)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.47 seconds; current allocated memory: 1.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.836 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-194] in function 'lane_seg_top(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], unsigned int, unsigned int&, unsigned int&)': Undefined function encoder0_c1 (lane_seg_hls/lane_seg_top.cpp:48:5)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.384 seconds; current allocated memory: 1.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:10:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:10:31)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:10:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:11:70)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:12:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:12:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:13:20)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:18:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:19:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:20:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:21:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:24:16)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:24:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:24:51)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:27:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:28:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:29:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:42:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:47:47)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.588 seconds; current allocated memory: 0.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.757 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.141 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.064 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.105 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 52, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 15.702 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.672 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.024 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.881 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24ns_24_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_24s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_15ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_24s_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_20s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_24s_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_24s_24_4_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_15ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_21s_22_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_24s_24_4_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_15ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_24s_24_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_18s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_24ns_24_4_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_24ns_24_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.081 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 11 seconds. Elapsed time: 19.149 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.326 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 9.964 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.037 seconds; current allocated memory: 1.313 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51 seconds. CPU system time: 14 seconds. Elapsed time: 88.881 seconds; current allocated memory: 280.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.654 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.1 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.515 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.473 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.229 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.063 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 1.105 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 52, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 15.547 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.693 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.905 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24ns_24_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_24s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_15ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_24s_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_20s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_24s_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_24s_24_4_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_15ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_21s_22_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_24s_24_4_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_15ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_24s_24_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_18s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_24ns_24_4_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_24ns_24_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.266 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 11 seconds. Elapsed time: 19.231 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.309 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 10.137 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.023 seconds; current allocated memory: 1.313 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51 seconds. CPU system time: 14 seconds. Elapsed time: 89.714 seconds; current allocated memory: 280.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.527 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.542 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.017 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.064 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.091 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 150, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 91 seconds. CPU system time: 0 seconds. Elapsed time: 90.811 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.334 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.292 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 6 seconds. Elapsed time: 12.233 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.044 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.007 seconds; current allocated memory: 1.270 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 114 seconds. CPU system time: 8 seconds. Elapsed time: 136.463 seconds; current allocated memory: 231.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.809 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.833 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.122 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.059 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.086 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 150, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92 seconds. CPU system time: 0 seconds. Elapsed time: 92.842 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.703 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 6 seconds. Elapsed time: 12.311 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.933 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.951 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 115 seconds. CPU system time: 8 seconds. Elapsed time: 138.484 seconds; current allocated memory: 231.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.614 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.976 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (lane_seg_hls/lane_seg_support.cpp:42:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_7' (lane_seg_hls/lane_seg_support.cpp:45:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_8' (lane_seg_hls/lane_seg_support.cpp:46:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_9' (lane_seg_hls/lane_seg_support.cpp:47:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_27_1'(lane_seg_hls/lane_seg_support.cpp:27:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_36_4'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.198 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.064 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_3' (lane_seg_hls/lane_seg_support.cpp:29) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.091 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (lane_seg_hls/lane_seg_support.cpp:28:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (lane_seg_hls/lane_seg_support.cpp:27:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42) and bus write operation ('gmem_out_addr_write_ln42', lane_seg_hls/lane_seg_support.cpp:42) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 118, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 84 seconds. CPU system time: 0 seconds. Elapsed time: 84.434 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.712 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 6 seconds. Elapsed time: 9.144 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.839 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.927 seconds; current allocated memory: 1.212 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 102 seconds. CPU system time: 8 seconds. Elapsed time: 125.834 seconds; current allocated memory: 171.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.978 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 17.247 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.644 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.557 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 55.515 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:43:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:48:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_6' (lane_seg_hls/lane_seg_support.cpp:43:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_7' (lane_seg_hls/lane_seg_support.cpp:46:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_8' (lane_seg_hls/lane_seg_support.cpp:47:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_9' (lane_seg_hls/lane_seg_support.cpp:48:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_28_1'(lane_seg_hls/lane_seg_support.cpp:28:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_37_4'(lane_seg_hls/lane_seg_support.cpp:37:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:37:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.38 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.065 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_3' (lane_seg_hls/lane_seg_support.cpp:30) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.092 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_2' (lane_seg_hls/lane_seg_support.cpp:29:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (lane_seg_hls/lane_seg_support.cpp:28:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_4' (lane_seg_hls/lane_seg_support.cpp:37:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 118, loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64 seconds. CPU system time: 1 seconds. Elapsed time: 64.964 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.464 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.035 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' pipeline 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' pipeline 'VITIS_LOOP_37_4_VITIS_LOOP_38_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 5 seconds. Elapsed time: 8.644 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.856 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.904 seconds; current allocated memory: 1.235 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 85 seconds. CPU system time: 7 seconds. Elapsed time: 151.563 seconds; current allocated memory: 199.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.357 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.314 seconds; current allocated memory: 0.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 23.608 seconds; current allocated memory: 0.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.481 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.536 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 55.161 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:43:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:46:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:47:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:48:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_6' (lane_seg_hls/lane_seg_support.cpp:43:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_7' (lane_seg_hls/lane_seg_support.cpp:46:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_8' (lane_seg_hls/lane_seg_support.cpp:47:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_9' (lane_seg_hls/lane_seg_support.cpp:48:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_28_1'(lane_seg_hls/lane_seg_support.cpp:28:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:28:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_37_4'(lane_seg_hls/lane_seg_support.cpp:37:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:37:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.301 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_3' (lane_seg_hls/lane_seg_support.cpp:30) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.096 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_2' (lane_seg_hls/lane_seg_support.cpp:29:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (lane_seg_hls/lane_seg_support.cpp:28:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_4' (lane_seg_hls/lane_seg_support.cpp:37:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43) and bus write operation ('gmem_out_addr_write_ln43', lane_seg_hls/lane_seg_support.cpp:43) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 118, loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 88 seconds. CPU system time: 0 seconds. Elapsed time: 88.76 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.632 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' pipeline 'VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_VITIS_LOOP_30_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5' pipeline 'VITIS_LOOP_37_4_VITIS_LOOP_38_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.638 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 6 seconds. Elapsed time: 9.078 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.922 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.914 seconds; current allocated memory: 1.264 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 109 seconds. CPU system time: 8 seconds. Elapsed time: 176.193 seconds; current allocated memory: 224.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.772 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 18.005 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'weights' (lane_seg_hls/lane_seg_support.cpp:21:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:21:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'weights' (lane_seg_hls/lane_seg_support.cpp:22:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:22:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'weights' (lane_seg_hls/lane_seg_support.cpp:23:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:23:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'biases' (lane_seg_hls/lane_seg_support.cpp:27:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:27:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.212 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 56.014 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_11' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:66:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_12' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:69:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_13' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:70:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_14' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:71:48)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_11' (lane_seg_hls/lane_seg_support.cpp:66:36) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_12' (lane_seg_hls/lane_seg_support.cpp:69:40) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_13' (lane_seg_hls/lane_seg_support.cpp:70:44) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_14' (lane_seg_hls/lane_seg_support.cpp:71:48) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'local_weights': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:18:9)
INFO: [HLS 214-248] Applying array_partition to 'local_biases': Complete partitioning on dimension 1. (lane_seg_hls/lane_seg_support.cpp:26:9)
INFO: [HLS 214-115] Multiple burst reads of length 864 and bit width 32 in loop 'VITIS_LOOP_31_1'(lane_seg_hls/lane_seg_support.cpp:31:27) has been inferred on bundle 'gmem_wts'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:31:27)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'VITIS_LOOP_43_5'(lane_seg_hls/lane_seg_support.cpp:43:27) has been inferred on bundle 'gmem_wts'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:43:27)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_51_6'(lane_seg_hls/lane_seg_support.cpp:51:27) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:51:27)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 32 in loop 'VITIS_LOOP_60_9'(lane_seg_hls/lane_seg_support.cpp:60:27) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:60:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.704 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_8' (lane_seg_hls/lane_seg_support.cpp:53) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.328 seconds; current allocated memory: 1.109 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (lane_seg_hls/lane_seg_support.cpp:33:35) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (lane_seg_hls/lane_seg_support.cpp:32:31) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (lane_seg_hls/lane_seg_support.cpp:31:27) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_7' (lane_seg_hls/lane_seg_support.cpp:52:31) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_6' (lane_seg_hls/lane_seg_support.cpp:51:27) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:27) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' (loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66) and bus write operation ('gmem_out_addr_write_ln66', lane_seg_hls/lane_seg_support.cpp:66) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:66).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 118, loop 'VITIS_LOOP_60_9_VITIS_LOOP_61_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 99 seconds. CPU system time: 1 seconds. Elapsed time: 98.605 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.505 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.992 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4' pipeline 'VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4/m_axi_gmem_wts_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_3_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_43_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_43_5' pipeline 'VITIS_LOOP_43_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_43_5/m_axi_gmem_wts_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_43_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8' pipeline 'VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_51_6_VITIS_LOOP_52_7_VITIS_LOOP_53_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10' pipeline 'VITIS_LOOP_60_9_VITIS_LOOP_61_10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_60_9_VITIS_LOOP_61_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.552 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 6 seconds. Elapsed time: 9.941 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_wts' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/encoder0_c1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/encoder0_c1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'encoder0_c1_weights', 'encoder0_c1_biases', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.395 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.594 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.31 seconds; current allocated memory: 1.380 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 139 seconds. CPU system time: 9 seconds. Elapsed time: 216.582 seconds; current allocated memory: 344.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.915 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.604 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.544 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.318 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.342 seconds; current allocated memory: 0.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.098 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.704 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.896 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 17.857 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file lane_seg_support.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.298 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-194] in function 'lane_seg_top(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], unsigned int, unsigned int&, unsigned int&)': Undefined function encoder0_c1 (lane_seg_hls/lane_seg_top.cpp:55:5)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.012 seconds; current allocated memory: 6.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:19:18)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:19:30)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:19:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_H' (lane_seg_hls/lane_seg_support.cpp:20:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_W' (lane_seg_hls/lane_seg_support.cpp:20:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:20:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'K' (lane_seg_hls/lane_seg_support.cpp:21:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'K' (lane_seg_hls/lane_seg_support.cpp:21:23)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:21:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:21:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_CH' (lane_seg_hls/lane_seg_support.cpp:22:19)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:27:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:28:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:29:38)
WARNING: [HLS 207-5548] invalid variable expr  (lane_seg_hls/lane_seg_support.cpp:30:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:33:16)
ERROR: [HLS 207-3776] use of undeclared identifier 'PAD' (lane_seg_hls/lane_seg_support.cpp:33:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:33:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'PAD' (lane_seg_hls/lane_seg_support.cpp:33:54)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:33:59)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_HEIGHT' (lane_seg_hls/lane_seg_support.cpp:36:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'IMG_WIDTH' (lane_seg_hls/lane_seg_support.cpp:37:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_CH' (lane_seg_hls/lane_seg_support.cpp:38:33)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 54.903 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:53:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:57:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:58:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_6' (lane_seg_hls/lane_seg_support.cpp:53:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_7' (lane_seg_hls/lane_seg_support.cpp:56:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_8' (lane_seg_hls/lane_seg_support.cpp:57:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_9' (lane_seg_hls/lane_seg_support.cpp:58:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:/Users/Baron/Desktop/EE_297_Repo/EE_297/ML_PATH_EE297/EE297_env/01_main/03_lanes_code/weights/encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:/Users/Baron/Desktop/EE_297_Repo/EE_297/ML_PATH_EE297/EE297_env/01_main/03_lanes_code/weights/encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_38_1'(lane_seg_hls/lane_seg_support.cpp:38:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:38:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_47_4'(lane_seg_hls/lane_seg_support.cpp:47:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:47:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.633 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (lane_seg_hls/lane_seg_support.cpp:40) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 1.109 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (lane_seg_hls/lane_seg_support.cpp:39:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (lane_seg_hls/lane_seg_support.cpp:38:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_4' (lane_seg_hls/lane_seg_support.cpp:47:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.658 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln59_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' (loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53) and bus write operation ('gmem_out_addr_write_ln53', lane_seg_hls/lane_seg_support.cpp:53) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:53).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 52, loop 'VITIS_LOOP_47_4_VITIS_LOOP_48_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 15.04 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.384 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.847 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3' pipeline 'VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5' pipeline 'VITIS_LOOP_47_4_VITIS_LOOP_48_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24ns_24_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_24s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_15ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_24s_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_20s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_24s_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_24s_24_4_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_15ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_21s_22_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_24s_24_4_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_15ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_21s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_24s_24_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_18s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24ns_24_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_24ns_24_4_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_24ns_24_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_47_4_VITIS_LOOP_48_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.956 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 11 seconds. Elapsed time: 18.781 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.34 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.045 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51 seconds. CPU system time: 14 seconds. Elapsed time: 130.554 seconds; current allocated memory: 285.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.556 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.927 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.389 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.347 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.896 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.433 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.834 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.694 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.321 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 77 seconds. CPU system time: 3 seconds. Elapsed time: 345.278 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 16.98 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.038 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 31.344 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 58.686 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:54:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:58:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:59:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_6' (lane_seg_hls/lane_seg_support.cpp:54:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_35_1'(lane_seg_hls/lane_seg_support.cpp:35:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:35:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_48_4'(lane_seg_hls/lane_seg_support.cpp:48:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:48:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.705 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (lane_seg_hls/lane_seg_support.cpp:37) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:32:30)...1480 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.106 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (lane_seg_hls/lane_seg_support.cpp:36:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (lane_seg_hls/lane_seg_support.cpp:35:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_4' (lane_seg_hls/lane_seg_support.cpp:48:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.604 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 46, loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 16.993 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.939 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.467 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.387 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.462 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.638 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline 'VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_24_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_24_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_24_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_24_1_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.192 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17 seconds. CPU system time: 13 seconds. Elapsed time: 29.931 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.771 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.206 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.281 seconds; current allocated memory: 1.335 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 84 seconds. CPU system time: 15 seconds. Elapsed time: 167.312 seconds; current allocated memory: 301.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.977 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 20.467 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 24.648 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 24.047 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.978 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 59.336 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:54:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:58:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:59:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_6' (lane_seg_hls/lane_seg_support.cpp:54:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_35_1'(lane_seg_hls/lane_seg_support.cpp:35:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:35:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_48_4'(lane_seg_hls/lane_seg_support.cpp:48:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:48:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.348 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.070 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_3' (lane_seg_hls/lane_seg_support.cpp:37) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:32:30)...1674 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.111 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (lane_seg_hls/lane_seg_support.cpp:36:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (lane_seg_hls/lane_seg_support.cpp:35:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_4' (lane_seg_hls/lane_seg_support.cpp:48:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 47, loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 21.599 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.234 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.886 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.228 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.93 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.247 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline 'VITIS_LOOP_48_4_VITIS_LOOP_49_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 59 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 58 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 56 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_28_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.759 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17 seconds. CPU system time: 13 seconds. Elapsed time: 30.099 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.45 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 8.233 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.75 seconds; current allocated memory: 1.356 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 88 seconds. CPU system time: 15 seconds. Elapsed time: 171.741 seconds; current allocated memory: 325.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.31 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.421 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.705 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.525 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.531 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.638 seconds; current allocated memory: 0.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.661 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.926 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.465 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.561 seconds; current allocated memory: 0.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.554 seconds; current allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.334 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.316 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.395 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.39 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.146 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.059 seconds; current allocated memory: 0.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.939 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.211 seconds; current allocated memory: 0.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.965 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 37.072 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.485 seconds; current allocated memory: 0.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.102 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.228 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.275 seconds; current allocated memory: 0.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.77 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier '__builtin_ia32_sfence'; did you mean '__builtin_isfinite'? (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:619:5)
INFO: [HLS 207-4436] '__builtin_isfinite' declared here (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:619:5)
ERROR: [HLS 207-3672] too few arguments to function call, expected 1, have 0 (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:619:27)
ERROR: [HLS 207-2120] invalid output constraint '+D' in asm (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:629:117)
ERROR: [HLS 207-2120] invalid output constraint '=D' in asm (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:970:127)
ERROR: [HLS 207-2120] invalid output constraint '+D' in asm (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:1608:117)
ERROR: [HLS 207-2120] invalid output constraint '+D' in asm (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:1617:119)
ERROR: [HLS 207-2120] invalid output constraint '+D' in asm (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:1626:115)
ERROR: [HLS 207-2120] invalid output constraint '=D' in asm (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:1918:127)
ERROR: [HLS 207-2120] invalid output constraint '=D' in asm (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:1927:129)
ERROR: [HLS 207-2120] invalid output constraint '=D' in asm (Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\psdk_inc/intrin-impl.h:1936:125)
ERROR: [HLS 207-3776] use of undeclared identifier '__builtin_ia32_readeflags_u64' (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\ia32intrin.h:35:10)
ERROR: [HLS 207-3776] use of undeclared identifier '__builtin_ia32_writeeflags_u64' (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\ia32intrin.h:41:3)
ERROR: [HLS 207-3776] use of undeclared identifier '__builtin_ia32_rdpmc' (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\ia32intrin.h:60:10)
ERROR: [HLS 207-3776] use of undeclared identifier '__builtin_ia32_rdtscp' (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\ia32intrin.h:66:10)
ERROR: [HLS 207-3777] use of undeclared identifier '__builtin_ia32_emms'; did you mean '__builtin_isless'? (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:47:5)
INFO: [HLS 207-4436] '__builtin_isless' declared here (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:47:5)
ERROR: [HLS 207-3672] too few arguments to function call, expected 2, have 0 (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:47:25)
ERROR: [HLS 207-3776] use of undeclared identifier '__builtin_ia32_vec_init_v2si' (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:64:19)
ERROR: [HLS 207-3776] use of undeclared identifier '__builtin_ia32_vec_ext_v2si' (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:81:12)
ERROR: [HLS 207-3776] use of undeclared identifier '__builtin_ia32_packsswb' (Z:\Xilinx\Vitis_HLS\2023.1\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:143:19)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.48 seconds; current allocated memory: 0.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT1_IR_H' (lane_seg_hls/lane_seg_top.cpp:46:79)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT1_IR_W' (lane_seg_hls/lane_seg_top.cpp:46:91)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT1_C' (lane_seg_hls/lane_seg_top.cpp:46:103)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT0_H' (lane_seg_hls/lane_seg_top.cpp:70:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT0_W' (lane_seg_hls/lane_seg_top.cpp:70:37)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT0_C' (lane_seg_hls/lane_seg_top.cpp:70:45)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 34.896 seconds; current allocated memory: 5.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT1_C' (lane_seg_hls/lane_seg_top.cpp:46:139)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT0_H' (lane_seg_hls/lane_seg_top.cpp:70:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT0_W' (lane_seg_hls/lane_seg_top.cpp:70:37)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT0_C' (lane_seg_hls/lane_seg_top.cpp:70:45)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 34.899 seconds; current allocated memory: 5.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'encoder1_ir0' (lane_seg_hls/lane_seg_top.cpp:77:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t [3][3][1][32]' to 'data_t (*)[3][32][32]' for 3rd argument (lane_seg_hls/lane_seg_top.h:77:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.189 seconds; current allocated memory: 5.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'encoder1_ir0' (lane_seg_hls/lane_seg_top.cpp:77:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t [3][3][1][32]' to 'data_t (*)[3][32][32]' for 3rd argument (lane_seg_hls/lane_seg_top.h:77:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.954 seconds; current allocated memory: 5.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'encoder1_ir0' (lane_seg_hls/lane_seg_top.cpp:77:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t [3][3][1][32]' to 'data_t (*)[3][32][32]' for 3rd argument (lane_seg_hls/lane_seg_top.h:77:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 35.356 seconds; current allocated memory: 5.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'encoder1_ir'; did you mean 'encoder1_ir0'? (lane_seg_hls/lane_seg_top.cpp:79:5)
INFO: [HLS 207-4436] 'encoder1_ir0' declared here (lane_seg_hls/lane_seg_top.h:77:6)
ERROR: [HLS 207-2759] cannot initialize a parameter of type 'data_t (*)[3][32][32]' with an lvalue of type 'data_t [3][3][1][32]' (lane_seg_hls/lane_seg_top.cpp:79:38)
INFO: [HLS 207-4414] passing argument to parameter 'dw_weights' here (lane_seg_hls/lane_seg_top.h:80:12)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 34.239 seconds; current allocated memory: 6.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 58.035 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEjRjS9_E9out0_enc0': Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_top.cpp:70:0)
INFO: [HLS 214-248] Applying array_partition to 'padded': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:33:8)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 51.825 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.225 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.394 seconds; current allocated memory: 1.143 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.611 seconds; current allocated memory: 1.156 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out1_ir0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out1_ir0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_WID' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'lane_seg_top/m_axi_gmem_out_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'lane_seg_top/m_axi_gmem_out_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.093 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.952 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.671 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35 seconds. CPU system time: 2 seconds. Elapsed time: 143.717 seconds; current allocated memory: 137.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'encoder1_ir0' (lane_seg_hls/lane_seg_top.cpp:77:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t [3][3][1][32]' to 'data_t (*)[3][32][32]' for 3rd argument (lane_seg_hls/lane_seg_top.h:77:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 34.726 seconds; current allocated memory: 6.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'enc1_ir0' (lane_seg_hls/lane_seg_top.cpp:77:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t [3][3][1][32]' to 'data_t (*)[3][32][32]' for 3rd argument (lane_seg_hls/lane_seg_top.h:77:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.553 seconds; current allocated memory: 6.211 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 57.894 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:148:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:150:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:124:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_8' (lane_seg_hls/lane_seg_support.cpp:148:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_9' (lane_seg_hls/lane_seg_support.cpp:150:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_3' (lane_seg_hls/lane_seg_support.cpp:124:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_4' (lane_seg_hls/lane_seg_support.cpp:126:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_5' (lane_seg_hls/lane_seg_support.cpp:127:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out1_ir0' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'enc1_ir0(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][1][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][32][16], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA112_A16_S2_PA3_A1_S3_PS2_PA1_A32_S6_SC_E6dw_out': Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:118:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEjRjS9_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with fact==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 57.684 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:148:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:150:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:124:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_8' (lane_seg_hls/lane_seg_support.cpp:148:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_9' (lane_seg_hls/lane_seg_support.cpp:150:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_3' (lane_seg_hls/lane_seg_support.cpp:124:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_4' (lane_seg_hls/lane_seg_support.cpp:126:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_5' (lane_seg_hls/lane_seg_support.cpp:127:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out1_ir0' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'enc1_ir0(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][1][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][32][16], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA112_A16_S2_PA3_A1_S3_PS2_PA1_A32_S6_SC_E6dw_out': Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:118:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEjRjS9_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with fact==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
WARNING: [HLS 207-5559] unexpected pragma argument 'End Of Pramga Line', expects '=' (lane_seg_hls/lane_seg_support.cpp:127:24)
WARNING: [HLS 207-5559] unexpected pragma argument 'End Of Pramga Line', expects '=' (lane_seg_hls/lane_seg_support.cpp:151:24)
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 58.525 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out1_ir0' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEjRjS9_E9out0_enc0': Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_top.cpp:70:0)
INFO: [HLS 214-248] Applying array_partition to 'padded': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:33:8)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 200704 and bit width 16 in loop 'VITIS_LOOP_149_6'(lane_seg_hls/lane_seg_support.cpp:149:23) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:149:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 52.035 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.41 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.579 seconds; current allocated memory: 1.204 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128) in function 'enc1_ir0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_8' (lane_seg_hls/lane_seg_support.cpp:152) in function 'enc1_ir0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128) in function 'enc1_ir0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_152_8' (lane_seg_hls/lane_seg_support.cpp:152) in function 'enc1_ir0' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_130_4' (lane_seg_hls/lane_seg_support.cpp:130) in function 'enc1_ir0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_131_5' (lane_seg_hls/lane_seg_support.cpp:131) in function 'enc1_ir0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_154_9' (lane_seg_hls/lane_seg_support.cpp:154) in function 'enc1_ir0' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_9.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_9.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_8.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_8.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_7.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_7.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_6.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_6.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_5.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_5.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_4.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_3.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_2.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_15.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_15.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_14.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_14.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_13.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_13.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_12.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_12.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_11.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_11.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_10.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_10.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_1.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_pw_w_0.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_2_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_2_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_2_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_1_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_1_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_1_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_0_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_0_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_dw_w_0_0' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:52:9) to (lane_seg_hls/lane_seg_support.cpp:51:26) in function 'encoder0_c1'... converting 5125 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:128:29) to (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:33:30)...1676 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 45 seconds. CPU system time: 0 seconds. Elapsed time: 44.931 seconds; current allocated memory: 1.273 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_126_2' (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_7' (lane_seg_hls/lane_seg_support.cpp:150:27) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_6' (lane_seg_hls/lane_seg_support.cpp:149:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.104 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.993 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23 seconds. CPU system time: 0 seconds. Elapsed time: 23.591 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.02 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.981 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3' (loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3'): Unable to schedule 'load' operation ('lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_80', lane_seg_hls/lane_seg_support.cpp:135) on array 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3' (loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3'): Unable to schedule 'load' operation ('lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_150', lane_seg_hls/lane_seg_support.cpp:135) on array 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3' (loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3'): Unable to schedule 'load' operation ('lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_160', lane_seg_hls/lane_seg_support.cpp:135) on array 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3' (loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3'): Unable to schedule 'load' operation ('lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_180', lane_seg_hls/lane_seg_support.cpp:135) on array 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 17.851 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'): Unable to schedule 'load' operation ('dw_out_load_1', lane_seg_hls/lane_seg_support.cpp:157) on array 'dw_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'dw_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'): Unable to schedule 'load' operation ('dw_out_load_3', lane_seg_hls/lane_seg_support.cpp:157) on array 'dw_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'dw_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'): Unable to schedule 'load' operation ('dw_out_load_5', lane_seg_hls/lane_seg_support.cpp:157) on array 'dw_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'dw_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'): Unable to schedule 'load' operation ('dw_out_load_7', lane_seg_hls/lane_seg_support.cpp:157) on array 'dw_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'dw_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'): Unable to schedule 'load' operation ('dw_out_load_21', lane_seg_hls/lane_seg_support.cpp:157) on array 'dw_out' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'dw_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'): Unable to schedule 'load' operation ('dw_out_load_29', lane_seg_hls/lane_seg_support.cpp:157) on array 'dw_out' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'dw_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 38, loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.857 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.132 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' is 68478 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_28_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 108 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.626 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23 seconds. CPU system time: 16 seconds. Elapsed time: 38.887 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_jbC' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14s_15ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15s_15ns_28ns_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_28ns_28_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_15_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_128_3_enc1_dw_jbC' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.577 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_0_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_1_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_2_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_3_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_4_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_5_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_6_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_7_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_8_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_9_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_10_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_11_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_12_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_13_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_14_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_15_0_0_0_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_0_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_1_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_2_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_3_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_4_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_5_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_6_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_7_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_8_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_9_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_10_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_11_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_12_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_13_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_14_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_w_15_0_0_1_ROM_AUTO_1R' to 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_PgM' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' pipeline 'VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_15ns_28s_28_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_15ns_28ns_28_4_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_15ns_28s_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_15ns_28s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_15ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_15ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_rcU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Aem' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Bew' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_CeG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_DeQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Ee0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Ffa' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Gfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Hfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_IfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_JfO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_KfY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Lf8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Mgi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_Ngs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_OgC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7_VITIS_LOOP_152_8_enc1_pw_PgM' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.856 seconds; current allocated memory: 1.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.408 seconds; current allocated memory: 1.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out1_ir0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9_RAM_AUTOQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_8_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_8_RAM_AUTORg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_7_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_7_RAM_AUTOShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_6_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_6_RAM_AUTOThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_5_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_5_RAM_AUTOUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_4_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_4_RAM_AUTOVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_3_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_3_RAM_AUTOWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_2_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_2_RAM_AUTOXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_1_RAM_AUTO_1R1W' to 'lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_1_RAM_AUTOYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lane_mulmulseg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_RAM_AUTO_1R1W' to 'lane_mulmulseg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_RAM_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_21_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_20_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_19_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_18_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_17_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_16_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_15_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_14_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_13_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_12_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_11_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_10_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_9_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_8_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_7_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_6_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_5_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_4_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_3_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_2_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_1_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bll' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out1_ir0', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_lane_seg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_9_RAM_AUTOQgW' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_lane_mulmulseg_top_float_224_3_ap_fixed_112_16_unsigned_int_unsigned_int_RAM_Zio' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.522 seconds; current allocated memory: 1.561 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 14.436 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.466 seconds; current allocated memory: 1.591 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 227 seconds. CPU system time: 23 seconds. Elapsed time: 363.663 seconds; current allocated memory: 553.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 58.5 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:152:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:154:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:130:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_131_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:131:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_8' (lane_seg_hls/lane_seg_support.cpp:152:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_9' (lane_seg_hls/lane_seg_support.cpp:154:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_4' (lane_seg_hls/lane_seg_support.cpp:130:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_5' (lane_seg_hls/lane_seg_support.cpp:131:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out1_ir0' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'enc1_ir0(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][1][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][32][16], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA112_A16_S2_PA3_A1_S3_PS2_PA1_A32_S6_SC_E6dw_out': Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEjRjS9_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_top.cpp:70:0)
INFO: [==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 58.713 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:152:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:154:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:130:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_131_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:131:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_8' (lane_seg_hls/lane_seg_support.cpp:152:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_9' (lane_seg_hls/lane_seg_support.cpp:154:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_4' (lane_seg_hls/lane_seg_support.cpp:130:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_5' (lane_seg_hls/lane_seg_support.cpp:131:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out1_ir0' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][16], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][1][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][32][16], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA112_A16_S2_PA3_A1_S3_PS2_PA1_A32_S6_SC_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEjRjS9_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_top.cpp:70:0)
INFO: [HLS 214-248] Applying array_partition to 'padded': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:33:8)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 200704 and bit width 16 in loop 'VITIS_LOOP_149_6'(lane_seg_hls/lane_seg_support.cpp:149:23) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:149:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 71.803 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 48 seconds. CPU system time: 0 seconds. Elapsed time: 47.202 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 40 seconds. CPU system time: 0 seconds. Elapsed time: 40.269 seconds; current allocated memory: 1.235 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(ap_fixed<16, 4, 5, 3, 0> (*) [112][32], ap_fixed<16, 4, 5, 3, 0> (*) [112][16], ap_fixed<16, 4, 5, 3, 0> (*) [3][1][32], ap_fixed<16, 4, 5, 3, 0>*, ap_fixed<16, 4, 5, 3, 0> (*) [1][32][16], ap_fixed<16, 4, 5, 3, 0>*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(ap_fixed<16, 4, 5, 3, 0> (*) [112][32], ap_fixed<16, 4, 5, 3, 0> (*) [112][16], ap_fixed<16, 4, 5, 3, 0> (*) [3][1][32], ap_fixed<16, 4, 5, 3, 0>*, ap_fixed<16, 4, 5, 3, 0> (*) [1][32][16], ap_fixed<16, 4, 5, 3, 0>*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:52:9) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 157 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 157 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 157 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 157 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:63:37) to (lane_seg_hls/lane_seg_support.cpp:81:36) in function 'encoder0_c1'... converting 163 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:33:36)...1676 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 92 seconds. CPU system time: 1 seconds. Elapsed time: 92.692 seconds; current allocated memory: 1.370 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_6' (lane_seg_hls/lane_seg_support.cpp:149:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 77 seconds. CPU system time: 0 seconds. Elapsed time: 77.157 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.537 seconds; current allocated memory: 1.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.648 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.369 seconds; current allocated memory: 1.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 24, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 88 seconds. CPU system time: 1 seconds. Elapsed time: 90.911 seconds; current allocated memory: 1.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.288 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln157) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7'.
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152) and bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152) and bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152) and bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152) and bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152) and bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' (loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152) and bus write operation ('gmem_out_addr_write_ln152', lane_seg_hls/lane_seg_support.cpp:152) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:152).
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 16, Depth = 45, loop 'VITIS_LOOP_149_6_VITIS_LOOP_150_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 18.473 seconds; current allocated memory: 1.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.247 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.243 seconds; current allocated memory: 1.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.243 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' is 68414 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_28_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 108 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.339 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1' is 8604 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24 seconds. CPU system time: 19 seconds. Elapsed time: 43.952 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' is 8010 from HDL expression: ((cmp34_23308_mid2_reg_64309 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10ns_24ns_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10ns_25ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10ns_28ns_28_4_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_19s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_22ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_25ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_26ns_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_28s_28_4_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_22ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_23ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_23ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_25ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_26s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_28ns_28_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_24ns_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_24s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_25ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_26ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_27s_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_28s_28_4_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_23s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_24ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_26ns_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_27ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_28ns_28_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_21ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_23ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_24s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_26ns_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_28s_28_4_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13ns_22ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13ns_22s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13ns_28ns_28_4_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13s_23ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13s_25ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13s_26s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13s_27ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13s_28ns_28_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_14ns_28ns_28_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_14s_28ns_28_4_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_15ns_27ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_15ns_28ns_28_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_15s_28ns_28_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_28ns_28_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_5ns_20ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_5ns_28ns_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_5s_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6ns_28ns_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6s_18s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6s_20s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6s_28s_28_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7ns_28ns_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7s_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7s_28s_28_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_24ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_28ns_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9ns_24ns_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9ns_28ns_28_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_14_1_1': 216 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_15_1_1': 936 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 12.081 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7' pipeline 'VITIS_LOOP_149_6_VITIS_LOOP_150_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10ns_25ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10ns_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10ns_28ns_28_4_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_28s_28_4_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_25s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_27s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11ns_28ns_28_4_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_24s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_25ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_25s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_28s_28_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_25s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_26s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12ns_28ns_28_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_24s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_24s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_25ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_25ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_26s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_28s_28_4_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13s_25ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_13s_28ns_28_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_4ns_28ns_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_5ns_28ns_28_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6ns_28ns_28_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6s_28s_28_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7ns_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7ns_24ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7ns_28ns_28_4_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7s_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7s_28s_28_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_28ns_28_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8s_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8s_28s_28_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9ns_27s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9ns_28ns_28_4_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9s_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9s_27s_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9s_28s_28_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_10ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_5s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_6s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_7s_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_8ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_149_6_VITIS_LOOP_150_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16 seconds. CPU system time: 22 seconds. Elapsed time: 38.557 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_31_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_31_RAMbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_29_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_29_RAMcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_30_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_30_RAMdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_28_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_28_RAMeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_7_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_7_RAM_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_21_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_21_RAMg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_6_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_6_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_20_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_20_RAMibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_5_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_5_RAM_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_19_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_19_RAMkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_4_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_4_RAM_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_18_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_18_RAMmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_3_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_3_RAM_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_17_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_17_RAMocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_2_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_2_RAM_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_16_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_16_RAMqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_1_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_1_RAM_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_15_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_15_RAMsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_RAM_AUtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_14_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_14_RAMudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_13_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_13_RAMvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_27_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_27_RAMwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_12_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_12_RAMxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_26_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_26_RAMyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_11_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_11_RAMzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_25_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_25_RAMAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_10_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_10_RAMBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_24_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_24_RAMCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_9_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_9_RAM_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_23_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_23_RAMEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_8_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_8_RAM_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_22_RAM_AUTO_1R1W' to 'enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_22_RAMGfk' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0' is 7488 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_ap_fixed_112_32_ap_fixed_112_16_ap_fixed_3_1_32_ap_f_31_RAMbkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 7 seconds. Elapsed time: 13.235 seconds; current allocated memory: 2.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out1_ir0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_312_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_311_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_309_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_308_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_307_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_306_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_305_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_304_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_303_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_302_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_301_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_300_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_298_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_297_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_296_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_295_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_294_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_293_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_292_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_291_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_290_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_289_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_318_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_317_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_316_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_315_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_314_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_313_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_310_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_299_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_288_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_287_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_319_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_351_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_383_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_415_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_447_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_95_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_63_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_31_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_320_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_352_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_384_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_416_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_448_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_94_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_62_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_30_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_331_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_363_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_395_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_427_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_459_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_83_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_51_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_19_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_342_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_374_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_406_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_438_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_470_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_72_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_40_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_8_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_345_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_377_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_409_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_441_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_473_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_69_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_37_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_5_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_346_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_378_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_410_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_442_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_474_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_68_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_36_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_4_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_347_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_379_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_411_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_443_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_99_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_67_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_35_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_3_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_348_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_380_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_412_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_444_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_98_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_66_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_34_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_2_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_349_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_381_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_413_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_445_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_97_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_65_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_33_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_1_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_350_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_382_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_414_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_446_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_96_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_64_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_32_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_321_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_353_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_385_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_417_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_449_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_93_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_61_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_29_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_322_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_354_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_386_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_418_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_450_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_92_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_60_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_28_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_323_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_355_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_387_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_419_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_451_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_91_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_59_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_27_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_324_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_356_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_388_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_420_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_452_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_90_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_58_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_26_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_325_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_357_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_389_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_421_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_453_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_89_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_57_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_25_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_326_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_358_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_390_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_422_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_454_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_88_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_56_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_24_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_327_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_359_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_391_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_423_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_455_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_87_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_55_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_23_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_328_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_360_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_392_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_drG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_424_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_456_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_86_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_54_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_22_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_329_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_361_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_393_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_425_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_457_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_85_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_53_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_21_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_330_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_362_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_394_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_426_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_458_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_84_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_52_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_20_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_332_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_364_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_396_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_428_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_460_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_82_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_50_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_18_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_333_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_365_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_397_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_429_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_461_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_dZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_81_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_49_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_17_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_334_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_366_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_398_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_430_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_462_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_80_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_48_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_d9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_16_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_335_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_367_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_399_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_431_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_463_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_efO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_79_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_47_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_15_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_336_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_368_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_400_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_432_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_464_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_78_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_46_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_14_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_337_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_369_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_401_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_433_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_465_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_77_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_45_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_13_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_338_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_370_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_402_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_434_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_466_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_76_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_44_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_12_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_339_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_371_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_403_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_435_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_467_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_75_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_43_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_11_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_340_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_372_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_404_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_436_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_468_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_74_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_42_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_10_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_341_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_373_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_405_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_eZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_437_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_469_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_73_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_41_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_9_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_343_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_375_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_407_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_439_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_471_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_e9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_71_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_faY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_39_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_fbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_7_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_fcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_344_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_fdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_376_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_feY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_408_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_ffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_440_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_fgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_472_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_fhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_70_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_fiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_38_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_fjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode_6_RAM_AUTO_1R1W' to 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_fkZ' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out1_ir0', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_Hfu' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_PgM' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 14.885 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 29 seconds. CPU system time: 4 seconds. Elapsed time: 36.01 seconds; current allocated memory: 2.142 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 12.187 seconds; current allocated memory: 2.192 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 545 seconds. CPU system time: 58 seconds. Elapsed time: 748.655 seconds; current allocated memory: 1.140 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 44.103 seconds; current allocated memory: 0.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.791 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.511 seconds; current allocated memory: 0.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.124 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.588 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 57.764 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out0' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_50_4'(lane_seg_hls/lane_seg_support.cpp:50:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:50:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 50.641 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.457 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.328 seconds; current allocated memory: 1.169 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:52:9) to (lane_seg_hls/lane_seg_support.cpp:51:26) in function 'encoder0_c1'... converting 5125 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'encoder0_c1' (lane_seg_hls/lane_seg_support.cpp:33:30)...1676 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.09 seconds; current allocated memory: 1.316 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.831 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 61, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29 seconds. CPU system time: 0 seconds. Elapsed time: 28.934 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.451 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.897 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.762 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.751 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_28_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_28_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_28_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.176 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19 seconds. CPU system time: 15 seconds. Elapsed time: 33.629 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out0', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.924 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.913 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.733 seconds; current allocated memory: 1.459 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 113 seconds. CPU system time: 18 seconds. Elapsed time: 235.983 seconds; current allocated memory: 425.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.484 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.293 seconds; current allocated memory: 0.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 14.231 seconds; current allocated memory: 0.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 23.395 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.428 seconds; current allocated memory: 0.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.644 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.063 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 14.905 seconds; current allocated memory: 4.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 760.672 MB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 57.506 seconds; current allocated memory: 778.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:171:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:133:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:134:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_8' (lane_seg_hls/lane_seg_support.cpp:164:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_9' (lane_seg_hls/lane_seg_support.cpp:171:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_4' (lane_seg_hls/lane_seg_support.cpp:133:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_5' (lane_seg_hls/lane_seg_support.cpp:134:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_top.cpp:70:0)
INFO: [HLS 214-248] Applying array_partition to 'padded': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:33:8)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 200704 and bit width 16 in loop 'VITIS_LOOP_161_6'(lane_seg_hls/lane_seg_support.cpp:161:23) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:161:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 24.689 seconds; current allocated memory: 784.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 784.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 20 seconds. CPU system time: 1 seconds. Elapsed time: 20.827 seconds; current allocated memory: 888.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.006 seconds; current allocated memory: 891.277 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 70 seconds. CPU system time: 0 seconds. Elapsed time: 70.472 seconds; current allocated memory: 937.348 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_6' (lane_seg_hls/lane_seg_support.cpp:161:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 58 seconds. CPU system time: 0 seconds. Elapsed time: 57.648 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.632 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 67, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 145 seconds. CPU system time: 0 seconds. Elapsed time: 145.672 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.688 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.469 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 216 seconds. CPU system time: 0 seconds. Elapsed time: 215.532 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 15.682 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'.
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 16, Depth = 83, loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 112 seconds. CPU system time: 0 seconds. Elapsed time: 112.05 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' is 88665 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 864 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 864 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 108 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.283 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1' is 9010 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 9 seconds. Elapsed time: 22.641 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' is 9216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp28_21856_mid2_reg_54915 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1152 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.995 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' pipeline 'VITIS_LOOP_161_6_VITIS_LOOP_162_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13 seconds. CPU system time: 18 seconds. Elapsed time: 30.908 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0' is 9402 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 7.949 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out1_ir0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out1_ir0', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'lane_seg_top' is 5856, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.574 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.214 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.294 seconds; current allocated memory: 1.383 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 724 seconds. CPU system time: 35 seconds. Elapsed time: 838.82 seconds; current allocated memory: 657.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 34.634 seconds; current allocated memory: 0.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 56.659 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:171:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:133:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:134:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_8' (lane_seg_hls/lane_seg_support.cpp:164:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_9' (lane_seg_hls/lane_seg_support.cpp:171:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_4' (lane_seg_hls/lane_seg_support.cpp:133:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_5' (lane_seg_hls/lane_seg_support.cpp:134:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_top.cpp:70:0)
INFO: [HLS 214-248] Applying array_partition to 'padded': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:33:8)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 200704 and bit width 16 in loop 'VITIS_LOOP_161_6'(lane_seg_hls/lane_seg_support.cpp:161:23) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:161:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 25.079 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 20.937 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.149 seconds; current allocated memory: 1.161 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 55 seconds. CPU system time: 0 seconds. Elapsed time: 55.799 seconds; current allocated memory: 1.206 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_6' (lane_seg_hls/lane_seg_support.cpp:161:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 61 seconds. CPU system time: 1 seconds. Elapsed time: 60.355 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.627 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 67, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 146 seconds. CPU system time: 0 seconds. Elapsed time: 147.194 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.736 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.619 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 217 seconds. CPU system time: 0 seconds. Elapsed time: 217.736 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 12.841 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'.
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 16, Depth = 83, loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 111 seconds. CPU system time: 1 seconds. Elapsed time: 111.709 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.738 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' is 88665 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 864 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 864 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 108 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.929 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1' is 9010 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 8 seconds. Elapsed time: 18.975 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' is 9216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp28_21856_mid2_reg_54915 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1152 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.989 seconds; current allocated memory: 1.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' pipeline 'VITIS_LOOP_161_6_VITIS_LOOP_162_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 19 seconds. Elapsed time: 28.233 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0' is 9402 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 7.736 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out1_ir0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out1_ir0', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'lane_seg_top' is 5856, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.533 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.722 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.402 seconds; current allocated memory: 1.850 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 705 seconds. CPU system time: 33 seconds. Elapsed time: 818.089 seconds; current allocated memory: 824.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'enc1_ir0' (lane_seg_hls/lane_seg_top.cpp:93:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t [112][112][24]' to 'data_t (*)[112][16]' for 2nd argument (lane_seg_hls/lane_seg_top.h:86:6)
ERROR: [HLS 207-3339] no matching function for call to 'enc2_ir1' (lane_seg_hls/lane_seg_top.cpp:97:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t [1][1][16][96]' to 'data_t (*)[1][24][144]' for 3rd argument (lane_seg_hls/lane_seg_top.h:98:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 33.039 seconds; current allocated memory: 5.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 55.945 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_12' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:273:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_13' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:275:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_249_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:249:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_251_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:251:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:252:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_229_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:229:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_231_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:231:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:171:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:133:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:134:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_12' (lane_seg_hls/lane_seg_support.cpp:273:21) in function 'enc2_ir1' completely with a factor of 24 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_13' (lane_seg_hls/lane_seg_support.cpp:275:36) in function 'enc2_ir1' completely with a factor of 96 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_249_7' (lane_seg_hls/lane_seg_support.cpp:249:31) in function 'enc2_ir1' completely with a factor of 96 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_8' (lane_seg_hls/lane_seg_support.cpp:251:35) in function 'enc2_ir1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_9' (lane_seg_hls/lane_seg_support.cpp:252:39) in function 'enc2_ir1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_3' (lane_seg_hls/lane_seg_support.cpp:229:20) in function 'enc2_ir1' completely with a factor of 96 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_4' (lane_seg_hls/lane_seg_support.cpp:231:35) in function 'enc2_ir1' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_8' (lane_seg_hls/lane_seg_support.cpp:164:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_9' (lane_seg_hls/lane_seg_support.cpp:171:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_4' (lane_seg_hls/lane_seg_support.cpp:133:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_5' (lane_seg_hls/lane_seg_support.cpp:134:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_pw_w': Cyclic partitioning with factor 24 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_exp_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_exp_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_exp_w': Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_exp_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:272:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::exp_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:228:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=10 dim=3' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::exp_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:228:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::exp_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:228:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E7exp_out': Cyclic partitioning with factor 3 on di==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 56.666 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_12' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:278:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_280_13' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:280:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_254_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:254:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:256:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:257:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_234_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:234:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_236_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:236:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:171:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:133:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:134:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_278_12' (lane_seg_hls/lane_seg_support.cpp:278:21) in function 'enc2_ir1' completely with a factor of 24 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_280_13' (lane_seg_hls/lane_seg_support.cpp:280:36) in function 'enc2_ir1' completely with a factor of 96 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_7' (lane_seg_hls/lane_seg_support.cpp:254:31) in function 'enc2_ir1' completely with a factor of 96 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_8' (lane_seg_hls/lane_seg_support.cpp:256:35) in function 'enc2_ir1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_9' (lane_seg_hls/lane_seg_support.cpp:257:39) in function 'enc2_ir1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_3' (lane_seg_hls/lane_seg_support.cpp:234:20) in function 'enc2_ir1' completely with a factor of 96 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_4' (lane_seg_hls/lane_seg_support.cpp:236:35) in function 'enc2_ir1' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_8' (lane_seg_hls/lane_seg_support.cpp:164:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_9' (lane_seg_hls/lane_seg_support.cpp:171:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_4' (lane_seg_hls/lane_seg_support.cpp:133:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_5' (lane_seg_hls/lane_seg_support.cpp:134:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_pw_b': Cyclic partitioning with factor 4 on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_pw_w': Cyclic partitioning with factor 4 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_dw_b': Cyclic partitioning with factor 4 on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_dw_w': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_exp_b': Cyclic partitioning with factor 4 on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_exp_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc2_ir1_exp_w': Cyclic partitioning with factor 4 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc2_ir1_exp_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:163:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::exp_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:233:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=10 dim=3' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::exp_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:233:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::exp_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:233:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E7exp_out': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 10 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E6dw_out': Cyclic partitioning with factor 5 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:226:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA56_A24_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_top.cpp:84:0)
INFO: [HLS 214-248] Applying array_partition to 'padded': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:33:8)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 75264 and bit width 16 in loop 'VITIS_LOOP_275_10'(lane_seg_hls/lane_seg_support.cpp:275:24) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:275:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 160.348 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3969 seconds. CPU system time: 1 seconds. Elapsed time: 3969.92 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3870 seconds. CPU system time: 0 seconds. Elapsed time: 3871.01 seconds; current allocated memory: 1.904 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)dw_out.5' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)dw_out.4' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)dw_out.3' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)dw_out.2' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:251:9) to (lane_seg_hls/lane_seg_support.cpp:250:27) in function 'enc2_ir1'... converting 673 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4311 seconds. CPU system time: 0 seconds. Elapsed time: 4311.98 seconds; current allocated memory: 1.929 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_1' (lane_seg_hls/lane_seg_support.cpp:231:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_249_5' (lane_seg_hls/lane_seg_support.cpp:249:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_275_10' (lane_seg_hls/lane_seg_support.cpp:275:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_6' (lane_seg_hls/lane_seg_support.cpp:161:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 248 seconds. CPU system time: 1 seconds. Elapsed time: 248.366 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 16.298 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 67, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 826 seconds. CPU system time: 0 seconds. Elapsed time: 826.642 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.751 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 538 seconds. CPU system time: 0 seconds. Elapsed time: 538.351 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.359 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 71, loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 576 seconds. CPU system time: 1 seconds. Elapsed time: 576.251 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_232_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln231_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_1_VITIS_LOOP_232_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 45, loop 'VITIS_LOOP_231_1_VITIS_LOOP_232_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1454 seconds. CPU system time: 0 seconds. Elapsed time: 1453.59 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_249_5_VITIS_LOOP_250_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_5_VITIS_LOOP_250_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 42, loop 'VITIS_LOOP_249_5_VITIS_LOOP_250_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4987 seconds. CPU system time: 0 seconds. Elapsed time: 4986.46 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 55 seconds. CPU system time: 1 seconds. Elapsed time: 55.85 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'.
WARNING: [HLS 200-880] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' (loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278) and bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278).
WARNING: [HLS 200-880] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' (loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278) and bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278).
WARNING: [HLS 200-880] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' (loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278) and bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278).
WARNING: [HLS 200-880] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' (loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278) and bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278).
WARNING: [HLS 200-880] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' (loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278) and bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278).
WARNING: [HLS 200-880] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' (loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278) and bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278).
WARNING: [HLS 200-880] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' (loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278) and bus write operation ('gmem_out_addr_write_ln278', lane_seg_hls/lane_seg_support.cpp:278) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:278).
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 24, Depth = 219, loop 'VITIS_LOOP_275_10_VITIS_LOOP_276_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1918 seconds. CPU system time: 1 seconds. Elapsed time: 1919.54 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.972 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.387 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.163 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.019 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.682 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' is 88665 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 864 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 864 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 108 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.977 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1' is 9253 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 154 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 153 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 8 seconds. Elapsed time: 19.127 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' is 9216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp28_21857_mid2_reg_54915 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1152 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.369 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' pipeline 'VITIS_LOOP_161_6_VITIS_LOOP_162_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 20 seconds. Elapsed time: 29.93 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0' is 9338 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 10.228 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_232_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_232_2' pipeline 'VITIS_LOOP_231_1_VITIS_LOOP_232_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc2_ir1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_232_2' is 7814 from HDL expression: ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 154 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 153 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_232_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.322 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_249_5_VITIS_LOOP_250_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_249_5_VITIS_LOOP_250_6' pipeline 'VITIS_LOOP_249_5_VITIS_LOOP_250_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 106 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63s_7ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 720 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_249_5_VITIS_LOOP_250_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25 seconds. CPU system time: 13 seconds. Elapsed time: 39.295 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' pipeline 'VITIS_LOOP_275_10_VITIS_LOOP_276_11' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11' is 9329 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_275_10_VITIS_LOOP_276_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26 seconds. CPU system time: 52 seconds. Elapsed time: 77.556 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_89_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_88_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_87_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_86_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_85_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_84_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_83_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_82_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_81_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_80_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_79_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_78_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_77_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_76_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_75_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PApcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_74_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_73_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PArcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_72_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_71_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_70_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_69_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_68_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_67_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_66_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_65_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_64_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_63_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PABew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_62_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PACeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_61_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PADeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_60_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_59_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_58_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_57_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_56_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_55_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_54_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_53_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PALf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_52_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_51_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PANgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_50_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_49_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_48_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_47_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PARg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_46_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_45_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_44_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_43_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_42_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_41_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_40_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_39_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_38_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_37_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_36_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_35_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_34_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_33_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_32_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_31_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_30_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_29_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_28_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_27_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_26_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_25_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_24_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_23_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_22_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_21_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_20_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_19_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_18_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_17_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_16_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_15_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_14_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_13_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_12_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_11_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_10_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_9_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_8_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_7_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_6_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_5_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_4_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_3_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_2_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_1_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E_RAM_AUTO_1R1W' to 'enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbCo' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'enc2_ir1' is 9217 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 154 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 153 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_p_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PAbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_95_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34 seconds. CPU system time: 12 seconds. Elapsed time: 47.025 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out2_ir1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out2_ir1', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'lane_seg_top' is 13875 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 154 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 153 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA56_A24_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.336 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 30.873 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 16.613 seconds; current allocated memory: 2.062 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-789] **** Estimated Fmax: 90.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23001 seconds. CPU system time: 117 seconds. Elapsed time: 23333.2 seconds; current allocated memory: 1.018 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 50.078 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 57.59 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_240_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:240:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_242_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:242:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:168:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:175:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:136:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240:20) in function 'enc2_ir1' completely with a factor of 96 (lane_seg_hls/lane_seg_support.cpp:213:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_4' (lane_seg_hls/lane_seg_support.cpp:242:35) in function 'enc2_ir1' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:213:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_8' (lane_seg_hls/lane_seg_support.cpp:168:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (lane_seg_hls/lane_seg_support.cpp:175:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_4' (lane_seg_hls/lane_seg_support.cpp:135:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (lane_seg_hls/lane_seg_support.cpp:136:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'enc2_ir1(half (*) [112][16], half (*) [56][24], half (*) [1][16][96], half*, half (*) [3][1][96], half*, half (*) [1][96][24], half*)::exp_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:239:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc2_ir1PA112_A16_DhPA56_A24_DhPA1_A16_A96_DhPDhPA3_A1_S5_S9_PA1_A96_S2_S9_E7exp_out': Cyclic partitioning with factor 5 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:231:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA56_A24_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (lane_seg_hls/lane_seg_top.cpp:84:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 75264 and bit width 16 in loop 'VITIS_LOOP_281_10'(lane_seg_hls/lane_seg_support.cpp:281:24) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:281:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 27.253 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.008 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.522 seconds; current allocated memory: 1.131 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_13' (lane_seg_hls/lane_seg_support.cpp:286) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_262_8' (lane_seg_hls/lane_seg_support.cpp:262) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_263_9' (lane_seg_hls/lane_seg_support.cpp:263) in function 'enc2_ir1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:260:40) to (lane_seg_hls/lane_seg_support.cpp:260:31) in function 'enc2_ir1'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 64.11 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (lane_seg_hls/lane_seg_support.cpp:237:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_6' (lane_seg_hls/lane_seg_support.cpp:256:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_5' (lane_seg_hls/lane_seg_support.cpp:255:23) in function 'enc2_ir1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_11' (lane_seg_hls/lane_seg_support.cpp:282:28) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_10' (lane_seg_hls/lane_seg_support.cpp:281:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_6' (lane_seg_hls/lane_seg_support.cpp:165:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 19.002 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 70, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 358 seconds. CPU system time: 0 seconds. Elapsed time: 358.301 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.253 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 44, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 415 seconds. CPU system time: 0 seconds. Elapsed time: 415.411 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.418 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 71, loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 245 seconds. CPU system time: 1 seconds. Elapsed time: 245.497 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.477 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 45, loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 609 seconds. CPU system time: 0 seconds. Elapsed time: 608.933 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.242 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_20', lane_seg_hls/lane_seg_support.cpp:267) on array 'enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_65', lane_seg_hls/lane_seg_support.cpp:267) on array 'enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_75', lane_seg_hls/lane_seg_support.cpp:267) on array 'enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_85', lane_seg_hls/lane_seg_support.cpp:267) on array 'enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 32, loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 109 seconds. CPU system time: 0 seconds. Elapsed time: 108.721 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_286_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 104 seconds. CPU system time: 0 seconds. Elapsed time: 103.836 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.436 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 7 seconds. Elapsed time: 18.323 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_61s_7ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.804 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline 'VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13 seconds. CPU system time: 18 seconds. Elapsed time: 31.045 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 3 seconds. Elapsed time: 9.848 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2' pipeline 'VITIS_LOOP_237_1_VITIS_LOOP_238_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2' is 7808 from HDL expression: ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 154 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 153 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.883 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1kbM' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1kbM' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 10 seconds. Elapsed time: 18.004 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' pipeline 'VITIS_LOOP_286_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_286_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.059 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_half_112_16_half_56_24_half_1_16_96_half_hal_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out2_ir1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out2_ir1', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'lane_seg_top' is 6318 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA56_A24_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.797 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14 seconds. CPU system time: 1 seconds. Elapsed time: 16.252 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.717 seconds; current allocated memory: 1.454 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 91.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2039 seconds. CPU system time: 43 seconds. Elapsed time: 2166.33 seconds; current allocated memory: 419.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 57.531 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:168:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:175:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:136:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_8' (lane_seg_hls/lane_seg_support.cpp:168:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (lane_seg_hls/lane_seg_support.cpp:175:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_4' (lane_seg_hls/lane_seg_support.cpp:135:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (lane_seg_hls/lane_seg_support.cpp:136:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA56_A24_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (lane_seg_hls/lane_seg_top.cpp:84:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 75264 and bit width 16 in loop 'VITIS_LOOP_281_10'(lane_seg_hls/lane_seg_support.cpp:281:24) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:281:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 25.824 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.827 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.129 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_13' (lane_seg_hls/lane_seg_support.cpp:286) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_242_4' (lane_seg_hls/lane_seg_support.cpp:242) in function 'enc2_ir1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_262_8' (lane_seg_hls/lane_seg_support.cpp:262) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_263_9' (lane_seg_hls/lane_seg_support.cpp:263) in function 'enc2_ir1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:260:40) to (lane_seg_hls/lane_seg_support.cpp:260:31) in function 'enc2_ir1'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 64.386 seconds; current allocated memory: 1.197 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_2' (lane_seg_hls/lane_seg_support.cpp:238:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (lane_seg_hls/lane_seg_support.cpp:237:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_6' (lane_seg_hls/lane_seg_support.cpp:256:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_5' (lane_seg_hls/lane_seg_support.cpp:255:23) in function 'enc2_ir1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_11' (lane_seg_hls/lane_seg_support.cpp:282:28) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_10' (lane_seg_hls/lane_seg_support.cpp:281:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_6' (lane_seg_hls/lane_seg_support.cpp:165:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 16.526 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.912 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 144 seconds. CPU system time: 0 seconds. Elapsed time: 143.245 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 34, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 295 seconds. CPU system time: 0 seconds. Elapsed time: 295.718 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.464 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 106 seconds. CPU system time: 1 seconds. Elapsed time: 105.897 seconds; current allocated memory: 1.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.064 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 58 seconds. CPU system time: 0 seconds. Elapsed time: 58.17 seconds; current allocated memory: 1.404 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 57.412 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_286_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 56.519 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 7 seconds. Elapsed time: 10.793 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_61s_7ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.533 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline 'VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 20 seconds. Elapsed time: 33.895 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 5.753 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_1_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_2_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_3_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_4_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_5_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_6_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_7_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_8_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_9_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_10_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_11_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_12_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_13_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_14_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_15_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.451 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' pipeline 'VITIS_LOOP_286_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc2_ir1_Pipeline_VITIS_LOOP_286_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_286_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.724 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.064 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out2_ir1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out2_ir1', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA56_A24_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.631 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.425 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.762 seconds; current allocated memory: 1.517 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 880 seconds. CPU system time: 36 seconds. Elapsed time: 998.598 seconds; current allocated memory: 479.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 63.795 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 58.262 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:168:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:175:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:136:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_8' (lane_seg_hls/lane_seg_support.cpp:168:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (lane_seg_hls/lane_seg_support.cpp:175:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_4' (lane_seg_hls/lane_seg_support.cpp:135:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (lane_seg_hls/lane_seg_support.cpp:136:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [56][24], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA56_A24_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (lane_seg_hls/lane_seg_top.cpp:94:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 75264 and bit width 16 in loop 'VITIS_LOOP_379_10'(lane_seg_hls/lane_seg_support.cpp:379:24) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:379:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 25.565 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 12.997 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.632 seconds; current allocated memory: 1.123 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_3' (lane_seg_hls/lane_seg_support.cpp:339) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_7' (lane_seg_hls/lane_seg_support.cpp:357) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_13' (lane_seg_hls/lane_seg_support.cpp:383) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_13' (lane_seg_hls/lane_seg_support.cpp:286) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_339_3' (lane_seg_hls/lane_seg_support.cpp:339) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_357_7' (lane_seg_hls/lane_seg_support.cpp:357) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_341_4' (lane_seg_hls/lane_seg_support.cpp:341) in function 'enc3_ir2' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_359_8' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_360_9' (lane_seg_hls/lane_seg_support.cpp:360) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_242_4' (lane_seg_hls/lane_seg_support.cpp:242) in function 'enc2_ir1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_262_8' (lane_seg_hls/lane_seg_support.cpp:262) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_263_9' (lane_seg_hls/lane_seg_support.cpp:263) in function 'enc2_ir1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:357:40) to (lane_seg_hls/lane_seg_support.cpp:357:31) in function 'enc3_ir2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:260:40) to (lane_seg_hls/lane_seg_support.cpp:260:31) in function 'enc2_ir1'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 64 seconds. CPU system time: 1 seconds. Elapsed time: 65.603 seconds; current allocated memory: 1.192 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_337_2' (lane_seg_hls/lane_seg_support.cpp:337:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_336_1' (lane_seg_hls/lane_seg_support.cpp:336:23) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_356_6' (lane_seg_hls/lane_seg_support.cpp:356:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_355_5' (lane_seg_hls/lane_seg_support.cpp:355:23) in function 'enc3_ir2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_381_12' (lane_seg_hls/lane_seg_support.cpp:381:32) in function 'enc3_ir2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_11' (lane_seg_hls/lane_seg_support.cpp:380:28) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_379_10' (lane_seg_hls/lane_seg_support.cpp:379:24) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_2' (lane_seg_hls/lane_seg_support.cpp:238:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (lane_seg_hls/lane_seg_support.cpp:237:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_6' (lane_seg_hls/lane_seg_support.cpp:256:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_5' (lane_seg_hls/lane_seg_support.cpp:255:23) in function 'enc2_ir1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_11' (lane_seg_hls/lane_seg_support.cpp:282:28) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_10' (lane_seg_hls/lane_seg_support.cpp:281:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_6' (lane_seg_hls/lane_seg_support.cpp:165:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 16.733 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.937 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 145 seconds. CPU system time: 0 seconds. Elapsed time: 145.009 seconds; current allocated memory: 1.362 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.879 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.221 seconds; current allocated memory: 1.362 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 34, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 293 seconds. CPU system time: 0 seconds. Elapsed time: 293.46 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.063 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 107 seconds. CPU system time: 0 seconds. Elapsed time: 107.136 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.103 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 58 seconds. CPU system time: 0 seconds. Elapsed time: 58.752 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_1_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_1_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_1_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 57.728 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_286_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 56 seconds. CPU system time: 0 seconds. Elapsed time: 56.43 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3'): Unable to schedule 'load' operation ('out2_ir1_load_1', lane_seg_hls/lane_seg_support.cpp:337) on array 'out2_ir1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3'): Unable to schedule 'load' operation ('out2_ir1_load_3', lane_seg_hls/lane_seg_support.cpp:337) on array 'out2_ir1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3'): Unable to schedule 'load' operation ('out2_ir1_load_5', lane_seg_hls/lane_seg_support.cpp:337) on array 'out2_ir1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3'): Unable to schedule 'load' operation ('out2_ir1_load_7', lane_seg_hls/lane_seg_support.cpp:337) on array 'out2_ir1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3'): Unable to schedule 'load' operation ('out2_ir1_load_21', lane_seg_hls/lane_seg_support.cpp:337) on array 'out2_ir1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 59.586 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7' (loop 'VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:364) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7' (loop 'VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:364) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7' (loop 'VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:364) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7' (loop 'VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:364) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 58 seconds. CPU system time: 0 seconds. Elapsed time: 57.791 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_383_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_383_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 56.371 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 7 seconds. Elapsed time: 10.508 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_61s_7ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.362 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline 'VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 19 seconds. Elapsed time: 31.68 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 5.548 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_1_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_2_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_3_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_4_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_5_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_6_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_7_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_8_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_9_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_10_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_11_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_12_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_13_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_14_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_15_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.97 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.457 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' pipeline 'VITIS_LOOP_286_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_286_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_exp_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_dw_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_1_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_2_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_3_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_4_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_5_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_6_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_7_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_8_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_9_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_10_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_11_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_12_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_13_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_14_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_15_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_16_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_17_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_18_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_19_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_20_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_21_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_22_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2_exp_w_0_0_23_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir20iy' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' pipeline 'VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2CeG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2DeQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Ee0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Ffa' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Gfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Hfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2IfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2JfO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2KfY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Lf8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Mgi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Ngs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2OgC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2PgM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2QgW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Rg6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Shg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Thq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2UhA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2VhK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2WhU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Xh4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Yie' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir2Zio' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_337_2_VITIS_LOOP_339_3_enc3_ir20iy' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.918 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir21iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir22iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_0_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir23i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_0_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir24jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_1_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir25jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_1_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir26jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_1_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir27jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_2_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir28jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_2_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir29j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2_dw_w_2_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2bak' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7' pipeline 'VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir21iI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir22iS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir23i2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir24jc' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir25jm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir26jw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir27jG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir28jQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir29j0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_355_5_VITIS_LOOP_356_6_VITIS_LOOP_357_7_enc3_ir2bak' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.509 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_383_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_383_13' pipeline 'VITIS_LOOP_383_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc3_ir2_Pipeline_VITIS_LOOP_383_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_383_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_383_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.697 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out3_ir2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out3_ir2', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA56_A24_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out2_ir1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.683 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 10.525 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.929 seconds; current allocated memory: 1.440 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1060 seconds. CPU system time: 37 seconds. Elapsed time: 1182.06 seconds; current allocated memory: 409.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 72.315 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 57.682 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:168:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:175:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:136:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_8' (lane_seg_hls/lane_seg_support.cpp:168:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (lane_seg_hls/lane_seg_support.cpp:175:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_4' (lane_seg_hls/lane_seg_support.cpp:135:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (lane_seg_hls/lane_seg_support.cpp:136:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:167:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (lane_seg_hls/lane_seg_top.cpp:106:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 25088 and bit width 16 in loop 'VITIS_LOOP_478_10'(lane_seg_hls/lane_seg_support.cpp:478:24) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:478:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 26.186 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.289 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.464 seconds; current allocated memory: 1.129 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_13' (lane_seg_hls/lane_seg_support.cpp:482) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_13' (lane_seg_hls/lane_seg_support.cpp:386) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_13' (lane_seg_hls/lane_seg_support.cpp:286) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_440_4' (lane_seg_hls/lane_seg_support.cpp:440) in function 'enc4_ir3' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_458_8' (lane_seg_hls/lane_seg_support.cpp:458) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_459_9' (lane_seg_hls/lane_seg_support.cpp:459) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_342_4' (lane_seg_hls/lane_seg_support.cpp:342) in function 'enc3_ir2' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_8' (lane_seg_hls/lane_seg_support.cpp:361) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_362_9' (lane_seg_hls/lane_seg_support.cpp:362) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_242_4' (lane_seg_hls/lane_seg_support.cpp:242) in function 'enc2_ir1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_262_8' (lane_seg_hls/lane_seg_support.cpp:262) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_263_9' (lane_seg_hls/lane_seg_support.cpp:263) in function 'enc2_ir1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:456:40) to (lane_seg_hls/lane_seg_support.cpp:456:31) in function 'enc4_ir3'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:359:40) to (lane_seg_hls/lane_seg_support.cpp:359:31) in function 'enc3_ir2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:260:40) to (lane_seg_hls/lane_seg_support.cpp:260:31) in function 'enc2_ir1'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 66 seconds. CPU system time: 1 seconds. Elapsed time: 66.487 seconds; current allocated memory: 1.197 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_2' (lane_seg_hls/lane_seg_support.cpp:437:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_436_1' (lane_seg_hls/lane_seg_support.cpp:436:23) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_455_6' (lane_seg_hls/lane_seg_support.cpp:455:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_454_5' (lane_seg_hls/lane_seg_support.cpp:454:23) in function 'enc4_ir3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_480_12' (lane_seg_hls/lane_seg_support.cpp:480:32) in function 'enc4_ir3' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_11' (lane_seg_hls/lane_seg_support.cpp:479:28) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_10' (lane_seg_hls/lane_seg_support.cpp:478:24) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_2' (lane_seg_hls/lane_seg_support.cpp:338:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_336_1' (lane_seg_hls/lane_seg_support.cpp:336:23) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_358_6' (lane_seg_hls/lane_seg_support.cpp:358:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_356_5' (lane_seg_hls/lane_seg_support.cpp:356:23) in function 'enc3_ir2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_384_12' (lane_seg_hls/lane_seg_support.cpp:384:32) in function 'enc3_ir2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_11' (lane_seg_hls/lane_seg_support.cpp:383:28) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_381_10' (lane_seg_hls/lane_seg_support.cpp:381:24) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_2' (lane_seg_hls/lane_seg_support.cpp:238:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (lane_seg_hls/lane_seg_support.cpp:237:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_6' (lane_seg_hls/lane_seg_support.cpp:256:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_5' (lane_seg_hls/lane_seg_support.cpp:255:23) in function 'enc2_ir1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_11' (lane_seg_hls/lane_seg_support.cpp:282:28) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_10' (lane_seg_hls/lane_seg_support.cpp:281:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_6' (lane_seg_hls/lane_seg_support.cpp:165:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 17.39 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.973 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 144 seconds. CPU system time: 0 seconds. Elapsed time: 144.425 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 34, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 292 seconds. CPU system time: 0 seconds. Elapsed time: 292.509 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.137 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 107 seconds. CPU system time: 1 seconds. Elapsed time: 107.234 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 60.557 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_2_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_2_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_2_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_2_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 59 seconds. CPU system time: 0 seconds. Elapsed time: 59.839 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_286_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 59 seconds. CPU system time: 0 seconds. Elapsed time: 59.36 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_1', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_3', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_5', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_7', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_21', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62 seconds. CPU system time: 0 seconds. Elapsed time: 62.276 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_1_load_1', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_1_load_3', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_1_load_5', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 60.206 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 58 seconds. CPU system time: 0 seconds. Elapsed time: 59.074 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_1', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_3', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_5', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_7', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_21', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62 seconds. CPU system time: 0 seconds. Elapsed time: 62.31 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 59 seconds. CPU system time: 0 seconds. Elapsed time: 59.85 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_482_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 58 seconds. CPU system time: 0 seconds. Elapsed time: 58.392 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.273 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.532 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 6 seconds. Elapsed time: 10.874 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_61s_7ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.704 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline 'VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 21 seconds. Elapsed time: 34.265 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 4 seconds. Elapsed time: 7.687 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_1_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_2_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_3_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_4_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_5_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_6_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_7_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_8_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_9_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_10_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_11_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_12_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_13_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_14_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_15_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.896 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.964 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' pipeline 'VITIS_LOOP_286_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_286_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.622 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_exp_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_dw_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_1_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_2_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_3_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_4_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_5_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_6_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_7_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_8_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_9_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_10_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_11_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_12_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_13_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_14_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_15_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_16_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_17_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_18_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_19_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_20_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_21_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_22_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_23_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.254 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.671 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' pipeline 'VITIS_LOOP_386_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_386_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.398 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_exp_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_dw_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_1_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_2_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_3_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_4_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_5_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_6_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_7_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_8_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_9_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_10_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_11_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_12_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_13_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_14_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_15_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_16_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_17_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_18_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_19_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_20_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_21_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_22_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_23_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.368 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.755 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' pipeline 'VITIS_LOOP_482_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_482_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13_enc4_ir3_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.951 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_enc4_ir3_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out4_ir3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out4_ir3', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out2_ir1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.009 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 12.931 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 8.797 seconds; current allocated memory: 1.480 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1267 seconds. CPU system time: 43 seconds. Elapsed time: 1400.1 seconds; current allocated memory: 446.785 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 81.734 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'out4_ir3'; did you mean 'out5_ir4'? (lane_seg_hls/lane_seg_top.cpp:159:23)
INFO: [HLS 207-4436] 'out5_ir4' declared here (lane_seg_hls/lane_seg_top.cpp:78:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.587 seconds; current allocated memory: 6.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 60.66 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:168:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:175:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:136:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_8' (lane_seg_hls/lane_seg_support.cpp:168:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (lane_seg_hls/lane_seg_support.cpp:175:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_4' (lane_seg_hls/lane_seg_support.cpp:135:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (lane_seg_hls/lane_seg_support.cpp:136:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (lane_seg_hls/lane_seg_top.cpp:127:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 25088 and bit width 16 in loop 'VITIS_LOOP_575_10'(lane_seg_hls/lane_seg_support.cpp:575:24) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:575:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 26.864 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.305 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.41 seconds; current allocated memory: 1.131 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_535_3' (lane_seg_hls/lane_seg_support.cpp:535) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_553_7' (lane_seg_hls/lane_seg_support.cpp:553) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_579_13' (lane_seg_hls/lane_seg_support.cpp:579) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_13' (lane_seg_hls/lane_seg_support.cpp:482) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_13' (lane_seg_hls/lane_seg_support.cpp:386) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_13' (lane_seg_hls/lane_seg_support.cpp:286) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_535_3' (lane_seg_hls/lane_seg_support.cpp:535) in function 'enc5_ir4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_553_7' (lane_seg_hls/lane_seg_support.cpp:553) in function 'enc5_ir4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_537_4' (lane_seg_hls/lane_seg_support.cpp:537) in function 'enc5_ir4' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_555_8' (lane_seg_hls/lane_seg_support.cpp:555) in function 'enc5_ir4' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_556_9' (lane_seg_hls/lane_seg_support.cpp:556) in function 'enc5_ir4' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_440_4' (lane_seg_hls/lane_seg_support.cpp:440) in function 'enc4_ir3' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_458_8' (lane_seg_hls/lane_seg_support.cpp:458) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_459_9' (lane_seg_hls/lane_seg_support.cpp:459) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_342_4' (lane_seg_hls/lane_seg_support.cpp:342) in function 'enc3_ir2' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_8' (lane_seg_hls/lane_seg_support.cpp:361) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_362_9' (lane_seg_hls/lane_seg_support.cpp:362) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_242_4' (lane_seg_hls/lane_seg_support.cpp:242) in function 'enc2_ir1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_262_8' (lane_seg_hls/lane_seg_support.cpp:262) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_263_9' (lane_seg_hls/lane_seg_support.cpp:263) in function 'enc2_ir1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:553:40) to (lane_seg_hls/lane_seg_support.cpp:553:31) in function 'enc5_ir4'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:456:40) to (lane_seg_hls/lane_seg_support.cpp:456:31) in function 'enc4_ir3'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:359:40) to (lane_seg_hls/lane_seg_support.cpp:359:31) in function 'enc3_ir2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:260:40) to (lane_seg_hls/lane_seg_support.cpp:260:31) in function 'enc2_ir1'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 65.246 seconds; current allocated memory: 1.202 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_534_2' (lane_seg_hls/lane_seg_support.cpp:534:27) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_533_1' (lane_seg_hls/lane_seg_support.cpp:533:23) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_552_6' (lane_seg_hls/lane_seg_support.cpp:552:27) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_551_5' (lane_seg_hls/lane_seg_support.cpp:551:23) in function 'enc5_ir4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_577_12' (lane_seg_hls/lane_seg_support.cpp:577:32) in function 'enc5_ir4' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_576_11' (lane_seg_hls/lane_seg_support.cpp:576:28) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_575_10' (lane_seg_hls/lane_seg_support.cpp:575:24) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_2' (lane_seg_hls/lane_seg_support.cpp:437:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_436_1' (lane_seg_hls/lane_seg_support.cpp:436:23) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_455_6' (lane_seg_hls/lane_seg_support.cpp:455:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_454_5' (lane_seg_hls/lane_seg_support.cpp:454:23) in function 'enc4_ir3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_480_12' (lane_seg_hls/lane_seg_support.cpp:480:32) in function 'enc4_ir3' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_11' (lane_seg_hls/lane_seg_support.cpp:479:28) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_10' (lane_seg_hls/lane_seg_support.cpp:478:24) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_2' (lane_seg_hls/lane_seg_support.cpp:338:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_336_1' (lane_seg_hls/lane_seg_support.cpp:336:23) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_358_6' (lane_seg_hls/lane_seg_support.cpp:358:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_356_5' (lane_seg_hls/lane_seg_support.cpp:356:23) in function 'enc3_ir2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_384_12' (lane_seg_hls/lane_seg_support.cpp:384:32) in function 'enc3_ir2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_11' (lane_seg_hls/lane_seg_support.cpp:383:28) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_381_10' (lane_seg_hls/lane_seg_support.cpp:381:24) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_2' (lane_seg_hls/lane_seg_support.cpp:238:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (lane_seg_hls/lane_seg_support.cpp:237:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_6' (lane_seg_hls/lane_seg_support.cpp:256:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_5' (lane_seg_hls/lane_seg_support.cpp:255:23) in function 'enc2_ir1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_11' (lane_seg_hls/lane_seg_support.cpp:282:28) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_10' (lane_seg_hls/lane_seg_support.cpp:281:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_6' (lane_seg_hls/lane_seg_support.cpp:165:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 17.063 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 145 seconds. CPU system time: 0 seconds. Elapsed time: 144.872 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.881 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 34, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 294 seconds. CPU system time: 0 seconds. Elapsed time: 294.777 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.991 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 108 seconds. CPU system time: 0 seconds. Elapsed time: 108.407 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 60.906 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_3_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_3_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_3_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_3_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 59.877 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_286_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 59 seconds. CPU system time: 0 seconds. Elapsed time: 58.543 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_1', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_3', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_5', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_7', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_21', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 64.045 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_2_load_1', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_2_load_3', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_2_load_5', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_2_load_7', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 61.521 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 60.674 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_1', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_3', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_5', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_7', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_21', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.339 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_1_load_1', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_1_load_3', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_1_load_5', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 60.792 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_482_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 60.396 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' (loop 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'): Unable to schedule 'load' operation ('out4_ir3_load_1', lane_seg_hls/lane_seg_support.cpp:534) on array 'out4_ir3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' (loop 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'): Unable to schedule 'load' operation ('out4_ir3_load_3', lane_seg_hls/lane_seg_support.cpp:534) on array 'out4_ir3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' (loop 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'): Unable to schedule 'load' operation ('out4_ir3_load_5', lane_seg_hls/lane_seg_support.cpp:534) on array 'out4_ir3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' (loop 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'): Unable to schedule 'load' operation ('out4_ir3_load_7', lane_seg_hls/lane_seg_support.cpp:534) on array 'out4_ir3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' (loop 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'): Unable to schedule 'load' operation ('out4_ir3_load_21', lane_seg_hls/lane_seg_support.cpp:534) on array 'out4_ir3' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' (loop 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'): Unable to schedule 'load' operation ('out4_ir3_load_29', lane_seg_hls/lane_seg_support.cpp:534) on array 'out4_ir3' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 64.441 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7' (loop 'VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:560) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7' (loop 'VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:560) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7' (loop 'VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:560) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7' (loop 'VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:560) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62 seconds. CPU system time: 0 seconds. Elapsed time: 62.012 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_579_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_579_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_579_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 60.422 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.857 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 6 seconds. Elapsed time: 10.712 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_61s_7ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.35 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline 'VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 19 seconds. Elapsed time: 30.359 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.668 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_1_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_2_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_3_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_4_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_5_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_6_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_7_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_8_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_9_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_10_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_11_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_12_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_13_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_14_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_15_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.126 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.655 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' pipeline 'VITIS_LOOP_286_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_286_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.422 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_exp_out_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_dw_out_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_1_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_2_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_3_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_4_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_5_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_6_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_7_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_8_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_9_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_10_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_11_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_12_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_13_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_14_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_15_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_16_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_17_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_18_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_19_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_20_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_21_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_22_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_23_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.295 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.595 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' pipeline 'VITIS_LOOP_386_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_386_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_exp_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_dw_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_1_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_2_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_3_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_4_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_5_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_6_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_7_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_8_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_9_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_10_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_11_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_12_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_13_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_14_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_15_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_16_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_17_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_18_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_19_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_20_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_21_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_22_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_23_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.334 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.731 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' pipeline 'VITIS_LOOP_482_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_482_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13_enc4_ir3_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.547 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_exp_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_dw_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_enc4_ir3_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.703 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_b_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_1_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_2_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_3_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_4_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_5_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_6_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_7_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_8_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_9_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_10_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_11_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_12_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_13_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_14_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_15_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_16_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_17_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_18_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_19_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_20_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_21_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_22_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_23_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_24_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_25_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_26_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_27_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_28_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_29_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_30_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4_exp_w_0_0_31_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cgu' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' pipeline 'VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bKp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bLp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bMq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bNq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bOq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bPq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bQq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bRq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bSr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bTr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bUr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bVr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bWr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bXr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bYs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4bZs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b0s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b1s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b2s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b3s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b4t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b5t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b6t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b7t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b8t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4b9t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cau' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cbu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4ccu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cdu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4ceu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_533_1_VITIS_LOOP_534_2_VITIS_LOOP_535_3_enc5_ir4cgu' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.48 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_b_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_0_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_0_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_0_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_1_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_1_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_1_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_2_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_2_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4_dw_w_2_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cqw' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7' pipeline 'VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4chv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4civ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cjv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4ckv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4clv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cmv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cnw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cow' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cpw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_551_5_VITIS_LOOP_552_6_VITIS_LOOP_553_7_enc5_ir4cqw' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.075 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_579_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_579_13' pipeline 'VITIS_LOOP_579_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc5_ir4_Pipeline_VITIS_LOOP_579_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_579_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_579_13_enc5_ir4_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.772 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc5_ir4_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc5_ir4_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_enc5_ir4_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out5_ir4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out5_ir4', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out2_ir1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out4_ir3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.234 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 3 seconds. Elapsed time: 18.336 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 10.683 seconds; current allocated memory: 1.732 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1469 seconds. CPU system time: 42 seconds. Elapsed time: 1611.46 seconds; current allocated memory: 704.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 91.322 seconds; current allocated memory: 0.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 62.041 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:168:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:175:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:136:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_8' (lane_seg_hls/lane_seg_support.cpp:168:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (lane_seg_hls/lane_seg_support.cpp:175:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_4' (lane_seg_hls/lane_seg_support.cpp:135:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (lane_seg_hls/lane_seg_support.cpp:136:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [28][32], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (lane_seg_hls/lane_seg_top.cpp:127:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 25088 and bit width 16 in loop 'VITIS_LOOP_669_10'(lane_seg_hls/lane_seg_support.cpp:669:24) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:669:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 27.318 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.758 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.847 seconds; current allocated memory: 1.127 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_629_3' (lane_seg_hls/lane_seg_support.cpp:629) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_647_7' (lane_seg_hls/lane_seg_support.cpp:647) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_673_13' (lane_seg_hls/lane_seg_support.cpp:673) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_3' (lane_seg_hls/lane_seg_support.cpp:534) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_552_7' (lane_seg_hls/lane_seg_support.cpp:552) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_578_13' (lane_seg_hls/lane_seg_support.cpp:578) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_13' (lane_seg_hls/lane_seg_support.cpp:482) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_13' (lane_seg_hls/lane_seg_support.cpp:386) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_13' (lane_seg_hls/lane_seg_support.cpp:286) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_629_3' (lane_seg_hls/lane_seg_support.cpp:629) in function 'enc6_ir5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_647_7' (lane_seg_hls/lane_seg_support.cpp:647) in function 'enc6_ir5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_534_3' (lane_seg_hls/lane_seg_support.cpp:534) in function 'enc5_ir4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_552_7' (lane_seg_hls/lane_seg_support.cpp:552) in function 'enc5_ir4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_631_4' (lane_seg_hls/lane_seg_support.cpp:631) in function 'enc6_ir5' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_649_8' (lane_seg_hls/lane_seg_support.cpp:649) in function 'enc6_ir5' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_650_9' (lane_seg_hls/lane_seg_support.cpp:650) in function 'enc6_ir5' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_536_4' (lane_seg_hls/lane_seg_support.cpp:536) in function 'enc5_ir4' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_554_8' (lane_seg_hls/lane_seg_support.cpp:554) in function 'enc5_ir4' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_555_9' (lane_seg_hls/lane_seg_support.cpp:555) in function 'enc5_ir4' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_440_4' (lane_seg_hls/lane_seg_support.cpp:440) in function 'enc4_ir3' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_458_8' (lane_seg_hls/lane_seg_support.cpp:458) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_459_9' (lane_seg_hls/lane_seg_support.cpp:459) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_342_4' (lane_seg_hls/lane_seg_support.cpp:342) in function 'enc3_ir2' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_8' (lane_seg_hls/lane_seg_support.cpp:361) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_362_9' (lane_seg_hls/lane_seg_support.cpp:362) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_242_4' (lane_seg_hls/lane_seg_support.cpp:242) in function 'enc2_ir1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_262_8' (lane_seg_hls/lane_seg_support.cpp:262) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_263_9' (lane_seg_hls/lane_seg_support.cpp:263) in function 'enc2_ir1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:647:40) to (lane_seg_hls/lane_seg_support.cpp:647:31) in function 'enc6_ir5'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:552:40) to (lane_seg_hls/lane_seg_support.cpp:552:31) in function 'enc5_ir4'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:456:40) to (lane_seg_hls/lane_seg_support.cpp:456:31) in function 'enc4_ir3'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:359:40) to (lane_seg_hls/lane_seg_support.cpp:359:31) in function 'enc3_ir2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:260:40) to (lane_seg_hls/lane_seg_support.cpp:260:31) in function 'enc2_ir1'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 50 seconds. CPU system time: 1 seconds. Elapsed time: 51.429 seconds; current allocated memory: 1.199 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_628_2' (lane_seg_hls/lane_seg_support.cpp:628:27) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_1' (lane_seg_hls/lane_seg_support.cpp:627:23) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_646_6' (lane_seg_hls/lane_seg_support.cpp:646:27) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_645_5' (lane_seg_hls/lane_seg_support.cpp:645:23) in function 'enc6_ir5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_671_12' (lane_seg_hls/lane_seg_support.cpp:671:32) in function 'enc6_ir5' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_670_11' (lane_seg_hls/lane_seg_support.cpp:670:28) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_669_10' (lane_seg_hls/lane_seg_support.cpp:669:24) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_533_2' (lane_seg_hls/lane_seg_support.cpp:533:27) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_532_1' (lane_seg_hls/lane_seg_support.cpp:532:23) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_551_6' (lane_seg_hls/lane_seg_support.cpp:551:27) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_550_5' (lane_seg_hls/lane_seg_support.cpp:550:23) in function 'enc5_ir4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_576_12' (lane_seg_hls/lane_seg_support.cpp:576:32) in function 'enc5_ir4' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_575_11' (lane_seg_hls/lane_seg_support.cpp:575:28) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_574_10' (lane_seg_hls/lane_seg_support.cpp:574:24) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_2' (lane_seg_hls/lane_seg_support.cpp:437:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_436_1' (lane_seg_hls/lane_seg_support.cpp:436:23) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_455_6' (lane_seg_hls/lane_seg_support.cpp:455:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_454_5' (lane_seg_hls/lane_seg_support.cpp:454:23) in function 'enc4_ir3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_480_12' (lane_seg_hls/lane_seg_support.cpp:480:32) in function 'enc4_ir3' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_11' (lane_seg_hls/lane_seg_support.cpp:479:28) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_10' (lane_seg_hls/lane_seg_support.cpp:478:24) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_2' (lane_seg_hls/lane_seg_support.cpp:338:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_336_1' (lane_seg_hls/lane_seg_support.cpp:336:23) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_358_6' (lane_seg_hls/lane_seg_support.cpp:358:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_356_5' (lane_seg_hls/lane_seg_support.cpp:356:23) in function 'enc3_ir2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_384_12' (lane_seg_hls/lane_seg_support.cpp:384:32) in function 'enc3_ir2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_11' (lane_seg_hls/lane_seg_support.cpp:383:28) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_381_10' (lane_seg_hls/lane_seg_support.cpp:381:24) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_2' (lane_seg_hls/lane_seg_support.cpp:238:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (lane_seg_hls/lane_seg_support.cpp:237:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_6' (lane_seg_hls/lane_seg_support.cpp:256:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_5' (lane_seg_hls/lane_seg_support.cpp:255:23) in function 'enc2_ir1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_11' (lane_seg_hls/lane_seg_support.cpp:282:28) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_10' (lane_seg_hls/lane_seg_support.cpp:281:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_6' (lane_seg_hls/lane_seg_support.cpp:165:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 18.039 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.006 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 152 seconds. CPU system time: 0 seconds. Elapsed time: 152.287 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.939 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 34, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 302 seconds. CPU system time: 0 seconds. Elapsed time: 303.155 seconds; current allocated memory: 1.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.384 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 112 seconds. CPU system time: 1 seconds. Elapsed time: 112.323 seconds; current allocated memory: 1.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.125 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 1.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.301 seconds; current allocated memory: 1.560 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_4_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_4_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_4_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_4_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 62.99 seconds; current allocated memory: 1.562 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_286_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62 seconds. CPU system time: 0 seconds. Elapsed time: 61.99 seconds; current allocated memory: 1.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_1', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_3', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_5', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_7', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_21', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.233 seconds; current allocated memory: 1.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_3_load_1', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_3_load_3', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_3_load_5', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_3_load_7', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62 seconds. CPU system time: 0 seconds. Elapsed time: 62.005 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 61.264 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_1', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_3', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_5', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_7', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_21', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.573 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_2_load_1', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_2_load_3', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_2_load_5', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_2_load_7', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 61.762 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_482_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 60.144 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_1', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_3', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_5', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_7', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_21', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_29', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 63.966 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_1_load_1', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_1_load_3', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_1_load_5', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62 seconds. CPU system time: 0 seconds. Elapsed time: 62.008 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_578_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_578_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 60.326 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_1', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_3', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_5', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_7', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_21', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' (loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'): Unable to schedule 'load' operation ('out5_ir4_load_29', lane_seg_hls/lane_seg_support.cpp:628) on array 'out5_ir4' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 63.918 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' (loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:654) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' (loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:654) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' (loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:654) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' (loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:654) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62 seconds. CPU system time: 0 seconds. Elapsed time: 61.764 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_673_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_673_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_673_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60 seconds. CPU system time: 0 seconds. Elapsed time: 60.174 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 7 seconds. Elapsed time: 10.538 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_61s_7ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.326 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline 'VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 18 seconds. Elapsed time: 30.393 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 5.647 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_1_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_2_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_3_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_4_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_5_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_6_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_7_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_8_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_9_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_10_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_11_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_12_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_13_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_14_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_15_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.105 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.648 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' pipeline 'VITIS_LOOP_286_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_286_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_exp_out_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_dw_out_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.993 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_1_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_2_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_3_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_4_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_5_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_6_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_7_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_8_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_9_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_10_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_11_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_12_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_13_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_14_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_15_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_16_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_17_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_18_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_19_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_20_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_21_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_22_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_23_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.183 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.654 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' pipeline 'VITIS_LOOP_386_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_386_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_exp_out_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_dw_out_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_1_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_2_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_3_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_4_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_5_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_6_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_7_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_8_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_9_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_10_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_11_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_12_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_13_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_14_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_15_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_16_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_17_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_18_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_19_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_20_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_21_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_22_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_23_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.387 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.82 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' pipeline 'VITIS_LOOP_482_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_482_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13_enc4_ir3_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_exp_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_dw_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_enc4_ir3_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_b_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_1_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_2_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_3_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_4_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_5_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_6_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_7_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_8_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_9_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_10_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_11_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_12_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_13_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_14_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_15_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_16_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_17_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_18_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_19_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_20_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_21_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_22_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_23_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_24_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_25_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_26_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_27_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_28_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_29_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_30_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_31_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cgu' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' pipeline 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bKp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bLp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bMq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bNq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bOq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bPq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bQq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bRq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bSr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bTr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bUr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bVr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bWr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bXr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bYs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bZs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b0s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b1s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b2s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b3s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b4t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b5t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b6t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b7t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b8t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b9t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cau' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cbu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ccu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cdu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ceu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cgu' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.073 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_b_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cqw' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' pipeline 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4chv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4civ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cjv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4ckv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4clv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cmv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cnw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cow' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cpw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cqw' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.685 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' pipeline 'VITIS_LOOP_578_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_578_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_578_13_enc5_ir4_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.343 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc5_ir4_exp_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc5_ir4_dw_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_enc5_ir4_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_b_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_1_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_2_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_3_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_4_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_5_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_6_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_7_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_8_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_9_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_10_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_11_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_12_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_13_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_14_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_15_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_16_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_17_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_18_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_19_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_20_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_21_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_22_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_23_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_24_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_25_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_26_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_27_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_28_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_29_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_30_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5_exp_w_0_0_31_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cXB' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' pipeline 'VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5crw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5csw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5ctx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cux' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cvx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cwx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cxx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cyx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5czy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cAy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cBy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cCy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cDy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cEy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cFz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cGz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cHz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cIz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cJz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cKz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cLz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cMA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cNA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cOA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cPA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cQA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cRA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cSB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cTB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cUB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cVB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cWB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_627_1_VITIS_LOOP_628_2_VITIS_LOOP_629_3_enc6_ir5cXB' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.041 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_b_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_0_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_0_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_0_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_1_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_1_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_1_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_2_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_2_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5_dw_w_2_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c7D' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' pipeline 'VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5cYC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5cZC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c0C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c1C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c2C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c3C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c4D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c5D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c6D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_645_5_VITIS_LOOP_646_6_VITIS_LOOP_647_7_enc6_ir5c7D' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.788 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_673_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_673_13' pipeline 'VITIS_LOOP_673_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc6_ir5_Pipeline_VITIS_LOOP_673_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_673_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_673_13_enc6_ir5_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.794 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc6_ir5_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc6_ir5_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_enc6_ir5_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out6_ir5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out6_ir5', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA28_A32_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out2_ir1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out4_ir3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.046 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 3 seconds. Elapsed time: 17.395 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 11.397 seconds; current allocated memory: 1.568 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1676 seconds. CPU system time: 45 seconds. Elapsed time: 1824.41 seconds; current allocated memory: 541.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 11.687 seconds; current allocated memory: 5.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 93.981 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 107.211 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 69.451 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:168:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:175:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:136:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_8' (lane_seg_hls/lane_seg_support.cpp:168:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (lane_seg_hls/lane_seg_support.cpp:175:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_4' (lane_seg_hls/lane_seg_support.cpp:135:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (lane_seg_hls/lane_seg_support.cpp:136:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [14][64], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [14][64], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [14][64], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:167:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA14_A64_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (lane_seg_hls/lane_seg_top.cpp:151:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 12544 and bit width 16 in loop 'VITIS_LOOP_860_10'(lane_seg_hls/lane_seg_support.cpp:860:24) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:860:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 26.985 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.253 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.968 seconds; current allocated memory: 1.132 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_820_3' (lane_seg_hls/lane_seg_support.cpp:820) in function 'enc8_ir7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_838_7' (lane_seg_hls/lane_seg_support.cpp:838) in function 'enc8_ir7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_864_13' (lane_seg_hls/lane_seg_support.cpp:864) in function 'enc8_ir7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_725_3' (lane_seg_hls/lane_seg_support.cpp:725) in function 'enc7_ir6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_743_7' (lane_seg_hls/lane_seg_support.cpp:743) in function 'enc7_ir6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_769_13' (lane_seg_hls/lane_seg_support.cpp:769) in function 'enc7_ir6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_630_3' (lane_seg_hls/lane_seg_support.cpp:630) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_648_7' (lane_seg_hls/lane_seg_support.cpp:648) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_674_13' (lane_seg_hls/lane_seg_support.cpp:674) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_3' (lane_seg_hls/lane_seg_support.cpp:534) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_552_7' (lane_seg_hls/lane_seg_support.cpp:552) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_578_13' (lane_seg_hls/lane_seg_support.cpp:578) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_13' (lane_seg_hls/lane_seg_support.cpp:482) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_13' (lane_seg_hls/lane_seg_support.cpp:386) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_13' (lane_seg_hls/lane_seg_support.cpp:286) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_820_3' (lane_seg_hls/lane_seg_support.cpp:820) in function 'enc8_ir7' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_838_7' (lane_seg_hls/lane_seg_support.cpp:838) in function 'enc8_ir7' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_725_3' (lane_seg_hls/lane_seg_support.cpp:725) in function 'enc7_ir6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_743_7' (lane_seg_hls/lane_seg_support.cpp:743) in function 'enc7_ir6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_630_3' (lane_seg_hls/lane_seg_support.cpp:630) in function 'enc6_ir5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_648_7' (lane_seg_hls/lane_seg_support.cpp:648) in function 'enc6_ir5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_534_3' (lane_seg_hls/lane_seg_support.cpp:534) in function 'enc5_ir4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_552_7' (lane_seg_hls/lane_seg_support.cpp:552) in function 'enc5_ir4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_822_4' (lane_seg_hls/lane_seg_support.cpp:822) in function 'enc8_ir7' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_840_8' (lane_seg_hls/lane_seg_support.cpp:840) in function 'enc8_ir7' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_841_9' (lane_seg_hls/lane_seg_support.cpp:841) in function 'enc8_ir7' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_727_4' (lane_seg_hls/lane_seg_support.cpp:727) in function 'enc7_ir6' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_745_8' (lane_seg_hls/lane_seg_support.cpp:745) in function 'enc7_ir6' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_746_9' (lane_seg_hls/lane_seg_support.cpp:746) in function 'enc7_ir6' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_632_4' (lane_seg_hls/lane_seg_support.cpp:632) in function 'enc6_ir5' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_650_8' (lane_seg_hls/lane_seg_support.cpp:650) in function 'enc6_ir5' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_651_9' (lane_seg_hls/lane_seg_support.cpp:651) in function 'enc6_ir5' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_536_4' (lane_seg_hls/lane_seg_support.cpp:536) in function 'enc5_ir4' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_554_8' (lane_seg_hls/lane_seg_support.cpp:554) in function 'enc5_ir4' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_555_9' (lane_seg_hls/lane_seg_support.cpp:555) in function 'enc5_ir4' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_440_4' (lane_seg_hls/lane_seg_support.cpp:440) in function 'enc4_ir3' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_458_8' (lane_seg_hls/lane_seg_support.cpp:458) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_459_9' (lane_seg_hls/lane_seg_support.cpp:459) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_342_4' (lane_seg_hls/lane_seg_support.cpp:342) in function 'enc3_ir2' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_8' (lane_seg_hls/lane_seg_support.cpp:361) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_362_9' (lane_seg_hls/lane_seg_support.cpp:362) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_242_4' (lane_seg_hls/lane_seg_support.cpp:242) in function 'enc2_ir1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_262_8' (lane_seg_hls/lane_seg_support.cpp:262) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_263_9' (lane_seg_hls/lane_seg_support.cpp:263) in function 'enc2_ir1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:838:40) to (lane_seg_hls/lane_seg_support.cpp:838:31) in function 'enc8_ir7'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:743:40) to (lane_seg_hls/lane_seg_support.cpp:743:31) in function 'enc7_ir6'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:648:40) to (lane_seg_hls/lane_seg_support.cpp:648:31) in function 'enc6_ir5'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:552:40) to (lane_seg_hls/lane_seg_support.cpp:552:31) in function 'enc5_ir4'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:456:40) to (lane_seg_hls/lane_seg_support.cpp:456:31) in function 'enc4_ir3'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:359:40) to (lane_seg_hls/lane_seg_support.cpp:359:31) in function 'enc3_ir2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:260:40) to (lane_seg_hls/lane_seg_support.cpp:260:31) in function 'enc2_ir1'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 53 seconds. CPU system time: 0 seconds. Elapsed time: 55.918 seconds; current allocated memory: 1.205 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_819_2' (lane_seg_hls/lane_seg_support.cpp:819:27) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_818_1' (lane_seg_hls/lane_seg_support.cpp:818:23) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_837_6' (lane_seg_hls/lane_seg_support.cpp:837:27) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_836_5' (lane_seg_hls/lane_seg_support.cpp:836:23) in function 'enc8_ir7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_862_12' (lane_seg_hls/lane_seg_support.cpp:862:32) in function 'enc8_ir7' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_861_11' (lane_seg_hls/lane_seg_support.cpp:861:28) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_860_10' (lane_seg_hls/lane_seg_support.cpp:860:24) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_724_2' (lane_seg_hls/lane_seg_support.cpp:724:27) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_723_1' (lane_seg_hls/lane_seg_support.cpp:723:23) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_742_6' (lane_seg_hls/lane_seg_support.cpp:742:27) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_741_5' (lane_seg_hls/lane_seg_support.cpp:741:23) in function 'enc7_ir6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_767_12' (lane_seg_hls/lane_seg_support.cpp:767:32) in function 'enc7_ir6' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_766_11' (lane_seg_hls/lane_seg_support.cpp:766:28) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_765_10' (lane_seg_hls/lane_seg_support.cpp:765:24) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_629_2' (lane_seg_hls/lane_seg_support.cpp:629:27) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_628_1' (lane_seg_hls/lane_seg_support.cpp:628:23) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_647_6' (lane_seg_hls/lane_seg_support.cpp:647:27) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_646_5' (lane_seg_hls/lane_seg_support.cpp:646:23) in function 'enc6_ir5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_672_12' (lane_seg_hls/lane_seg_support.cpp:672:32) in function 'enc6_ir5' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_671_11' (lane_seg_hls/lane_seg_support.cpp:671:28) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_670_10' (lane_seg_hls/lane_seg_support.cpp:670:24) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_533_2' (lane_seg_hls/lane_seg_support.cpp:533:27) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_532_1' (lane_seg_hls/lane_seg_support.cpp:532:23) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_551_6' (lane_seg_hls/lane_seg_support.cpp:551:27) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_550_5' (lane_seg_hls/lane_seg_support.cpp:550:23) in function 'enc5_ir4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_576_12' (lane_seg_hls/lane_seg_support.cpp:576:32) in function 'enc5_ir4' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_575_11' (lane_seg_hls/lane_seg_support.cpp:575:28) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_574_10' (lane_seg_hls/lane_seg_support.cpp:574:24) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_2' (lane_seg_hls/lane_seg_support.cpp:437:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_436_1' (lane_seg_hls/lane_seg_support.cpp:436:23) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_455_6' (lane_seg_hls/lane_seg_support.cpp:455:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_454_5' (lane_seg_hls/lane_seg_support.cpp:454:23) in function 'enc4_ir3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_480_12' (lane_seg_hls/lane_seg_support.cpp:480:32) in function 'enc4_ir3' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_11' (lane_seg_hls/lane_seg_support.cpp:479:28) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_10' (lane_seg_hls/lane_seg_support.cpp:478:24) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_2' (lane_seg_hls/lane_seg_support.cpp:338:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_336_1' (lane_seg_hls/lane_seg_support.cpp:336:23) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_358_6' (lane_seg_hls/lane_seg_support.cpp:358:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_356_5' (lane_seg_hls/lane_seg_support.cpp:356:23) in function 'enc3_ir2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_384_12' (lane_seg_hls/lane_seg_support.cpp:384:32) in function 'enc3_ir2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_11' (lane_seg_hls/lane_seg_support.cpp:383:28) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_381_10' (lane_seg_hls/lane_seg_support.cpp:381:24) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_2' (lane_seg_hls/lane_seg_support.cpp:238:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (lane_seg_hls/lane_seg_support.cpp:237:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_6' (lane_seg_hls/lane_seg_support.cpp:256:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_5' (lane_seg_hls/lane_seg_support.cpp:255:23) in function 'enc2_ir1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_11' (lane_seg_hls/lane_seg_support.cpp:282:28) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_10' (lane_seg_hls/lane_seg_support.cpp:281:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_6' (lane_seg_hls/lane_seg_support.cpp:165:23) in function 'enc1_ir0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 20.115 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.238 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 180 seconds. CPU system time: 0 seconds. Elapsed time: 180.334 seconds; current allocated memory: 1.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.002 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 1.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 34, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 305 seconds. CPU system time: 0 seconds. Elapsed time: 305.763 seconds; current allocated memory: 1.637 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.555 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 118 seconds. CPU system time: 0 seconds. Elapsed time: 118.704 seconds; current allocated memory: 1.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68 seconds. CPU system time: 0 seconds. Elapsed time: 68.841 seconds; current allocated memory: 1.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_6_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_6_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_6_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_6_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 67 seconds. CPU system time: 0 seconds. Elapsed time: 67.793 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_286_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 66 seconds. CPU system time: 0 seconds. Elapsed time: 65.445 seconds; current allocated memory: 1.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_1', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_3', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_5', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_7', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_21', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68 seconds. CPU system time: 0 seconds. Elapsed time: 68.035 seconds; current allocated memory: 1.648 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_5_load_1', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_5' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_5_load_3', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_5' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_5_load_5', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_5' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_5_load_7', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65 seconds. CPU system time: 0 seconds. Elapsed time: 65.231 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.62 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.652 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_1', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_3', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_5', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_7', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_21', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 67 seconds. CPU system time: 0 seconds. Elapsed time: 66.986 seconds; current allocated memory: 1.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_4_load_1', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_4_load_3', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_4_load_5', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_4_load_7', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65 seconds. CPU system time: 0 seconds. Elapsed time: 65.003 seconds; current allocated memory: 1.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_482_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.932 seconds; current allocated memory: 1.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.657 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_1', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_3', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_5', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_7', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_21', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_29', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68 seconds. CPU system time: 0 seconds. Elapsed time: 68.264 seconds; current allocated memory: 1.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_3_load_1', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_3_load_3', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_3_load_5', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_3_load_7', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65 seconds. CPU system time: 0 seconds. Elapsed time: 65.384 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_578_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_578_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 64.014 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_1', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_3', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_5', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_7', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_21', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_29', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 68 seconds. CPU system time: 0 seconds. Elapsed time: 68.556 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_2_load_1', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_2_load_3', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_2_load_5', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_2_load_7', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 67 seconds. CPU system time: 0 seconds. Elapsed time: 67.117 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_674_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_674_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_674_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65 seconds. CPU system time: 0 seconds. Elapsed time: 64.8 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_1', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_3', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_5', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_7', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_21', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' (loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'): Unable to schedule 'load' operation ('out6_ir5_load_29', lane_seg_hls/lane_seg_support.cpp:724) on array 'out6_ir5' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 67 seconds. CPU system time: 0 seconds. Elapsed time: 67.6 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' (loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'): Unable to schedule 'load' operation ('exp_out_1_load_1', lane_seg_hls/lane_seg_support.cpp:750) on array 'exp_out_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' (loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'): Unable to schedule 'load' operation ('exp_out_1_load_3', lane_seg_hls/lane_seg_support.cpp:750) on array 'exp_out_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' (loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'): Unable to schedule 'load' operation ('exp_out_1_load_5', lane_seg_hls/lane_seg_support.cpp:750) on array 'exp_out_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' (loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:750) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65 seconds. CPU system time: 0 seconds. Elapsed time: 65.497 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc7_ir6_Pipeline_VITIS_LOOP_769_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_769_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_769_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65 seconds. CPU system time: 0 seconds. Elapsed time: 64.317 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc7_ir6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_1', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_3', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_5', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_7', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_37', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_53', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' (loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'): Unable to schedule 'load' operation ('out7_ir6_load_61', lane_seg_hls/lane_seg_support.cpp:819) on array 'out7_ir6' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 69, loop 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 75 seconds. CPU system time: 0 seconds. Elapsed time: 74.856 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.304 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' (loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:845) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' (loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:845) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' (loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:845) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' (loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:845) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 67 seconds. CPU system time: 0 seconds. Elapsed time: 67.754 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc8_ir7_Pipeline_VITIS_LOOP_864_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_864_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_864_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 65 seconds. CPU system time: 0 seconds. Elapsed time: 65.385 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc8_ir7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.123 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.816 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 7 seconds. Elapsed time: 11.128 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_61s_7ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.376 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline 'VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 18 seconds. Elapsed time: 30.755 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 5.672 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_1_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_2_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_3_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_4_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_5_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_6_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_7_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_8_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_9_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_10_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_11_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_12_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_13_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_14_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_15_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.302 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.784 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' pipeline 'VITIS_LOOP_286_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_286_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_exp_out_6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_dw_out_6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_1_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_2_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_3_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_4_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_5_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_6_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_7_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_8_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_9_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_10_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_11_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_12_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_13_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_14_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_15_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_16_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_17_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_18_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_19_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_20_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_21_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_22_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_23_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.383 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.722 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' pipeline 'VITIS_LOOP_386_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_386_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.376 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_exp_out_5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_dw_out_5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_1_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_2_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_3_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_4_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_5_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_6_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_7_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_8_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_9_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_10_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_11_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_12_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_13_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_14_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_15_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_16_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_17_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_18_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_19_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_20_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_21_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_22_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_23_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.533 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.869 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' pipeline 'VITIS_LOOP_482_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_482_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13_enc4_ir3_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.524 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_exp_out_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_dw_out_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_enc4_ir3_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_b_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_1_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_2_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_3_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_4_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_5_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_6_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_7_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_8_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_9_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_10_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_11_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_12_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_13_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_14_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_15_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_16_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_17_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_18_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_19_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_20_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_21_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_22_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_23_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_24_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_25_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_26_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_27_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_28_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_29_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_30_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_31_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cgu' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' pipeline 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bKp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bLp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bMq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bNq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bOq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bPq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bQq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bRq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bSr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bTr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bUr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bVr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bWr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bXr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bYs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bZs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b0s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b1s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b2s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b3s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b4t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b5t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b6t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b7t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b8t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b9t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cau' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cbu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ccu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cdu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ceu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cgu' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.228 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_b_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cqw' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' pipeline 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4chv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4civ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cjv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4ckv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4clv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cmv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cnw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cow' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cpw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cqw' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.837 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' pipeline 'VITIS_LOOP_578_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_578_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_578_13_enc5_ir4_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.386 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc5_ir4_exp_out_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc5_ir4_dw_out_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_enc5_ir4_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_b_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_1_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_2_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_3_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_4_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_5_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_6_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_7_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_8_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_9_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_10_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_11_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_12_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_13_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_14_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_15_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_16_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_17_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_18_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_19_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_20_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_21_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_22_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_23_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_24_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_25_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_26_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_27_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_28_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_29_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_30_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_31_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cXB' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' pipeline 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5crw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5csw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5ctx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cux' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cvx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cwx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cxx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cyx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5czy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cAy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cBy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cCy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cDy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cEy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cFz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cGz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cHz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cIz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cJz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cKz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cLz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cMA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cNA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cOA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cPA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cQA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cRA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cSB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cTB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cUB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cVB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cWB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cXB' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.272 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_b_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_0_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_0_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_0_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_1_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_1_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_1_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_2_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_2_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_2_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c7D' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' pipeline 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5cYC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5cZC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c0C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c1C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c2C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c3C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c4D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c5D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c6D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c7D' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.961 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_674_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_674_13' pipeline 'VITIS_LOOP_674_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_674_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_674_13_enc6_ir5_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.469 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc6_ir5_exp_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc6_ir5_dw_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_enc6_ir5_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_b_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_1_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_2_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_3_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_4_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_5_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_6_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_7_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_8_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_9_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_10_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_11_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_12_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_13_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_14_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_15_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_16_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_17_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_18_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6drG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_19_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_20_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_21_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_22_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_23_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_24_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_25_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_26_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_27_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_28_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_29_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_30_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6_exp_w_0_0_31_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dEI' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' pipeline 'VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6c8D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6c9D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6daE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dbE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dcE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6ddE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6deE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dgE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dhF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6diF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6djF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dkF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dlF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dmF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dnG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6doG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dpG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dqG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6drG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dsG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dtH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6duH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dvH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dwH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dxH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dyH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dzI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dAI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dBI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dCI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dDI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_723_1_VITIS_LOOP_724_2_VITIS_LOOP_725_3_enc7_ir6dEI' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.594 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_b_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_0_0_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_0_1_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_0_2_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_1_0_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_1_1_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_1_2_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_2_0_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_2_1_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6_dw_w_2_2_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dOK' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' pipeline 'VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dFJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dGJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dHJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dIJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dJJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dKJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dLJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dMK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dNK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_741_5_VITIS_LOOP_742_6_VITIS_LOOP_743_7_enc7_ir6dOK' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.036 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc7_ir6_Pipeline_VITIS_LOOP_769_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc7_ir6_Pipeline_VITIS_LOOP_769_13' pipeline 'VITIS_LOOP_769_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc7_ir6_Pipeline_VITIS_LOOP_769_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_769_13_enc7_ir6_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.546 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc7_ir6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc7_ir6'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc7_ir6_exp_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc7_ir6_dw_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_enc7_ir6_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_b_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_1_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_2_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_3_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_4_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_5_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_6_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_7_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_8_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_9_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_10_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_11_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_12_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_13_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_14_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_15_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_16_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_17_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_18_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_19_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_20_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_21_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_22_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_23_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_24_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_25_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7efO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_26_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_27_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_28_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_29_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_30_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_31_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_32_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_33_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_34_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_35_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_36_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_37_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_38_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_39_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_40_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_41_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_42_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_43_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_44_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_45_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_46_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_47_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_48_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_49_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_50_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_51_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_52_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_53_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_54_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_55_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_56_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_57_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_58_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_59_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_60_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_61_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_62_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7_exp_w_0_0_63_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eRU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' pipeline 'VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dPK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dQK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dRK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dSL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dTL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dUL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dVL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dWL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dXL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dYM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7dZM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d0M' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d1M' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d2M' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d3M' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d4N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d5N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d6N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d7N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d8N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7d9N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eaO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ebO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ecO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7edO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eeO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7efO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7egO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ehP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eiP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ejP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ekP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7elP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7emP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7enQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eoQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7epQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eqQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7erQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7esQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7etR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7euR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7evR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ewR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7exR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eyR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ezS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eAS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eBS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eCS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eDS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eES' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eFT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eGT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eHT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eIT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eJT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eKT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eLT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eMU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eNU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eOU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7ePU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eQU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_818_1_VITIS_LOOP_819_2_VITIS_LOOP_820_3_enc8_ir7eRU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.504 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_b_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_0_0_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_0_1_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_0_2_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_1_0_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_1_1_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_1_2_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_2_0_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_2_1_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7e0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7_dw_w_2_2_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7e1W' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' pipeline 'VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eSV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eTV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eUV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eVV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eWV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eXV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eYW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7eZW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7e0W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_836_5_VITIS_LOOP_837_6_VITIS_LOOP_838_7_enc8_ir7e1W' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.73 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc8_ir7_Pipeline_VITIS_LOOP_864_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc8_ir7_Pipeline_VITIS_LOOP_864_13' pipeline 'VITIS_LOOP_864_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc8_ir7_Pipeline_VITIS_LOOP_864_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc8_ir7_Pipeline_VITIS_LOOP_864_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_864_13_enc8_ir7_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.248 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc8_ir7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc8_ir7'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc8_ir7_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc8_ir7_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_enc8_ir7_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.198 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out8_ir7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out8_ir7', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA14_A64_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out2_ir1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out4_ir3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out7_ir6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.846 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11 seconds. CPU system time: 5 seconds. Elapsed time: 26.88 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 16.754 seconds; current allocated memory: 1.663 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2209 seconds. CPU system time: 53 seconds. Elapsed time: 2390.02 seconds; current allocated memory: 637.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.099 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 123.29 seconds; current allocated memory: 0.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 133.942 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 156.014 seconds; current allocated memory: 0.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 180.34 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 203.938 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 51.555 seconds; current allocated memory: 0.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 29.95 seconds; current allocated memory: 0.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 28.831 seconds; current allocated memory: 0.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 27.467 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 109.113 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:168:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:175:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:136:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_8' (lane_seg_hls/lane_seg_support.cpp:168:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (lane_seg_hls/lane_seg_support.cpp:175:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_4' (lane_seg_hls/lane_seg_support.cpp:135:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (lane_seg_hls/lane_seg_support.cpp:136:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [7][160], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [7][160], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [7][160], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA7_A160_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 4 on dimension 3. (lane_seg_hls/lane_seg_top.cpp:224:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 7840 and bit width 16 in loop 'VITIS_LOOP_1433_10'(lane_seg_hls/lane_seg_support.cpp:1433:25) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:1433:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 27.268 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.327 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.372 seconds; current allocated memory: 1.175 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_917_3' (lane_seg_hls/lane_seg_support.cpp:917) in function 'enc9_ir8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_935_7' (lane_seg_hls/lane_seg_support.cpp:935) in function 'enc9_ir8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_961_13' (lane_seg_hls/lane_seg_support.cpp:961) in function 'enc9_ir8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_822_3' (lane_seg_hls/lane_seg_support.cpp:822) in function 'enc8_ir7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_840_7' (lane_seg_hls/lane_seg_support.cpp:840) in function 'enc8_ir7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_866_13' (lane_seg_hls/lane_seg_support.cpp:866) in function 'enc8_ir7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_727_3' (lane_seg_hls/lane_seg_support.cpp:727) in function 'enc7_ir6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_745_7' (lane_seg_hls/lane_seg_support.cpp:745) in function 'enc7_ir6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_771_13' (lane_seg_hls/lane_seg_support.cpp:771) in function 'enc7_ir6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_630_3' (lane_seg_hls/lane_seg_support.cpp:630) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_648_7' (lane_seg_hls/lane_seg_support.cpp:648) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_674_13' (lane_seg_hls/lane_seg_support.cpp:674) in function 'enc6_ir5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_3' (lane_seg_hls/lane_seg_support.cpp:534) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_552_7' (lane_seg_hls/lane_seg_support.cpp:552) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_578_13' (lane_seg_hls/lane_seg_support.cpp:578) in function 'enc5_ir4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_13' (lane_seg_hls/lane_seg_support.cpp:482) in function 'enc4_ir3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_13' (lane_seg_hls/lane_seg_support.cpp:386) in function 'enc3_ir2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_13' (lane_seg_hls/lane_seg_support.cpp:286) in function 'enc2_ir1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1395_4' (lane_seg_hls/lane_seg_support.cpp:1395) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1411_7' (lane_seg_hls/lane_seg_support.cpp:1411) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1437_13' (lane_seg_hls/lane_seg_support.cpp:1437) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1300_4' (lane_seg_hls/lane_seg_support.cpp:1300) in function 'enc13_ir12' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1316_7' (lane_seg_hls/lane_seg_support.cpp:1316) in function 'enc13_ir12' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1342_13' (lane_seg_hls/lane_seg_support.cpp:1342) in function 'enc13_ir12' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1204_4' (lane_seg_hls/lane_seg_support.cpp:1204) in function 'enc12_ir11' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1220_7' (lane_seg_hls/lane_seg_support.cpp:1220) in function 'enc12_ir11' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1246_13' (lane_seg_hls/lane_seg_support.cpp:1246) in function 'enc12_ir11' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1107_3' (lane_seg_hls/lane_seg_support.cpp:1107) in function 'enc11_ir10' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1125_7' (lane_seg_hls/lane_seg_support.cpp:1125) in function 'enc11_ir10' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1151_13' (lane_seg_hls/lane_seg_support.cpp:1151) in function 'enc11_ir10' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1012_3' (lane_seg_hls/lane_seg_support.cpp:1012) in function 'enc10_ir9' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1030_7' (lane_seg_hls/lane_seg_support.cpp:1030) in function 'enc10_ir9' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1056_13' (lane_seg_hls/lane_seg_support.cpp:1056) in function 'enc10_ir9' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_917_3' (lane_seg_hls/lane_seg_support.cpp:917) in function 'enc9_ir8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_935_7' (lane_seg_hls/lane_seg_support.cpp:935) in function 'enc9_ir8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_822_3' (lane_seg_hls/lane_seg_support.cpp:822) in function 'enc8_ir7' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_840_7' (lane_seg_hls/lane_seg_support.cpp:840) in function 'enc8_ir7' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_727_3' (lane_seg_hls/lane_seg_support.cpp:727) in function 'enc7_ir6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_745_7' (lane_seg_hls/lane_seg_support.cpp:745) in function 'enc7_ir6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_630_3' (lane_seg_hls/lane_seg_support.cpp:630) in function 'enc6_ir5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_648_7' (lane_seg_hls/lane_seg_support.cpp:648) in function 'enc6_ir5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_534_3' (lane_seg_hls/lane_seg_support.cpp:534) in function 'enc5_ir4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_552_7' (lane_seg_hls/lane_seg_support.cpp:552) in function 'enc5_ir4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_438_3' (lane_seg_hls/lane_seg_support.cpp:438) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_456_7' (lane_seg_hls/lane_seg_support.cpp:456) in function 'enc4_ir3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_340_3' (lane_seg_hls/lane_seg_support.cpp:340) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_359_7' (lane_seg_hls/lane_seg_support.cpp:359) in function 'enc3_ir2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_240_3' (lane_seg_hls/lane_seg_support.cpp:240) in function 'enc2_ir1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_260_7' (lane_seg_hls/lane_seg_support.cpp:260) in function 'enc2_ir1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1411_7' (lane_seg_hls/lane_seg_support.cpp:1411) in function 'enc14_ir13' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1316_7' (lane_seg_hls/lane_seg_support.cpp:1316) in function 'enc13_ir12' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1220_7' (lane_seg_hls/lane_seg_support.cpp:1220) in function 'enc12_ir11' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1107_3' (lane_seg_hls/lane_seg_support.cpp:1107) in function 'enc11_ir10' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1125_7' (lane_seg_hls/lane_seg_support.cpp:1125) in function 'enc11_ir10' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1012_3' (lane_seg_hls/lane_seg_support.cpp:1012) in function 'enc10_ir9' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1030_7' (lane_seg_hls/lane_seg_support.cpp:1030) in function 'enc10_ir9' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_919_4' (lane_seg_hls/lane_seg_support.cpp:919) in function 'enc9_ir8' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_937_8' (lane_seg_hls/lane_seg_support.cpp:937) in function 'enc9_ir8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_938_9' (lane_seg_hls/lane_seg_support.cpp:938) in function 'enc9_ir8' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_824_4' (lane_seg_hls/lane_seg_support.cpp:824) in function 'enc8_ir7' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_842_8' (lane_seg_hls/lane_seg_support.cpp:842) in function 'enc8_ir7' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_843_9' (lane_seg_hls/lane_seg_support.cpp:843) in function 'enc8_ir7' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_729_4' (lane_seg_hls/lane_seg_support.cpp:729) in function 'enc7_ir6' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_747_8' (lane_seg_hls/lane_seg_support.cpp:747) in function 'enc7_ir6' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_748_9' (lane_seg_hls/lane_seg_support.cpp:748) in function 'enc7_ir6' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_632_4' (lane_seg_hls/lane_seg_support.cpp:632) in function 'enc6_ir5' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_650_8' (lane_seg_hls/lane_seg_support.cpp:650) in function 'enc6_ir5' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_651_9' (lane_seg_hls/lane_seg_support.cpp:651) in function 'enc6_ir5' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_536_4' (lane_seg_hls/lane_seg_support.cpp:536) in function 'enc5_ir4' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_554_8' (lane_seg_hls/lane_seg_support.cpp:554) in function 'enc5_ir4' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_555_9' (lane_seg_hls/lane_seg_support.cpp:555) in function 'enc5_ir4' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_440_4' (lane_seg_hls/lane_seg_support.cpp:440) in function 'enc4_ir3' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_458_8' (lane_seg_hls/lane_seg_support.cpp:458) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_459_9' (lane_seg_hls/lane_seg_support.cpp:459) in function 'enc4_ir3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_342_4' (lane_seg_hls/lane_seg_support.cpp:342) in function 'enc3_ir2' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_8' (lane_seg_hls/lane_seg_support.cpp:361) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_362_9' (lane_seg_hls/lane_seg_support.cpp:362) in function 'enc3_ir2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_242_4' (lane_seg_hls/lane_seg_support.cpp:242) in function 'enc2_ir1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_262_8' (lane_seg_hls/lane_seg_support.cpp:262) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_263_9' (lane_seg_hls/lane_seg_support.cpp:263) in function 'enc2_ir1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1413_8' (lane_seg_hls/lane_seg_support.cpp:1413) in function 'enc14_ir13' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1414_9' (lane_seg_hls/lane_seg_support.cpp:1414) in function 'enc14_ir13' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1318_8' (lane_seg_hls/lane_seg_support.cpp:1318) in function 'enc13_ir12' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1319_9' (lane_seg_hls/lane_seg_support.cpp:1319) in function 'enc13_ir12' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1222_8' (lane_seg_hls/lane_seg_support.cpp:1222) in function 'enc12_ir11' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1223_9' (lane_seg_hls/lane_seg_support.cpp:1223) in function 'enc12_ir11' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1109_4' (lane_seg_hls/lane_seg_support.cpp:1109) in function 'enc11_ir10' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1127_8' (lane_seg_hls/lane_seg_support.cpp:1127) in function 'enc11_ir10' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1128_9' (lane_seg_hls/lane_seg_support.cpp:1128) in function 'enc11_ir10' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1014_4' (lane_seg_hls/lane_seg_support.cpp:1014) in function 'enc10_ir9' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1032_8' (lane_seg_hls/lane_seg_support.cpp:1032) in function 'enc10_ir9' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1033_9' (lane_seg_hls/lane_seg_support.cpp:1033) in function 'enc10_ir9' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'out1_ir0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc9_ir8_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc8_ir7_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc7_ir6_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc6_ir5_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc5_ir4_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc4_ir3_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc3_ir2_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc2_ir1_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc13_ir12_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc12_ir11_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc11_ir10_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_exp_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc10_ir9_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:935:40) to (lane_seg_hls/lane_seg_support.cpp:935:31) in function 'enc9_ir8'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:840:40) to (lane_seg_hls/lane_seg_support.cpp:840:31) in function 'enc8_ir7'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:745:40) to (lane_seg_hls/lane_seg_support.cpp:745:31) in function 'enc7_ir6'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:648:40) to (lane_seg_hls/lane_seg_support.cpp:648:31) in function 'enc6_ir5'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:552:40) to (lane_seg_hls/lane_seg_support.cpp:552:31) in function 'enc5_ir4'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:456:40) to (lane_seg_hls/lane_seg_support.cpp:456:31) in function 'enc4_ir3'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:359:40) to (lane_seg_hls/lane_seg_support.cpp:359:31) in function 'enc3_ir2'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:260:40) to (lane_seg_hls/lane_seg_support.cpp:260:31) in function 'enc2_ir1'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:1411:41) to (lane_seg_hls/lane_seg_support.cpp:1411:32) in function 'enc14_ir13'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:1316:41) to (lane_seg_hls/lane_seg_support.cpp:1316:32) in function 'enc13_ir12'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:1220:41) to (lane_seg_hls/lane_seg_support.cpp:1220:32) in function 'enc12_ir11'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:1125:41) to (lane_seg_hls/lane_seg_support.cpp:1125:32) in function 'enc11_ir10'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:1030:41) to (lane_seg_hls/lane_seg_support.cpp:1030:32) in function 'enc10_ir9'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 59 seconds. CPU system time: 1 seconds. Elapsed time: 62.603 seconds; current allocated memory: 1.222 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_916_2' (lane_seg_hls/lane_seg_support.cpp:916:27) in function 'enc9_ir8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_915_1' (lane_seg_hls/lane_seg_support.cpp:915:23) in function 'enc9_ir8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_934_6' (lane_seg_hls/lane_seg_support.cpp:934:27) in function 'enc9_ir8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_933_5' (lane_seg_hls/lane_seg_support.cpp:933:23) in function 'enc9_ir8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_959_12' (lane_seg_hls/lane_seg_support.cpp:959:32) in function 'enc9_ir8' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_958_11' (lane_seg_hls/lane_seg_support.cpp:958:28) in function 'enc9_ir8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_957_10' (lane_seg_hls/lane_seg_support.cpp:957:24) in function 'enc9_ir8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_821_2' (lane_seg_hls/lane_seg_support.cpp:821:27) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_820_1' (lane_seg_hls/lane_seg_support.cpp:820:23) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_839_6' (lane_seg_hls/lane_seg_support.cpp:839:27) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_838_5' (lane_seg_hls/lane_seg_support.cpp:838:23) in function 'enc8_ir7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_864_12' (lane_seg_hls/lane_seg_support.cpp:864:32) in function 'enc8_ir7' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_863_11' (lane_seg_hls/lane_seg_support.cpp:863:28) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_862_10' (lane_seg_hls/lane_seg_support.cpp:862:24) in function 'enc8_ir7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_726_2' (lane_seg_hls/lane_seg_support.cpp:726:27) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_725_1' (lane_seg_hls/lane_seg_support.cpp:725:23) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_744_6' (lane_seg_hls/lane_seg_support.cpp:744:27) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_743_5' (lane_seg_hls/lane_seg_support.cpp:743:23) in function 'enc7_ir6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_769_12' (lane_seg_hls/lane_seg_support.cpp:769:32) in function 'enc7_ir6' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_768_11' (lane_seg_hls/lane_seg_support.cpp:768:28) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_767_10' (lane_seg_hls/lane_seg_support.cpp:767:24) in function 'enc7_ir6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_629_2' (lane_seg_hls/lane_seg_support.cpp:629:27) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_628_1' (lane_seg_hls/lane_seg_support.cpp:628:23) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_647_6' (lane_seg_hls/lane_seg_support.cpp:647:27) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_646_5' (lane_seg_hls/lane_seg_support.cpp:646:23) in function 'enc6_ir5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_672_12' (lane_seg_hls/lane_seg_support.cpp:672:32) in function 'enc6_ir5' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_671_11' (lane_seg_hls/lane_seg_support.cpp:671:28) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_670_10' (lane_seg_hls/lane_seg_support.cpp:670:24) in function 'enc6_ir5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_533_2' (lane_seg_hls/lane_seg_support.cpp:533:27) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_532_1' (lane_seg_hls/lane_seg_support.cpp:532:23) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_551_6' (lane_seg_hls/lane_seg_support.cpp:551:27) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_550_5' (lane_seg_hls/lane_seg_support.cpp:550:23) in function 'enc5_ir4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_576_12' (lane_seg_hls/lane_seg_support.cpp:576:32) in function 'enc5_ir4' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_575_11' (lane_seg_hls/lane_seg_support.cpp:575:28) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_574_10' (lane_seg_hls/lane_seg_support.cpp:574:24) in function 'enc5_ir4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_2' (lane_seg_hls/lane_seg_support.cpp:437:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_436_1' (lane_seg_hls/lane_seg_support.cpp:436:23) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_455_6' (lane_seg_hls/lane_seg_support.cpp:455:27) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_454_5' (lane_seg_hls/lane_seg_support.cpp:454:23) in function 'enc4_ir3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_480_12' (lane_seg_hls/lane_seg_support.cpp:480:32) in function 'enc4_ir3' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_11' (lane_seg_hls/lane_seg_support.cpp:479:28) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_10' (lane_seg_hls/lane_seg_support.cpp:478:24) in function 'enc4_ir3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_2' (lane_seg_hls/lane_seg_support.cpp:338:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_336_1' (lane_seg_hls/lane_seg_support.cpp:336:23) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_358_6' (lane_seg_hls/lane_seg_support.cpp:358:27) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_356_5' (lane_seg_hls/lane_seg_support.cpp:356:23) in function 'enc3_ir2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_384_12' (lane_seg_hls/lane_seg_support.cpp:384:32) in function 'enc3_ir2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_11' (lane_seg_hls/lane_seg_support.cpp:383:28) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_381_10' (lane_seg_hls/lane_seg_support.cpp:381:24) in function 'enc3_ir2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_2' (lane_seg_hls/lane_seg_support.cpp:238:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (lane_seg_hls/lane_seg_support.cpp:237:23) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_6' (lane_seg_hls/lane_seg_support.cpp:256:27) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_255_5' (lane_seg_hls/lane_seg_support.cpp:255:23) in function 'enc2_ir1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_11' (lane_seg_hls/lane_seg_support.cpp:282:28) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_10' (lane_seg_hls/lane_seg_support.cpp:281:24) in function 'enc2_ir1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_6' (lane_seg_hls/lane_seg_support.cpp:165:23) in function 'enc1_ir0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1393_3' (lane_seg_hls/lane_seg_support.cpp:1393:32) in function 'enc14_ir13' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1392_2' (lane_seg_hls/lane_seg_support.cpp:1392:28) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1391_1' (lane_seg_hls/lane_seg_support.cpp:1391:24) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1410_6' (lane_seg_hls/lane_seg_support.cpp:1410:28) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1409_5' (lane_seg_hls/lane_seg_support.cpp:1409:24) in function 'enc14_ir13'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1435_12' (lane_seg_hls/lane_seg_support.cpp:1435:33) in function 'enc14_ir13' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1434_11' (lane_seg_hls/lane_seg_support.cpp:1434:29) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1433_10' (lane_seg_hls/lane_seg_support.cpp:1433:25) in function 'enc14_ir13'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1298_3' (lane_seg_hls/lane_seg_support.cpp:1298:32) in function 'enc13_ir12' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1297_2' (lane_seg_hls/lane_seg_support.cpp:1297:28) in function 'enc13_ir12'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1296_1' (lane_seg_hls/lane_seg_support.cpp:1296:24) in function 'enc13_ir12'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1315_6' (lane_seg_hls/lane_seg_support.cpp:1315:28) in function 'enc13_ir12'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1314_5' (lane_seg_hls/lane_seg_support.cpp:1314:24) in function 'enc13_ir12'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1340_12' (lane_seg_hls/lane_seg_support.cpp:1340:33) in function 'enc13_ir12' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1339_11' (lane_seg_hls/lane_seg_support.cpp:1339:29) in function 'enc13_ir12'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1338_10' (lane_seg_hls/lane_seg_support.cpp:1338:25) in function 'enc13_ir12'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1202_3' (lane_seg_hls/lane_seg_support.cpp:1202:32) in function 'enc12_ir11' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1201_2' (lane_seg_hls/lane_seg_support.cpp:1201:28) in function 'enc12_ir11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1200_1' (lane_seg_hls/lane_seg_support.cpp:1200:24) in function 'enc12_ir11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1219_6' (lane_seg_hls/lane_seg_support.cpp:1219:28) in function 'enc12_ir11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1218_5' (lane_seg_hls/lane_seg_support.cpp:1218:24) in function 'enc12_ir11'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1244_12' (lane_seg_hls/lane_seg_support.cpp:1244:33) in function 'enc12_ir11' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1243_11' (lane_seg_hls/lane_seg_support.cpp:1243:29) in function 'enc12_ir11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1242_10' (lane_seg_hls/lane_seg_support.cpp:1242:25) in function 'enc12_ir11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1106_2' (lane_seg_hls/lane_seg_support.cpp:1106:28) in function 'enc11_ir10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1105_1' (lane_seg_hls/lane_seg_support.cpp:1105:24) in function 'enc11_ir10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1124_6' (lane_seg_hls/lane_seg_support.cpp:1124:28) in function 'enc11_ir10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1123_5' (lane_seg_hls/lane_seg_support.cpp:1123:24) in function 'enc11_ir10'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1149_12' (lane_seg_hls/lane_seg_support.cpp:1149:33) in function 'enc11_ir10' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1148_11' (lane_seg_hls/lane_seg_support.cpp:1148:29) in function 'enc11_ir10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1147_10' (lane_seg_hls/lane_seg_support.cpp:1147:25) in function 'enc11_ir10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1011_2' (lane_seg_hls/lane_seg_support.cpp:1011:28) in function 'enc10_ir9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1010_1' (lane_seg_hls/lane_seg_support.cpp:1010:24) in function 'enc10_ir9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1029_6' (lane_seg_hls/lane_seg_support.cpp:1029:28) in function 'enc10_ir9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1028_5' (lane_seg_hls/lane_seg_support.cpp:1028:24) in function 'enc10_ir9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1054_12' (lane_seg_hls/lane_seg_support.cpp:1054:33) in function 'enc10_ir9' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1053_11' (lane_seg_hls/lane_seg_support.cpp:1053:29) in function 'enc10_ir9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1052_10' (lane_seg_hls/lane_seg_support.cpp:1052:25) in function 'enc10_ir9'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 23.192 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.225 seconds; current allocated memory: 1.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 165 seconds. CPU system time: 0 seconds. Elapsed time: 165.695 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.209 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 34, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 309 seconds. CPU system time: 0 seconds. Elapsed time: 309.642 seconds; current allocated memory: 1.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.049 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_165_6_VITIS_LOOP_166_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 124 seconds. CPU system time: 0 seconds. Elapsed time: 124.506 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.119 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 75 seconds. CPU system time: 0 seconds. Elapsed time: 75.606 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_8_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_8' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_8'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_8_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_8'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_8_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_8'.
WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_8_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_8' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74 seconds. CPU system time: 0 seconds. Elapsed time: 73.451 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_286_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 72.577 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_1', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_3', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_5', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_7', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_21', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 76 seconds. CPU system time: 0 seconds. Elapsed time: 75.366 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_7_load_1', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_7_load_3', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_7_load_5', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_7_load_7', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_7' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74 seconds. CPU system time: 0 seconds. Elapsed time: 73.98 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72 seconds. CPU system time: 0 seconds. Elapsed time: 72.127 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_1', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_3', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_5', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_7', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_21', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 29, loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 75 seconds. CPU system time: 1 seconds. Elapsed time: 75.333 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_2_load_1', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_2_load_3', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_2_load_5', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_2_load_7', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 73.431 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_482_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72 seconds. CPU system time: 0 seconds. Elapsed time: 72.36 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_1', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_3', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_5', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_7', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_21', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' (loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'): Unable to schedule 'load' operation ('out4_ir3_load_29', lane_seg_hls/lane_seg_support.cpp:533) on array 'out4_ir3' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out4_ir3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 76 seconds. CPU system time: 0 seconds. Elapsed time: 75.801 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_5_load_1', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_5' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_5_load_3', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_5' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_5_load_5', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_5' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.
WARNING: [HLS 200-885] The II Violation in module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' (loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'): Unable to schedule 'load' operation ('exp_out_5_load_7', lane_seg_hls/lane_seg_support.cpp:559) on array 'exp_out_5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 73.598 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_578_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_578_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 71 seconds. CPU system time: 0 seconds. Elapsed time: 71.752 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc5_ir4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_1', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_3', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_5', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_7', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_21', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' (loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'): Unable to schedule 'load' operation ('out5_ir4_load_29', lane_seg_hls/lane_seg_support.cpp:629) on array 'out5_ir4' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out5_ir4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 76 seconds. CPU system time: 0 seconds. Elapsed time: 75.688 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_4_load_1', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_4_load_3', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_4_load_5', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
WARNING: [HLS 200-885] The II Violation in module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' (loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'): Unable to schedule 'load' operation ('exp_out_4_load_7', lane_seg_hls/lane_seg_support.cpp:655) on array 'exp_out_4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74 seconds. CPU system time: 0 seconds. Elapsed time: 73.528 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5_Pipeline_VITIS_LOOP_674_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_674_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_674_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72 seconds. CPU system time: 0 seconds. Elapsed time: 71.82 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc6_ir5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' (loop 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'): Unable to schedule 'load' operation ('out6_ir5_load_1', lane_seg_hls/lane_seg_support.cpp:726) on array 'out6_ir5' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' (loop 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'): Unable to schedule 'load' operation ('out6_ir5_load_3', lane_seg_hls/lane_seg_support.cpp:726) on array 'out6_ir5' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' (loop 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'): Unable to schedule 'load' operation ('out6_ir5_load_5', lane_seg_hls/lane_seg_support.cpp:726) on array 'out6_ir5' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' (loop 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'): Unable to schedule 'load' operation ('out6_ir5_load_7', lane_seg_hls/lane_seg_support.cpp:726) on array 'out6_ir5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' (loop 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'): Unable to schedule 'load' operation ('out6_ir5_load_21', lane_seg_hls/lane_seg_support.cpp:726) on array 'out6_ir5' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' (loop 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'): Unable to schedule 'load' operation ('out6_ir5_load_29', lane_seg_hls/lane_seg_support.cpp:726) on array 'out6_ir5' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'out6_ir5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 76 seconds. CPU system time: 0 seconds. Elapsed time: 75.599 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7' (loop 'VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7'): Unable to schedule 'load' operation ('exp_out_3_load_1', lane_seg_hls/lane_seg_support.cpp:752) on array 'exp_out_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7' (loop 'VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7'): Unable to schedule 'load' operation ('exp_out_3_load_3', lane_seg_hls/lane_seg_support.cpp:752) on array 'exp_out_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7' (loop 'VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7'): Unable to schedule 'load' operation ('exp_out_3_load_5', lane_seg_hls/lane_seg_support.cpp:752) on array 'exp_out_3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7' (loop 'VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7'): Unable to schedule 'load' operation ('exp_out_3_load_7', lane_seg_hls/lane_seg_support.cpp:752) on array 'exp_out_3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 73.415 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc7_ir6_Pipeline_VITIS_LOOP_771_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_771_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_771_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72 seconds. CPU system time: 0 seconds. Elapsed time: 71.968 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc7_ir6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' (loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'): Unable to schedule 'load' operation ('out7_ir6_load_1', lane_seg_hls/lane_seg_support.cpp:821) on array 'out7_ir6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' (loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'): Unable to schedule 'load' operation ('out7_ir6_load_3', lane_seg_hls/lane_seg_support.cpp:821) on array 'out7_ir6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' (loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'): Unable to schedule 'load' operation ('out7_ir6_load_5', lane_seg_hls/lane_seg_support.cpp:821) on array 'out7_ir6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' (loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'): Unable to schedule 'load' operation ('out7_ir6_load_7', lane_seg_hls/lane_seg_support.cpp:821) on array 'out7_ir6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' (loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'): Unable to schedule 'load' operation ('out7_ir6_load_37', lane_seg_hls/lane_seg_support.cpp:821) on array 'out7_ir6' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' (loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'): Unable to schedule 'load' operation ('out7_ir6_load_53', lane_seg_hls/lane_seg_support.cpp:821) on array 'out7_ir6' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' (loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'): Unable to schedule 'load' operation ('out7_ir6_load_61', lane_seg_hls/lane_seg_support.cpp:821) on array 'out7_ir6' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'out7_ir6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 69, loop 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 80 seconds. CPU system time: 0 seconds. Elapsed time: 80.365 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.229 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7' (loop 'VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7'): Unable to schedule 'load' operation ('exp_out_10_load_1', lane_seg_hls/lane_seg_support.cpp:847) on array 'exp_out_10' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_10'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7' (loop 'VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7'): Unable to schedule 'load' operation ('exp_out_10_load_3', lane_seg_hls/lane_seg_support.cpp:847) on array 'exp_out_10' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_10'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7' (loop 'VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7'): Unable to schedule 'load' operation ('exp_out_10_load_5', lane_seg_hls/lane_seg_support.cpp:847) on array 'exp_out_10' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_10'.
WARNING: [HLS 200-885] The II Violation in module 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7' (loop 'VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7'): Unable to schedule 'load' operation ('exp_out_10_load_7', lane_seg_hls/lane_seg_support.cpp:847) on array 'exp_out_10' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 73.333 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc8_ir7_Pipeline_VITIS_LOOP_866_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_866_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_866_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 71 seconds. CPU system time: 0 seconds. Elapsed time: 71.795 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc8_ir7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' (loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'): Unable to schedule 'load' operation ('out8_ir7_load_1', lane_seg_hls/lane_seg_support.cpp:916) on array 'out8_ir7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out8_ir7'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' (loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'): Unable to schedule 'load' operation ('out8_ir7_load_3', lane_seg_hls/lane_seg_support.cpp:916) on array 'out8_ir7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out8_ir7'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' (loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'): Unable to schedule 'load' operation ('out8_ir7_load_5', lane_seg_hls/lane_seg_support.cpp:916) on array 'out8_ir7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out8_ir7'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' (loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'): Unable to schedule 'load' operation ('out8_ir7_load_7', lane_seg_hls/lane_seg_support.cpp:916) on array 'out8_ir7' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out8_ir7'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' (loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'): Unable to schedule 'load' operation ('out8_ir7_load_37', lane_seg_hls/lane_seg_support.cpp:916) on array 'out8_ir7' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'out8_ir7'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' (loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'): Unable to schedule 'load' operation ('out8_ir7_load_53', lane_seg_hls/lane_seg_support.cpp:916) on array 'out8_ir7' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'out8_ir7'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' (loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'): Unable to schedule 'load' operation ('out8_ir7_load_61', lane_seg_hls/lane_seg_support.cpp:916) on array 'out8_ir7' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'out8_ir7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 69, loop 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 80 seconds. CPU system time: 0 seconds. Elapsed time: 79.805 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7' (loop 'VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:942) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7' (loop 'VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:942) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7' (loop 'VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:942) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7' (loop 'VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:942) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 73.33 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc9_ir8_Pipeline_VITIS_LOOP_961_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_961_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_961_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 71 seconds. CPU system time: 0 seconds. Elapsed time: 71.583 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc9_ir8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' (loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'): Unable to schedule 'load' operation ('out9_ir8_load_1', lane_seg_hls/lane_seg_support.cpp:1011) on array 'out9_ir8' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out9_ir8'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' (loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'): Unable to schedule 'load' operation ('out9_ir8_load_3', lane_seg_hls/lane_seg_support.cpp:1011) on array 'out9_ir8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out9_ir8'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' (loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'): Unable to schedule 'load' operation ('out9_ir8_load_5', lane_seg_hls/lane_seg_support.cpp:1011) on array 'out9_ir8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out9_ir8'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' (loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'): Unable to schedule 'load' operation ('out9_ir8_load_7', lane_seg_hls/lane_seg_support.cpp:1011) on array 'out9_ir8' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out9_ir8'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' (loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'): Unable to schedule 'load' operation ('out9_ir8_load_37', lane_seg_hls/lane_seg_support.cpp:1011) on array 'out9_ir8' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'out9_ir8'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' (loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'): Unable to schedule 'load' operation ('out9_ir8_load_53', lane_seg_hls/lane_seg_support.cpp:1011) on array 'out9_ir8' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'out9_ir8'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' (loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'): Unable to schedule 'load' operation ('out9_ir8_load_61', lane_seg_hls/lane_seg_support.cpp:1011) on array 'out9_ir8' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'out9_ir8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 69, loop 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 80 seconds. CPU system time: 0 seconds. Elapsed time: 80.14 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7' (loop 'VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7'): Unable to schedule 'load' operation ('exp_out_1_load_1', lane_seg_hls/lane_seg_support.cpp:1037) on array 'exp_out_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7' (loop 'VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7'): Unable to schedule 'load' operation ('exp_out_1_load_3', lane_seg_hls/lane_seg_support.cpp:1037) on array 'exp_out_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7' (loop 'VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7'): Unable to schedule 'load' operation ('exp_out_1_load_5', lane_seg_hls/lane_seg_support.cpp:1037) on array 'exp_out_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
WARNING: [HLS 200-885] The II Violation in module 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7' (loop 'VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:1037) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 73.236 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc10_ir9_Pipeline_VITIS_LOOP_1056_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1056_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1056_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 71 seconds. CPU system time: 0 seconds. Elapsed time: 71.629 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc10_ir9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' (loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'): Unable to schedule 'load' operation ('out10_ir9_load_1', lane_seg_hls/lane_seg_support.cpp:1106) on array 'out10_ir9' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out10_ir9'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' (loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'): Unable to schedule 'load' operation ('out10_ir9_load_3', lane_seg_hls/lane_seg_support.cpp:1106) on array 'out10_ir9' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out10_ir9'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' (loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'): Unable to schedule 'load' operation ('out10_ir9_load_5', lane_seg_hls/lane_seg_support.cpp:1106) on array 'out10_ir9' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out10_ir9'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' (loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'): Unable to schedule 'load' operation ('out10_ir9_load_7', lane_seg_hls/lane_seg_support.cpp:1106) on array 'out10_ir9' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out10_ir9'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' (loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'): Unable to schedule 'load' operation ('out10_ir9_load_37', lane_seg_hls/lane_seg_support.cpp:1106) on array 'out10_ir9' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'out10_ir9'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' (loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'): Unable to schedule 'load' operation ('out10_ir9_load_53', lane_seg_hls/lane_seg_support.cpp:1106) on array 'out10_ir9' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'out10_ir9'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' (loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'): Unable to schedule 'load' operation ('out10_ir9_load_61', lane_seg_hls/lane_seg_support.cpp:1106) on array 'out10_ir9' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'out10_ir9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 69, loop 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 80 seconds. CPU system time: 0 seconds. Elapsed time: 80.079 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7' (loop 'VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7'): Unable to schedule 'load' operation ('exp_out_12_load_1', lane_seg_hls/lane_seg_support.cpp:1132) on array 'exp_out_12' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_12'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7' (loop 'VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7'): Unable to schedule 'load' operation ('exp_out_12_load_3', lane_seg_hls/lane_seg_support.cpp:1132) on array 'exp_out_12' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_12'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7' (loop 'VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7'): Unable to schedule 'load' operation ('exp_out_12_load_5', lane_seg_hls/lane_seg_support.cpp:1132) on array 'exp_out_12' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_12'.
WARNING: [HLS 200-885] The II Violation in module 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7' (loop 'VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7'): Unable to schedule 'load' operation ('exp_out_12_load_7', lane_seg_hls/lane_seg_support.cpp:1132) on array 'exp_out_12' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74 seconds. CPU system time: 0 seconds. Elapsed time: 73.749 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc11_ir10_Pipeline_VITIS_LOOP_1151_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1151_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1151_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72 seconds. CPU system time: 0 seconds. Elapsed time: 71.697 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc11_ir10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc12_ir11_Pipeline_VITIS_LOOP_1204_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1204_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1204_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72 seconds. CPU system time: 0 seconds. Elapsed time: 71.893 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7' (loop 'VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7'): Unable to schedule 'load' operation ('exp_out_11_load_1', lane_seg_hls/lane_seg_support.cpp:1227) on array 'exp_out_11' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_11'.
WARNING: [HLS 200-885] The II Violation in module 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7' (loop 'VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7'): Unable to schedule 'load' operation ('exp_out_11_load_3', lane_seg_hls/lane_seg_support.cpp:1227) on array 'exp_out_11' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_11'.
WARNING: [HLS 200-885] The II Violation in module 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7' (loop 'VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7'): Unable to schedule 'load' operation ('exp_out_11_load_5', lane_seg_hls/lane_seg_support.cpp:1227) on array 'exp_out_11' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_11'.
WARNING: [HLS 200-885] The II Violation in module 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7' (loop 'VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7'): Unable to schedule 'load' operation ('exp_out_11_load_7', lane_seg_hls/lane_seg_support.cpp:1227) on array 'exp_out_11' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 72.983 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc12_ir11_Pipeline_VITIS_LOOP_1246_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1246_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1246_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 72.374 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc12_ir11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc13_ir12_Pipeline_VITIS_LOOP_1300_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1300_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1300_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 71 seconds. CPU system time: 0 seconds. Elapsed time: 71.882 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7' (loop 'VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7'): Unable to schedule 'load' operation ('exp_out_6_load_1', lane_seg_hls/lane_seg_support.cpp:1323) on array 'exp_out_6' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.
WARNING: [HLS 200-885] The II Violation in module 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7' (loop 'VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7'): Unable to schedule 'load' operation ('exp_out_6_load_3', lane_seg_hls/lane_seg_support.cpp:1323) on array 'exp_out_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.
WARNING: [HLS 200-885] The II Violation in module 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7' (loop 'VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7'): Unable to schedule 'load' operation ('exp_out_6_load_5', lane_seg_hls/lane_seg_support.cpp:1323) on array 'exp_out_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.
WARNING: [HLS 200-885] The II Violation in module 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7' (loop 'VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7'): Unable to schedule 'load' operation ('exp_out_6_load_7', lane_seg_hls/lane_seg_support.cpp:1323) on array 'exp_out_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72 seconds. CPU system time: 0 seconds. Elapsed time: 72.86 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc13_ir12_Pipeline_VITIS_LOOP_1342_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1342_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1342_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 72.97 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc13_ir12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1395_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1395_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74 seconds. CPU system time: 0 seconds. Elapsed time: 73.658 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_9_load_1', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out_9' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_9'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_9_load_3', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out_9' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_9'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_9_load_5', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out_9' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_9'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_9_load_7', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out_9' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 73.156 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1437_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1437_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 71 seconds. CPU system time: 0 seconds. Elapsed time: 71.939 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.631 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.483 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 7 seconds. Elapsed time: 10.491 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_61s_7ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.371 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline 'VITIS_LOOP_165_6_VITIS_LOOP_166_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_165_6_VITIS_LOOP_166_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 18 seconds. Elapsed time: 29.989 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 5.667 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_1_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_2_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_3_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_4_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_5_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_6_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_7_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_8_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_9_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_10_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_11_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_12_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_13_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_14_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1_exp_w_0_0_15_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline 'VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_238_2_VITIS_LOOP_240_3_enc2_ir1rcU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.627 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_b_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_0_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_1_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_0_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_1_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1_dw_w_2_2_0_ROM_AUTO_1R' to 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Aem' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7_enc2_ir1Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc2_ir1_Pipeline_VITIS_LOOP_286_13' pipeline 'VITIS_LOOP_286_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1_Pipeline_VITIS_LOOP_286_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_Pipeline_VITIS_LOOP_286_13_enc2_ir1_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.482 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc2_ir1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc2_ir1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_exp_out_8_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc2_ir1_dw_out_8_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc2_ir1_enc2_ir1_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_1_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_2_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_3_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_4_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_5_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_6_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_7_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_8_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_9_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_10_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_11_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_12_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_13_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_14_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_15_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_16_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_17_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_18_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_19_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_20_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_21_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_22_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2_exp_w_0_0_23_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2CeG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2DeQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ee0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ffa' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Gfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Hfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2IfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2JfO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2KfY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Lf8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Mgi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Ngs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2OgC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2PgM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2QgW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Rg6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Shg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Thq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2UhA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2VhK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2WhU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Xh4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Yie' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir2Zio' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3_enc3_ir20iy' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.867 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_b_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_0_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_1_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_0_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_1_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2_dw_w_2_2_0_ROM_AUTO_1R' to 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir21iI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir22iS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir23i2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir24jc' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir25jm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir26jw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir27jG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir28jQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir29j0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7_enc3_ir2bak' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.937 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc3_ir2_Pipeline_VITIS_LOOP_386_13' pipeline 'VITIS_LOOP_386_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2_Pipeline_VITIS_LOOP_386_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_Pipeline_VITIS_LOOP_386_13_enc3_ir2_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.433 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc3_ir2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc3_ir2'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_exp_out_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc3_ir2_dw_out_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc3_ir2_enc3_ir2_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_1_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_2_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_3_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_4_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_5_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_6_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_7_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_8_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_9_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_10_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_11_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_12_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_13_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_14_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_15_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_16_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_17_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_18_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_19_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_20_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_21_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_22_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3_exp_w_0_0_23_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bbk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bck' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bdk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bek' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bfk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bgk' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bhl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bil' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bjl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bkl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bll' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bml' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bnm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bpm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bqm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3brm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bsm' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3btn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bun' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bvn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bwn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bxn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3byn' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3_enc4_ir3bzo' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.085 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_b_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_0_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_1_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_0_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_1_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3_dw_w_2_2_0_ROM_AUTO_1R' to 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bAo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bBo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bCo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bDo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bEo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bFp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bGp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bHp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bIp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7_enc4_ir3bJp' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.999 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc4_ir3_Pipeline_VITIS_LOOP_482_13' pipeline 'VITIS_LOOP_482_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3_Pipeline_VITIS_LOOP_482_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_Pipeline_VITIS_LOOP_482_13_enc4_ir3_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.524 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc4_ir3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc4_ir3'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_exp_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc4_ir3_dw_out_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc4_ir3_enc4_ir3_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_b_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_1_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_2_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_3_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_4_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_5_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_6_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_7_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_8_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_9_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_10_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_11_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_12_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_13_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_14_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_15_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_16_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_17_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_18_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_19_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_20_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_21_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_22_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_23_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_24_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_25_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_26_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_27_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_28_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_29_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_30_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4_exp_w_0_0_31_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cgu' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' pipeline 'VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bKp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bLp' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bMq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bNq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bOq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bPq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bQq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bRq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bSr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bTr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bUr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bVr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bWr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bXr' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bYs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4bZs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b0s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b1s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b2s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b3s' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b4t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b5t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b6t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b7t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b8t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4b9t' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cau' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cbu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ccu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cdu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4ceu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cfu' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_532_1_VITIS_LOOP_533_2_VITIS_LOOP_534_3_enc5_ir4cgu' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.855 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_b_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_0_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_1_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_0_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_1_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4_dw_w_2_2_0_ROM_AUTO_1R' to 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cqw' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' pipeline 'VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4chv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4civ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cjv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4ckv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4clv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cmv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cnw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cow' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cpw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_550_5_VITIS_LOOP_551_6_VITIS_LOOP_552_7_enc5_ir4cqw' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.098 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc5_ir4_Pipeline_VITIS_LOOP_578_13' pipeline 'VITIS_LOOP_578_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4_Pipeline_VITIS_LOOP_578_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_Pipeline_VITIS_LOOP_578_13_enc5_ir4_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.473 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc5_ir4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc5_ir4'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc5_ir4_exp_out_5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc5_ir4_dw_out_5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc5_ir4_enc5_ir4_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_b_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_1_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_2_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_3_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_4_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_5_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_6_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_7_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_8_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_9_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_10_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_11_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_12_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_13_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_14_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_15_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_16_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_17_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_18_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_19_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_20_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_21_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_22_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_23_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_24_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_25_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_26_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_27_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_28_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_29_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_30_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5_exp_w_0_0_31_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cXB' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' pipeline 'VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5crw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5csw' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5ctx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cux' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cvx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cwx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cxx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cyx' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5czy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cAy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cBy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cCy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cDy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cEy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cFz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cGz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cHz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cIz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cJz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cKz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cLz' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cMA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cNA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cOA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cPA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cQA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cRA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cSB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cTB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cUB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cVB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cWB' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_628_1_VITIS_LOOP_629_2_VITIS_LOOP_630_3_enc6_ir5cXB' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.961 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_b_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_0_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_0_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_0_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_1_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_1_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_1_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_2_0_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_2_1_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5_dw_w_2_2_0_ROM_AUTO_1R' to 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c7D' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' pipeline 'VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5cYC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5cZC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c0C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c1C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c2C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c3C' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c4D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c5D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c6D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_646_5_VITIS_LOOP_647_6_VITIS_LOOP_648_7_enc6_ir5c7D' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.161 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5_Pipeline_VITIS_LOOP_674_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc6_ir5_Pipeline_VITIS_LOOP_674_13' pipeline 'VITIS_LOOP_674_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5_Pipeline_VITIS_LOOP_674_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_Pipeline_VITIS_LOOP_674_13_enc6_ir5_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc6_ir5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc6_ir5'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc6_ir5_exp_out_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc6_ir5_dw_out_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc6_ir5_enc6_ir5_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_b_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_1_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_2_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_3_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_4_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_5_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_6_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_7_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_8_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_9_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_10_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_11_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_12_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_13_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_14_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_15_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_16_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_17_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_18_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6drG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_19_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_20_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_21_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_22_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_23_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_24_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_25_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_26_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_27_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_28_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_29_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_30_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6_exp_w_0_0_31_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dEI' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' pipeline 'VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6c8D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6c9D' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6daE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dbE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dcE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6ddE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6deE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dfE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dgE' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dhF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6diF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6djF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dkF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dlF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dmF' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dnG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6doG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dpG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dqG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6drG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dsG' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dtH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6duH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dvH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dwH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dxH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dyH' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dzI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dAI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dBI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dCI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dDI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_725_1_VITIS_LOOP_726_2_VITIS_LOOP_727_3_enc7_ir6dEI' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.313 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_b_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_0_0_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_0_1_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_0_2_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_1_0_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_1_1_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_1_2_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_2_0_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_2_1_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6_dw_w_2_2_0_ROM_AUTO_1R' to 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dOK' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7' pipeline 'VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dFJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dGJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dHJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dIJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dJJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dKJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dLJ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dMK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dNK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_743_5_VITIS_LOOP_744_6_VITIS_LOOP_745_7_enc7_ir6dOK' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.315 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc7_ir6_Pipeline_VITIS_LOOP_771_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc7_ir6_Pipeline_VITIS_LOOP_771_13' pipeline 'VITIS_LOOP_771_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc7_ir6_Pipeline_VITIS_LOOP_771_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_Pipeline_VITIS_LOOP_771_13_enc7_ir6_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.773 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc7_ir6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc7_ir6'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc7_ir6_exp_out_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc7_ir6_dw_out_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc7_ir6_enc7_ir6_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_b_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_1_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_2_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_3_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_4_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_5_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_6_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_7_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_8_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_9_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_10_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_11_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_12_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_13_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_14_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_15_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_16_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_17_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_18_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_19_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_20_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_21_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_22_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_23_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_24_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_25_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7efO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_26_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_27_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_28_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_29_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_30_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_31_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_32_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_33_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_34_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_35_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_36_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_37_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_38_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_39_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_40_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_41_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_42_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_43_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_44_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_45_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_46_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_47_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_48_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_49_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_50_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_51_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_52_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_53_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_54_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_55_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_56_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_57_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_58_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_59_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_60_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_61_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_62_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7_exp_w_0_0_63_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eRU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' pipeline 'VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dPK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dQK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dRK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dSL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dTL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dUL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dVL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dWL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dXL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dYM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7dZM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d0M' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d1M' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d2M' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d3M' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d4N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d5N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d6N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d7N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d8N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7d9N' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eaO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ebO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ecO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7edO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eeO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7efO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7egO' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ehP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eiP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ejP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ekP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7elP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7emP' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7enQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eoQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7epQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eqQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7erQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7esQ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7etR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7euR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7evR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ewR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7exR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eyR' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ezS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eAS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eBS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eCS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eDS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eES' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eFT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eGT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eHT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eIT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eJT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eKT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eLT' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eMU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eNU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eOU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7ePU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eQU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_820_1_VITIS_LOOP_821_2_VITIS_LOOP_822_3_enc8_ir7eRU' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.932 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_b_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_0_0_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_0_1_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_0_2_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_1_0_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_1_1_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_1_2_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_2_0_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_2_1_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7e0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7_dw_w_2_2_0_ROM_AUTO_1R' to 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7e1W' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7' pipeline 'VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eSV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eTV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eUV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eVV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eWV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eXV' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eYW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7eZW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7e0W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_838_5_VITIS_LOOP_839_6_VITIS_LOOP_840_7_enc8_ir7e1W' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.516 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc8_ir7_Pipeline_VITIS_LOOP_866_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc8_ir7_Pipeline_VITIS_LOOP_866_13' pipeline 'VITIS_LOOP_866_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc8_ir7_Pipeline_VITIS_LOOP_866_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_Pipeline_VITIS_LOOP_866_13_enc8_ir7_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.546 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc8_ir7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc8_ir7'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc8_ir7_exp_out_10_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc8_ir7_dw_out_10_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc8_ir7_enc8_ir7_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_b_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_1_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_2_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_3_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_4_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_5_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_6_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_7_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8faY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_8_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_9_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_10_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_11_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8feY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_12_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8ffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_13_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_14_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_15_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_16_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_17_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_18_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8flZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_19_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_20_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_21_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_22_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_23_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_24_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_25_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_26_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8ft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_27_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_28_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_29_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_30_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_31_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_32_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_33_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_34_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_35_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_36_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_37_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_38_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_39_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_40_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_41_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_42_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_43_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_44_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_45_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_46_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_47_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_48_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_49_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_50_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_51_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_52_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_53_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_54_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_55_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_56_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_57_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_58_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_59_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_60_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_61_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_62_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8_exp_w_0_0_63_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f47' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' pipeline 'VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e2W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e3W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e4X' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e5X' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e6X' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e7X' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e8X' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8e9X' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8faY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fbY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fcY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fdY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8feY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8ffY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fgY' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fhZ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fiZ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fjZ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fkZ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8flZ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fmZ' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fn0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fo0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fp0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fq0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fr0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fs0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8ft1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fu1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fv1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fw1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fx1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fy1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fz2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fA2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fB2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fC2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fD2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fE2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fF3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fG3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fH3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fI3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fJ3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fK3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fL3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fM4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fN4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fO4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fP4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fQ4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fR4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fS5' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fT5' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fU5' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fV5' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fW5' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fX5' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fY6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8fZ6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f06' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f16' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f26' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f36' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_915_1_VITIS_LOOP_916_2_VITIS_LOOP_917_3_enc9_ir8f47' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 8.084 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_b_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_0_0_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f67' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_0_1_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_0_2_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_1_0_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_1_1_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8ga8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_1_2_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8gb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_2_0_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8gc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_2_1_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8gd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8_dw_w_2_2_0_ROM_AUTO_1R' to 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8ge8' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7' pipeline 'VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f57' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f67' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f77' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f87' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8f97' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8ga8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8gb8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8gc8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8gd8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_933_5_VITIS_LOOP_934_6_VITIS_LOOP_935_7_enc9_ir8ge8' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.767 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc9_ir8_Pipeline_VITIS_LOOP_961_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc9_ir8_Pipeline_VITIS_LOOP_961_13' pipeline 'VITIS_LOOP_961_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc9_ir8_Pipeline_VITIS_LOOP_961_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_Pipeline_VITIS_LOOP_961_13_enc9_ir8_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc9_ir8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc9_ir8'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc9_ir8_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc9_ir8_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc9_ir8_enc9_ir8_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_b_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gg8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_1_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gh9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_2_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gi9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_3_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gj9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_4_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gk9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_5_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gl9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_6_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gm9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_7_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_8_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_9_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_10_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_11_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1grb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_12_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_13_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_14_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_15_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_16_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_17_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_18_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_19_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_20_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_21_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_22_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_23_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_24_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_25_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_26_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_27_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_28_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_29_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_30_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_31_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_32_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_33_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gNb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gNb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_34_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gOb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gOb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_35_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gPb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gPb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_36_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gQb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gQb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_37_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gRb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gRb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_38_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gSb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gSb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_39_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gTb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gTb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_40_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gUb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gUb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_41_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gVb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gVb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_42_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gWb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gWb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_43_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gXb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gXb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_44_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gYb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gYb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_45_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gZb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gZb' is changed to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_46_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_47_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_48_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_49_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_50_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_51_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_52_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_53_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_54_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_55_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_56_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_57_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hbb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_58_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hcb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_59_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hdb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_60_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1heb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_61_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hfb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_62_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hgb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc10_ir9_exp_w_0_0_63_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hhb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' pipeline 'VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gf8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gg8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gh9' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gi9' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gj9' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gk9' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gl9' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gm9' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gnb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gob' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gpb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gqb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1grb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gsb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gtb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gub' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gvb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gwb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gxb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gyb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gzb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gAb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gBb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gCb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gDb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gEb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gFb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gGb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gHb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gIb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gJb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gKb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gLb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gMb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gNb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gOb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gPb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gQb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gRb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gSb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gTb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gUb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gVb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gWb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gXb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gYb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1gZb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g0b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g1b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g2b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g3b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g4b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g5b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g6b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g7b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g8b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1g9b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hab' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hbb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hcb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hdb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1heb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hfb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hgb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1010_1_VITIS_LOOP_1011_2_VITIS_LOOP_1012_3_enc1hhb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.286 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_b_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_0_0_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hjb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_0_1_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_0_2_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hlb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_1_0_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hmb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_1_1_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_1_2_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_2_0_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_2_1_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc10_ir9_dw_w_2_2_0_ROM_AUTO_1R' to 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hrb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7' pipeline 'VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hib' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hjb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hlb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hmb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hnb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hob' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hpb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hqb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1028_5_VITIS_LOOP_1029_6_VITIS_LOOP_1030_7_enc1hrb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.712 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc10_ir9_Pipeline_VITIS_LOOP_1056_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc10_ir9_Pipeline_VITIS_LOOP_1056_13' pipeline 'VITIS_LOOP_1056_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc10_ir9_Pipeline_VITIS_LOOP_1056_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_Pipeline_VITIS_LOOP_1056_13_enc10_ir9_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.561 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc10_ir9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc10_ir9'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc10_ir9_exp_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc10_ir9_dw_out_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc10_ir9_enc10_ir9_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_b_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_1_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_2_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_3_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_4_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_5_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_6_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_7_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_8_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_9_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_10_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_11_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_12_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_13_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_14_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_15_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_16_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_17_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_18_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_19_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_20_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_21_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_22_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_23_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_24_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_25_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchSb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchSb' is changed to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_26_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchTb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchTb' is changed to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_27_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchUb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchUb' is changed to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_28_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchVb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchVb' is changed to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_29_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchWb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchWb' is changed to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_30_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchXb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchXb' is changed to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_31_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchYb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchYb' is changed to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_32_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchZb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchZb' is changed to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_33_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_34_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_35_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_36_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_37_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_38_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_39_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_40_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_41_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_42_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_43_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_44_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encibb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_45_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encicb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_46_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encidb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_47_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encieb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_48_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encifb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_49_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encigb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_50_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encihb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_51_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_52_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encijb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_53_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encikb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_54_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encilb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_55_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encimb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_56_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encinb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_57_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_58_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encipb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_59_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_60_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encirb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_61_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encisb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_62_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encitb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enc11_ir10_exp_w_0_0_63_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciub' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' pipeline 'VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchsb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchtb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchub' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchvb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchwb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchxb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchyb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchzb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchAb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchBb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchCb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchDb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchEb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchFb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchGb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchHb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchIb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchJb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchKb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchLb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchMb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchNb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchOb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchPb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchQb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchRb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchSb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchTb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchUb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchVb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchWb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchXb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchYb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enchZb_x' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench0b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench1b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench2b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench3b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench4b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench5b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench6b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench7b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench8b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_ench9b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciab' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encibb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encicb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encidb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encieb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encifb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encigb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encihb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciib' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encijb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encikb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encilb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encimb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encinb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciob' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encipb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciqb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encirb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encisb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_encitb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1105_1_VITIS_LOOP_1106_2_VITIS_LOOP_1107_3_enciub' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.474 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_b_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_encivb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_0_0_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_0_1_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_encixb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_0_2_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_1_0_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_encizb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_1_1_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_1_2_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_2_0_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_2_1_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enc11_ir10_dw_w_2_2_0_ROM_AUTO_1R' to 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciEb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7' pipeline 'VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_encivb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciwb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_encixb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciyb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_encizb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciAb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciBb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciCb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciDb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1123_5_VITIS_LOOP_1124_6_VITIS_LOOP_1125_7_enciEb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.912 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc11_ir10_Pipeline_VITIS_LOOP_1151_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc11_ir10_Pipeline_VITIS_LOOP_1151_13' pipeline 'VITIS_LOOP_1151_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc11_ir10_Pipeline_VITIS_LOOP_1151_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_Pipeline_VITIS_LOOP_1151_13_enc11_ir10_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.703 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc11_ir10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc11_ir10'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc11_ir10_exp_out_12_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc11_ir10_dw_out_12_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc11_ir10_enc11_ir10_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc12_ir11_Pipeline_VITIS_LOOP_1204_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc12_ir11_Pipeline_VITIS_LOOP_1204_4' pipeline 'VITIS_LOOP_1204_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc12_ir11_Pipeline_VITIS_LOOP_1204_4'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1204_4_enc12_ir11_exp_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_b_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_0_0_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_0_1_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_0_2_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_1_0_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_1_1_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_1_2_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_2_0_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_2_1_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enc12_ir11_dw_w_2_2_0_ROM_AUTO_1R' to 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciOb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7' pipeline 'VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciFb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciGb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciHb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciIb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciJb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciKb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciLb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciMb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciNb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1218_5_VITIS_LOOP_1219_6_VITIS_LOOP_1220_7_enciOb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.091 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc12_ir11_Pipeline_VITIS_LOOP_1246_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc12_ir11_Pipeline_VITIS_LOOP_1246_13' pipeline 'VITIS_LOOP_1246_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc12_ir11_Pipeline_VITIS_LOOP_1246_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_Pipeline_VITIS_LOOP_1246_13_enc12_ir11_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.773 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc12_ir11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc12_ir11'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc12_ir11_exp_out_11_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc12_ir11_dw_out_11_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_enc12_ir11_exp_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc12_ir11_enc12_ir11_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc13_ir12_Pipeline_VITIS_LOOP_1300_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc13_ir12_Pipeline_VITIS_LOOP_1300_4' pipeline 'VITIS_LOOP_1300_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc13_ir12_Pipeline_VITIS_LOOP_1300_4'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1300_4_enc13_ir12_exp_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.552 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_b_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_0_0_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_0_1_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_0_2_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_1_0_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_1_1_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_1_2_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_2_0_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_2_1_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enc13_ir12_dw_w_2_2_0_ROM_AUTO_1R' to 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciYb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7' pipeline 'VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciPb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciQb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciRb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciSb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciTb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciUb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciVb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciWb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciXb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1314_5_VITIS_LOOP_1315_6_VITIS_LOOP_1316_7_enciYb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.117 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc13_ir12_Pipeline_VITIS_LOOP_1342_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc13_ir12_Pipeline_VITIS_LOOP_1342_13' pipeline 'VITIS_LOOP_1342_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc13_ir12_Pipeline_VITIS_LOOP_1342_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_Pipeline_VITIS_LOOP_1342_13_enc13_ir12_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.775 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc13_ir12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc13_ir12'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc13_ir12_exp_out_6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc13_ir12_dw_out_6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_enc13_ir12_exp_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc13_ir12_enc13_ir12_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' pipeline 'VITIS_LOOP_1395_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1395_4_enc14_ir13_exp_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_b_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enciZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci8b' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' pipeline 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enciZb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci0b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci1b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci2b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci3b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci4b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci5b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci6b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci7b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enci8b' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.191 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' pipeline 'VITIS_LOOP_1437_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1437_13_enc14_ir13_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.778 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc14_ir13_exp_out_9_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc14_ir13_dw_out_9_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_enc14_ir13_exp_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_enc14_ir13_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.276 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out14_ir13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out14_ir13', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 52 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA7_A160_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out1_ir0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out2_ir1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out4_ir3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out7_ir6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_out11_ir10_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.463 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14 seconds. CPU system time: 8 seconds. Elapsed time: 43.006 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 28.164 seconds; current allocated memory: 1.907 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3773 seconds. CPU system time: 70 seconds. Elapsed time: 4037.13 seconds; current allocated memory: 884.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 24 seconds. CPU system time: 6 seconds. Elapsed time: 86.608 seconds; current allocated memory: 43.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.911 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.636 seconds; current allocated memory: 0.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 46.079 seconds; current allocated memory: 0.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 31.927 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 46.451 seconds; current allocated memory: 0.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.141 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 49.651 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 76.364 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 96 and bit width 32 in loop 'VITIS_LOOP_1395_4'(lane_seg_hls/lane_seg_support.cpp:1395:36) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:1395:36)
INFO: [HLS 214-115] Multiple burst writes of length 7840 and bit width 16 in loop 'VITIS_LOOP_1433_10'(lane_seg_hls/lane_seg_support.cpp:1433:25) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:1433:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.47 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1395_4' (lane_seg_hls/lane_seg_support.cpp:1395) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1411_7' (lane_seg_hls/lane_seg_support.cpp:1411) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1437_13' (lane_seg_hls/lane_seg_support.cpp:1437) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1411_7' (lane_seg_hls/lane_seg_support.cpp:1411) in function 'enc14_ir13' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1413_8' (lane_seg_hls/lane_seg_support.cpp:1413) in function 'enc14_ir13' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1414_9' (lane_seg_hls/lane_seg_support.cpp:1414) in function 'enc14_ir13' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:1411:41) to (lane_seg_hls/lane_seg_support.cpp:1411:32) in function 'enc14_ir13'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1393_3' (lane_seg_hls/lane_seg_support.cpp:1393:32) in function 'enc14_ir13' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1392_2' (lane_seg_hls/lane_seg_support.cpp:1392:28) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1391_1' (lane_seg_hls/lane_seg_support.cpp:1391:24) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1410_6' (lane_seg_hls/lane_seg_support.cpp:1410:28) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1409_5' (lane_seg_hls/lane_seg_support.cpp:1409:24) in function 'enc14_ir13'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1435_12' (lane_seg_hls/lane_seg_support.cpp:1435:33) in function 'enc14_ir13' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1434_11' (lane_seg_hls/lane_seg_support.cpp:1434:29) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1433_10' (lane_seg_hls/lane_seg_support.cpp:1433:25) in function 'enc14_ir13'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1395_4'.
WARNING: [HLS 200-880] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' (loop 'VITIS_LOOP_1395_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_3_write_ln1396', lane_seg_hls/lane_seg_support.cpp:1396) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:1396 on local variable 'sum' and 'load' operation ('sum_3_load', lane_seg_hls/lane_seg_support.cpp:1396) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' (loop 'VITIS_LOOP_1395_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_3_write_ln1396', lane_seg_hls/lane_seg_support.cpp:1396) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:1396 on local variable 'sum' and 'load' operation ('sum_3_load', lane_seg_hls/lane_seg_support.cpp:1396) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_1395_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1437_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1437_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' pipeline 'VITIS_LOOP_1395_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptosp_16ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1395_4_enc14_ir13_exp_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.808 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_b_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enccud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enceOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enchbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enckbM' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' pipeline 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enccud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encdEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enceOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encfYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enchbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encjbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enckbM' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' pipeline 'VITIS_LOOP_1437_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1437_13_enc14_ir13_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.962 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_14ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc14_ir13_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc14_ir13_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_enc14_ir13_exp_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_enc14_ir13_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out13_ir12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out14_ir13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'out13_ir12', 'out14_ir13', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.447 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.756 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.112 seconds; current allocated memory: 1.172 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 4 seconds. Elapsed time: 99.757 seconds; current allocated memory: 130.164 MB.
