//
// Generated by LLVM NVPTX Back-End
//

.version 7.0
.target sm_70
.address_size 64

	// .globl	conv
.extern .shared .align 4 .b8 __shared_ptr[];

.visible .entry conv(
	.param .u64 conv_param_0,
	.param .u64 conv_param_1,
	.param .u64 conv_param_2,
	.param .f32 conv_param_3,
	.param .u32 conv_param_4,
	.param .u32 conv_param_5,
	.param .u32 conv_param_6,
	.param .u32 conv_param_7,
	.param .u32 conv_param_8,
	.param .u32 conv_param_9,
	.param .u32 conv_param_10,
	.param .u64 conv_param_11,
	.param .u32 conv_param_12,
	.param .u32 conv_param_13,
	.param .u32 conv_param_14,
	.param .u32 conv_param_15,
	.param .u32 conv_param_16,
	.param .u32 conv_param_17,
	.param .u32 conv_param_18,
	.param .u32 conv_param_19,
	.param .u32 conv_param_20,
	.param .u32 conv_param_21,
	.param .u32 conv_param_22,
	.param .u32 conv_param_23
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<147>;
	.reg .b16 	%h<143>;
	.reg .b32 	%hh<49>;
	.reg .f32 	%f<452>;
	.reg .b32 	%r<541>;
	.reg .b64 	%rd<187>;

	ld.param.u32 	%r540, [conv_param_6];
	ld.param.u32 	%r32, [conv_param_5];
	ld.param.u32 	%r31, [conv_param_4];
	ld.param.u64 	%rd40, [conv_param_0];
	mov.u32 	%r38, %tid.x;
	shr.u32 	%r39, %r38, 5;
	shl.b32 	%r40, %r39, 5;
	sub.s32 	%r41, %r38, %r40;
	or.b32  	%r42, %r40, %r41;
	shr.u32 	%r43, %r42, 6;
	shl.b32 	%r44, %r43, 6;
	sub.s32 	%r45, %r42, %r44;
	ld.param.u32 	%r46, [conv_param_7];
	add.s32 	%r47, %r43, 2;
	ld.param.u32 	%r48, [conv_param_8];
	ld.param.u32 	%r49, [conv_param_9];
	ld.param.u32 	%r51, [conv_param_10];
	ld.param.u32 	%r52, [conv_param_12];
	ld.param.u32 	%r55, [conv_param_13];
	ld.param.u32 	%r57, [conv_param_14];
	shr.u32 	%r3, %r42, 3;
	mov.u32 	%r76, %ctaid.x;
	mov.u32 	%r77, %ctaid.y;
	mov.u32 	%r78, %ctaid.z;
	shr.s32 	%r79, %r31, 31;
	shr.u32 	%r80, %r79, 26;
	add.s32 	%r81, %r31, %r80;
	shr.s32 	%r82, %r81, 6;
	shr.s32 	%r83, %r32, 31;
	shr.u32 	%r84, %r83, 26;
	add.s32 	%r85, %r32, %r84;
	shr.s32 	%r86, %r85, 6;
	mad.lo.s32 	%r87, %r77, %r82, %r76;
	div.s32 	%r88, %r87, %r86;
	shl.b32 	%r5, %r88, 6;
	or.b32  	%r6, %r5, %r45;
	mul.lo.s32 	%r92, %r78, %r540;
	add.s32 	%r8, %r92, %r43;
	add.s32 	%r93, %r92, %r47;
	add.s32 	%r94, %r8, 4;
	add.s32 	%r95, %r8, 6;
	add.s32 	%r96, %r8, 8;
	add.s32 	%r97, %r8, 10;
	add.s32 	%r98, %r8, 12;
	add.s32 	%r99, %r8, 14;
	add.s32 	%r9, %r92, %r3;
	mul.wide.s32 	%rd42, %r6, -1840700269;
	shr.u64 	%rd43, %rd42, 32;
	cvt.u32.u64 	%r100, %rd43;
	mad.lo.s32 	%r101, %r6, 1, %r100;
	shr.u32 	%r102, %r101, 31;
	shr.s32 	%r103, %r101, 5;
	add.s32 	%r104, %r103, %r102;
	mul.lo.s32 	%r105, %r104, 56;
	sub.s32 	%r106, %r6, %r105;
	mul.wide.s32 	%rd44, %r104, -1840700269;
	shr.u64 	%rd45, %rd44, 32;
	cvt.u32.u64 	%r107, %rd45;
	mad.lo.s32 	%r108, %r104, 1, %r107;
	shr.u32 	%r109, %r108, 31;
	shr.s32 	%r110, %r108, 5;
	add.s32 	%r111, %r110, %r109;
	mul.lo.s32 	%r112, %r111, 56;
	sub.s32 	%r113, %r104, %r112;
	mul.wide.s32 	%rd46, %r8, 1431655766;
	shr.u64 	%rd47, %rd46, 63;
	cvt.u32.u64 	%r114, %rd47;
	shr.u64 	%rd48, %rd46, 32;
	cvt.u32.u64 	%r115, %rd48;
	add.s32 	%r116, %r115, %r114;
	mul.lo.s32 	%r117, %r116, 3;
	sub.s32 	%r118, %r8, %r117;
	mul.wide.s32 	%rd49, %r93, 1431655766;
	shr.u64 	%rd50, %rd49, 63;
	cvt.u32.u64 	%r119, %rd50;
	shr.u64 	%rd51, %rd49, 32;
	cvt.u32.u64 	%r120, %rd51;
	add.s32 	%r121, %r120, %r119;
	mul.lo.s32 	%r122, %r121, 3;
	sub.s32 	%r123, %r93, %r122;
	mul.wide.s32 	%rd52, %r94, 1431655766;
	shr.u64 	%rd53, %rd52, 63;
	cvt.u32.u64 	%r124, %rd53;
	shr.u64 	%rd54, %rd52, 32;
	cvt.u32.u64 	%r125, %rd54;
	add.s32 	%r126, %r125, %r124;
	mul.lo.s32 	%r127, %r126, 3;
	sub.s32 	%r128, %r94, %r127;
	mul.wide.s32 	%rd55, %r95, 1431655766;
	shr.u64 	%rd56, %rd55, 63;
	cvt.u32.u64 	%r129, %rd56;
	shr.u64 	%rd57, %rd55, 32;
	cvt.u32.u64 	%r130, %rd57;
	add.s32 	%r131, %r130, %r129;
	mul.lo.s32 	%r132, %r131, 3;
	sub.s32 	%r133, %r95, %r132;
	mul.wide.s32 	%rd58, %r96, 1431655766;
	shr.u64 	%rd59, %rd58, 63;
	cvt.u32.u64 	%r134, %rd59;
	shr.u64 	%rd60, %rd58, 32;
	cvt.u32.u64 	%r135, %rd60;
	add.s32 	%r136, %r135, %r134;
	mul.lo.s32 	%r137, %r136, 3;
	sub.s32 	%r138, %r96, %r137;
	mul.wide.s32 	%rd61, %r97, 1431655766;
	shr.u64 	%rd62, %rd61, 63;
	cvt.u32.u64 	%r139, %rd62;
	shr.u64 	%rd63, %rd61, 32;
	cvt.u32.u64 	%r140, %rd63;
	add.s32 	%r141, %r140, %r139;
	mul.lo.s32 	%r142, %r141, 3;
	sub.s32 	%r143, %r97, %r142;
	mul.wide.s32 	%rd64, %r98, 1431655766;
	shr.u64 	%rd65, %rd64, 63;
	cvt.u32.u64 	%r144, %rd65;
	shr.u64 	%rd66, %rd64, 32;
	cvt.u32.u64 	%r145, %rd66;
	add.s32 	%r146, %r145, %r144;
	mul.lo.s32 	%r147, %r146, 3;
	mul.wide.s32 	%rd67, %r99, 1431655766;
	shr.u64 	%rd68, %rd67, 63;
	cvt.u32.u64 	%r149, %rd68;
	shr.u64 	%rd69, %rd67, 32;
	cvt.u32.u64 	%r150, %rd69;
	add.s32 	%r151, %r150, %r149;
	mul.wide.s32 	%rd70, %r9, 1431655766;
	shr.u64 	%rd71, %rd70, 63;
	cvt.u32.u64 	%r154, %rd71;
	shr.u64 	%rd72, %rd70, 32;
	cvt.u32.u64 	%r155, %rd72;
	add.s32 	%r156, %r155, %r154;
	mul.wide.s32 	%rd73, %r116, 1431655766;
	shr.u64 	%rd74, %rd73, 63;
	cvt.u32.u64 	%r159, %rd74;
	shr.u64 	%rd75, %rd73, 32;
	cvt.u32.u64 	%r160, %rd75;
	add.s32 	%r161, %r160, %r159;
	mul.lo.s32 	%r162, %r161, 3;
	sub.s32 	%r163, %r116, %r162;
	mul.wide.s32 	%rd76, %r121, 1431655766;
	shr.u64 	%rd77, %rd76, 63;
	cvt.u32.u64 	%r164, %rd77;
	shr.u64 	%rd78, %rd76, 32;
	cvt.u32.u64 	%r165, %rd78;
	add.s32 	%r166, %r165, %r164;
	mul.lo.s32 	%r167, %r166, 3;
	sub.s32 	%r168, %r121, %r167;
	mul.wide.s32 	%rd79, %r126, 1431655766;
	shr.u64 	%rd80, %rd79, 63;
	cvt.u32.u64 	%r169, %rd80;
	shr.u64 	%rd81, %rd79, 32;
	cvt.u32.u64 	%r170, %rd81;
	add.s32 	%r171, %r170, %r169;
	mul.lo.s32 	%r172, %r171, 3;
	sub.s32 	%r173, %r126, %r172;
	mul.wide.s32 	%rd82, %r131, 1431655766;
	shr.u64 	%rd83, %rd82, 63;
	cvt.u32.u64 	%r174, %rd83;
	shr.u64 	%rd84, %rd82, 32;
	cvt.u32.u64 	%r175, %rd84;
	add.s32 	%r176, %r175, %r174;
	mul.lo.s32 	%r177, %r176, 3;
	sub.s32 	%r178, %r131, %r177;
	mul.wide.s32 	%rd85, %r136, 1431655766;
	shr.u64 	%rd86, %rd85, 63;
	cvt.u32.u64 	%r179, %rd86;
	shr.u64 	%rd87, %rd85, 32;
	cvt.u32.u64 	%r180, %rd87;
	add.s32 	%r181, %r180, %r179;
	mul.lo.s32 	%r182, %r181, 3;
	sub.s32 	%r183, %r136, %r182;
	mul.wide.s32 	%rd88, %r141, 1431655766;
	shr.u64 	%rd89, %rd88, 63;
	cvt.u32.u64 	%r184, %rd89;
	shr.u64 	%rd90, %rd88, 32;
	cvt.u32.u64 	%r185, %rd90;
	add.s32 	%r186, %r185, %r184;
	mul.lo.s32 	%r187, %r186, 3;
	sub.s32 	%r188, %r141, %r187;
	mul.wide.s32 	%rd91, %r146, 1431655766;
	shr.u64 	%rd92, %rd91, 63;
	cvt.u32.u64 	%r189, %rd92;
	shr.u64 	%rd93, %rd91, 32;
	cvt.u32.u64 	%r190, %rd93;
	add.s32 	%r191, %r190, %r189;
	mul.lo.s32 	%r192, %r191, 3;
	sub.s32 	%r193, %r146, %r192;
	mul.wide.s32 	%rd94, %r151, 1431655766;
	shr.u64 	%rd95, %rd94, 63;
	cvt.u32.u64 	%r194, %rd95;
	shr.u64 	%rd96, %rd94, 32;
	cvt.u32.u64 	%r195, %rd96;
	add.s32 	%r196, %r195, %r194;
	mul.lo.s32 	%r197, %r196, 3;
	sub.s32 	%r198, %r151, %r197;
	mul.wide.s32 	%rd97, %r156, 1431655766;
	shr.u64 	%rd98, %rd97, 63;
	shr.u64 	%rd99, %rd97, 32;
	mul.lo.s32 	%r204, %r113, %r49;
	sub.s32 	%r10, %r204, %r46;
	mul.lo.s32 	%r205, %r106, %r51;
	sub.s32 	%r11, %r205, %r48;
	add.s32 	%r206, %r10, %r163;
	add.s32 	%r207, %r10, %r168;
	add.s32 	%r208, %r10, %r173;
	add.s32 	%r209, %r10, %r178;
	add.s32 	%r210, %r10, %r183;
	add.s32 	%r211, %r10, %r188;
	add.s32 	%r212, %r10, %r193;
	add.s32 	%r214, %r11, %r118;
	add.s32 	%r215, %r11, %r123;
	add.s32 	%r216, %r11, %r128;
	add.s32 	%r217, %r11, %r133;
	add.s32 	%r218, %r11, %r138;
	mul.lo.s32 	%r222, %r111, %r52;
	mad.lo.s32 	%r223, %r161, %r55, %r222;
	mad.lo.s32 	%r224, %r166, %r55, %r222;
	mad.lo.s32 	%r225, %r171, %r55, %r222;
	mad.lo.s32 	%r226, %r176, %r55, %r222;
	mad.lo.s32 	%r227, %r181, %r55, %r222;
	mad.lo.s32 	%r231, %r206, %r57, %r223;
	mad.lo.s32 	%r232, %r207, %r57, %r224;
	mad.lo.s32 	%r233, %r208, %r57, %r225;
	mad.lo.s32 	%r234, %r209, %r57, %r226;
	add.s32 	%r239, %r231, %r214;
	add.s32 	%r240, %r232, %r215;
	add.s32 	%r241, %r233, %r216;
	mul.wide.s32 	%rd100, %r239, 2;
	add.s64 	%rd179, %rd40, %rd100;
	mul.wide.s32 	%rd101, %r240, 2;
	setp.lt.s32 	%p18, %r6, %r31;
	setp.ge.s32 	%p19, %r6, %r31;
	setp.gt.s32 	%p20, %r214, 55;
	setp.lt.s32 	%p21, %r215, 56;
	setp.lt.s32 	%p22, %r216, 56;
	setp.lt.s32 	%p28, %r214, 0;
	setp.gt.s32 	%p29, %r215, -1;
	setp.gt.s32 	%p30, %r216, -1;
	setp.gt.s32 	%p31, %r217, -1;
	setp.gt.s32 	%p36, %r206, 55;
	setp.lt.s32 	%p37, %r207, 56;
	setp.lt.s32 	%p38, %r208, 56;
	setp.lt.s32 	%p39, %r209, 56;
	setp.lt.s32 	%p40, %r210, 56;
	setp.lt.s32 	%p44, %r206, 0;
	setp.gt.s32 	%p45, %r207, -1;
	setp.gt.s32 	%p46, %r208, -1;
	setp.gt.s32 	%p47, %r209, -1;
	setp.gt.s32 	%p48, %r210, -1;
	setp.gt.s32 	%p49, %r211, -1;
	or.pred  	%p52, %p19, %p44;
	and.pred  	%p53, %p18, %p45;
	and.pred  	%p54, %p18, %p46;
	and.pred  	%p55, %p18, %p47;
	and.pred  	%p56, %p18, %p48;
	or.pred  	%p60, %p52, %p36;
	and.pred  	%p61, %p53, %p37;
	and.pred  	%p62, %p54, %p38;
	and.pred  	%p63, %p55, %p39;
	or.pred  	%p68, %p60, %p28;
	and.pred  	%p69, %p61, %p29;
	and.pred  	%p70, %p62, %p30;
	and.pred  	%p1, %p69, %p21;
	mov.b16 	%h127, 0x0000;
	or.pred  	%p76, %p68, %p20;
	@%p76 bra 	LBB0_2;
	ld.global.nc.b16 	%h127, [%rd179];
LBB0_2:
	cvt.u32.u64 	%r199, %rd98;
	cvt.u32.u64 	%r200, %rd99;
	mul.lo.s32 	%r152, %r151, 3;
	add.s32 	%r213, %r10, %r198;
	sub.s32 	%r148, %r98, %r147;
	mad.lo.s32 	%r228, %r186, %r55, %r222;
	setp.gt.s32 	%p50, %r212, -1;
	add.s32 	%r219, %r11, %r143;
	mad.lo.s32 	%r235, %r210, %r57, %r227;
	setp.lt.s32 	%p41, %r211, 56;
	and.pred  	%p57, %p18, %p49;
	add.s32 	%r242, %r234, %r217;
	setp.gt.s32 	%p32, %r218, -1;
	and.pred  	%p64, %p56, %p40;
	mul.wide.s32 	%rd102, %r241, 2;
	setp.lt.s32 	%p23, %r217, 56;
	and.pred  	%p71, %p63, %p31;
	add.s64 	%rd180, %rd40, %rd101;
	and.pred  	%p2, %p70, %p22;
	mov.b16 	%h128, 0x0000;
	@!%p1 bra 	LBB0_4;
	bra.uni 	LBB0_3;
LBB0_3:
	ld.global.nc.b16 	%h128, [%rd180];
LBB0_4:
	add.s32 	%r201, %r200, %r199;
	shr.u32 	%r252, %r45, 3;
	and.b32  	%r258, %r47, 3;
	sub.s32 	%r153, %r99, %r152;
	mad.lo.s32 	%r229, %r191, %r55, %r222;
	setp.gt.s32 	%p51, %r213, -1;
	add.s32 	%r220, %r11, %r148;
	mad.lo.s32 	%r236, %r211, %r57, %r228;
	setp.lt.s32 	%p42, %r212, 56;
	and.pred  	%p58, %p18, %p50;
	add.s32 	%r243, %r235, %r218;
	setp.gt.s32 	%p33, %r219, -1;
	and.pred  	%p65, %p57, %p41;
	mul.wide.s32 	%rd103, %r242, 2;
	setp.lt.s32 	%p24, %r218, 56;
	and.pred  	%p72, %p64, %p32;
	add.s64 	%rd181, %rd40, %rd102;
	and.pred  	%p3, %p71, %p23;
	mov.b16 	%h129, 0x0000;
	@!%p2 bra 	LBB0_6;
	bra.uni 	LBB0_5;
LBB0_5:
	ld.global.nc.b16 	%h129, [%rd181];
LBB0_6:
	bfe.u32 	%r61, %r41, 3, 1;
	mul.lo.s32 	%r202, %r201, 3;
	mad.lo.s32 	%r230, %r196, %r55, %r222;
	bfe.u32 	%r251, %r42, 6, 2;
	shl.b32 	%r253, %r252, 3;
	xor.b32  	%r259, %r252, %r258;
	add.s32 	%r221, %r11, %r153;
	mad.lo.s32 	%r237, %r212, %r57, %r229;
	setp.lt.s32 	%p43, %r213, 56;
	and.pred  	%p59, %p18, %p51;
	add.s32 	%r244, %r236, %r219;
	setp.gt.s32 	%p34, %r220, -1;
	and.pred  	%p66, %p58, %p42;
	mul.wide.s32 	%rd104, %r243, 2;
	setp.lt.s32 	%p25, %r219, 56;
	and.pred  	%p73, %p65, %p33;
	add.s64 	%rd182, %rd40, %rd103;
	and.pred  	%p4, %p72, %p24;
	mov.b16 	%h130, 0x0000;
	@!%p3 bra 	LBB0_8;
	bra.uni 	LBB0_7;
LBB0_7:
	ld.global.nc.b16 	%h130, [%rd182];
LBB0_8:
	bfe.u32 	%r60, %r41, 2, 2;
	shl.b32 	%r62, %r61, 1;
	ld.param.u32 	%r59, [conv_param_17];
	shl.b32 	%r74, %r3, 3;
	mul.lo.s32 	%r89, %r88, %r86;
	sub.s32 	%r203, %r156, %r202;
	mad.lo.s32 	%r238, %r213, %r57, %r230;
	sub.s32 	%r254, %r45, %r253;
	xor.b32  	%r255, %r252, %r251;
	shl.b32 	%r260, %r259, 3;
	add.s32 	%r245, %r237, %r220;
	setp.gt.s32 	%p35, %r221, -1;
	and.pred  	%p67, %p59, %p43;
	mul.wide.s32 	%rd105, %r244, 2;
	setp.lt.s32 	%p26, %r220, 56;
	and.pred  	%p74, %p66, %p34;
	add.s64 	%rd183, %rd40, %rd104;
	and.pred  	%p5, %p73, %p25;
	mov.b16 	%h131, 0x0000;
	@!%p4 bra 	LBB0_10;
	bra.uni 	LBB0_9;
LBB0_9:
	ld.global.nc.b16 	%h131, [%rd183];
LBB0_10:
	sub.s32 	%r63, %r60, %r62;
	ld.param.u32 	%r58, [conv_param_16];
	sub.s32 	%r75, %r42, %r74;
	sub.s32 	%r90, %r87, %r89;
	mul.lo.s32 	%r157, %r156, 3;
	mul.lo.s32 	%r247, %r203, %r59;
	add.s32 	%r246, %r238, %r221;
	shl.b32 	%r256, %r255, 3;
	or.b32  	%r261, %r260, %r254;
	mul.wide.s32 	%rd106, %r245, 2;
	setp.lt.s32 	%p27, %r221, 56;
	and.pred  	%p75, %p67, %p35;
	add.s64 	%rd184, %rd40, %rd105;
	and.pred  	%p6, %p74, %p26;
	mov.b16 	%h132, 0x0000;
	@!%p5 bra 	LBB0_12;
	bra.uni 	LBB0_11;
LBB0_11:
	ld.global.nc.b16 	%h132, [%rd184];
LBB0_12:
	shr.u32 	%r53, %r38, 1;
	and.b32  	%r56, %r41, 16;
	shl.b32 	%r64, %r63, 2;
	ld.param.u32 	%r34, [conv_param_18];
	shl.b32 	%r4, %r75, 3;
	shl.b32 	%r7, %r90, 6;
	sub.s32 	%r158, %r9, %r157;
	mad.lo.s32 	%r248, %r201, %r58, %r247;
	bfe.u32 	%r263, %r42, 3, 2;
	mul.wide.s32 	%rd107, %r246, 2;
	or.b32  	%r257, %r256, %r254;
	add.s32 	%r262, %r44, %r261;
	add.s64 	%rd185, %rd40, %rd106;
	and.pred  	%p7, %p75, %p27;
	mov.b16 	%h133, 0x0000;
	@!%p6 bra 	LBB0_14;
	bra.uni 	LBB0_13;
LBB0_13:
	ld.global.nc.b16 	%h133, [%rd185];
LBB0_14:
	shl.b32 	%r65, %r61, 3;
	bfe.u32 	%r50, %r38, 5, 1;
	and.b32  	%r54, %r53, 32;
	mad.lo.s32 	%r66, %r64, 2, %r56;
	or.b32  	%r91, %r4, %r7;
	mad.lo.s32 	%r249, %r158, %r34, %r248;
	shl.b32 	%r14, %r3, 6;
	xor.b32  	%r264, %r75, %r263;
	add.s64 	%rd186, %rd40, %rd107;
	add.s32 	%r12, %r257, %r44;
	add.s32 	%r13, %r262, 128;
	mov.b16 	%h134, 0x0000;
	@!%p7 bra 	LBB0_16;
	bra.uni 	LBB0_15;
LBB0_15:
	ld.global.nc.b16 	%h134, [%rd186];
LBB0_16:
	mad.lo.s32 	%r68, %r50, 32, %r66;
	add.s32 	%r250, %r91, %r249;
	ld.param.u64 	%rd38, [conv_param_1];
	and.b32  	%r71, %r41, 1;
	or.b32  	%r72, %r54, %r65;
	and.b32  	%r73, %r41, 2;
	mad.lo.s32 	%r15, %r264, 8, %r14;
	setp.ge.s32 	%p77, %r9, %r540;
	shl.b32 	%r270, %r12, 1;
	mov.u32 	%r271, __shared_ptr;
	add.s32 	%r538, %r271, 4096;
	add.s32 	%r273, %r538, %r270;
	st.shared.b16 	[%r273], %h127;
	shl.b32 	%r274, %r13, 1;
	add.s32 	%r275, %r538, %r274;
	st.shared.b16 	[%r275], %h128;
	st.shared.b16 	[%r273+512], %h129;
	st.shared.b16 	[%r275+512], %h130;
	st.shared.b16 	[%r273+1024], %h131;
	st.shared.b16 	[%r275+1024], %h132;
	st.shared.b16 	[%r273+1536], %h133;
	st.shared.b16 	[%r275+1536], %h134;
	mov.u32 	%r276, 0;
	mov.b32 	%hh41, %r276;
	mov.u32 	%hh42, %hh41;
	mov.u32 	%hh43, %hh41;
	mov.u32 	%hh44, %hh41;
	@%p77 bra 	LBB0_18;
	mul.wide.s32 	%rd109, %r250, 2;
	add.s64 	%rd11, %rd38, %rd109;
	ld.global.nc.v4.b32 	{%hh41, %hh42, %hh43, %hh44}, [%rd11];
LBB0_18:
	ld.param.u32 	%r37, [conv_param_22];
	ld.param.u32 	%r35, [conv_param_20];
	ld.param.f32 	%f97, [conv_param_3];
	or.b32  	%r1, %r71, %r68;
	or.b32  	%r2, %r73, %r72;
	shl.b32 	%r277, %r15, 1;
	add.s32 	%r279, %r271, %r277;
	mov.b32 	%r280, %hh41;
	mov.b32 	%r281, %hh42;
	mov.b32 	%r282, %hh43;
	mov.b32 	%r283, %hh44;
	st.shared.v4.b32 	[%r279], {%r280, %r281, %r282, %r283};
	setp.lt.s32 	%p78, %r540, 1;
	mov.f32 	%f388, 0f00000000;
	mov.f32 	%f389, %f388;
	mov.f32 	%f390, %f388;
	mov.f32 	%f391, %f388;
	mov.f32 	%f392, %f388;
	mov.f32 	%f393, %f388;
	mov.f32 	%f394, %f388;
	mov.f32 	%f395, %f388;
	mov.f32 	%f396, %f388;
	mov.f32 	%f397, %f388;
	mov.f32 	%f398, %f388;
	mov.f32 	%f399, %f388;
	mov.f32 	%f400, %f388;
	mov.f32 	%f401, %f388;
	mov.f32 	%f402, %f388;
	mov.f32 	%f403, %f388;
	mov.f32 	%f404, %f388;
	mov.f32 	%f405, %f388;
	mov.f32 	%f406, %f388;
	mov.f32 	%f407, %f388;
	mov.f32 	%f408, %f388;
	mov.f32 	%f409, %f388;
	mov.f32 	%f410, %f388;
	mov.f32 	%f411, %f388;
	mov.f32 	%f412, %f388;
	mov.f32 	%f413, %f388;
	mov.f32 	%f414, %f388;
	mov.f32 	%f415, %f388;
	mov.f32 	%f416, %f388;
	mov.f32 	%f417, %f388;
	mov.f32 	%f418, %f388;
	mov.f32 	%f419, %f388;
	@%p78 bra 	LBB0_39;
	or.b32  	%r67, %r65, %r56;
	or.b32  	%r70, %r54, %r67;
	and.b32  	%r69, %r41, 3;
	shr.u32 	%r265, %r68, 3;
	shr.u32 	%r268, %r70, 3;
	ld.param.u64 	%rd41, [conv_param_11];
	mul.wide.s32 	%rd108, %r8, 4;
	xor.b32  	%r266, %r265, %r69;
	shl.b32 	%r267, %r69, 6;
	xor.b32  	%r269, %r268, %r69;
	add.s64 	%rd178, %rd41, %rd108;
	cvt.s64.s32 	%rd10, %r250;
	mad.lo.s32 	%r16, %r266, 8, %r267;
	mad.lo.s32 	%r17, %r269, 8, %r267;
	add.s32 	%r535, %r8, 16;
	shl.b32 	%r287, %r34, 4;
	cvt.s64.s32 	%rd110, %r287;
	add.s64 	%rd111, %rd110, %rd10;
	shl.b64 	%rd112, %rd111, 1;
	add.s64 	%rd177, %rd38, %rd112;
	mul.wide.s32 	%rd13, %r287, 2;
	mov.f32 	%f388, 0f00000000;
	mov.u32 	%r537, 1024;
	shl.b32 	%r354, %r16, 1;
	shl.b32 	%r356, %r17, 1;
	mov.u32 	%r536, %r271;
	mov.u32 	%r539, %r537;
	mov.f32 	%f389, %f388;
	mov.f32 	%f390, %f388;
	mov.f32 	%f391, %f388;
	mov.f32 	%f392, %f388;
	mov.f32 	%f393, %f388;
	mov.f32 	%f394, %f388;
	mov.f32 	%f395, %f388;
	mov.f32 	%f396, %f388;
	mov.f32 	%f397, %f388;
	mov.f32 	%f398, %f388;
	mov.f32 	%f399, %f388;
	mov.f32 	%f400, %f388;
	mov.f32 	%f401, %f388;
	mov.f32 	%f402, %f388;
	mov.f32 	%f403, %f388;
	mov.f32 	%f404, %f388;
	mov.f32 	%f405, %f388;
	mov.f32 	%f406, %f388;
	mov.f32 	%f407, %f388;
	mov.f32 	%f408, %f388;
	mov.f32 	%f409, %f388;
	mov.f32 	%f410, %f388;
	mov.f32 	%f411, %f388;
	mov.f32 	%f412, %f388;
	mov.f32 	%f413, %f388;
	mov.f32 	%f414, %f388;
	mov.f32 	%f415, %f388;
	mov.f32 	%f416, %f388;
	mov.f32 	%f417, %f388;
	mov.f32 	%f418, %f388;
	mov.f32 	%f419, %f388;
	bra.uni 	LBB0_20;
LBB0_38:
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f388, %f392, %f389, %f393, %f396, %f400, %f397, %f401}, {%r300, %r301}, {%r302, %r303}, {%f388, %f392, %f389, %f393, %f396, %f400, %f397, %f401};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f404, %f408, %f405, %f409, %f412, %f416, %f413, %f417}, {%r300, %r301}, {%r318, %r319}, {%f404, %f408, %f405, %f409, %f412, %f416, %f413, %f417};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f390, %f394, %f391, %f395, %f398, %f402, %f399, %f403}, {%r332, %r333}, {%r302, %r303}, {%f390, %f394, %f391, %f395, %f398, %f402, %f399, %f403};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f406, %f410, %f407, %f411, %f414, %f418, %f415, %f419}, {%r332, %r333}, {%r318, %r319}, {%f406, %f410, %f407, %f411, %f414, %f418, %f415, %f419};
	add.s32 	%r474, %r536, %r277;
	mov.b32 	%r475, %hh45;
	mov.b32 	%r476, %hh46;
	mov.b32 	%r477, %hh47;
	mov.b32 	%r478, %hh48;
	st.shared.v4.b32 	[%r474], {%r475, %r476, %r477, %r478};
	add.s32 	%r540, %r540, -16;
	neg.s32 	%r537, %r537;
	neg.s32 	%r539, %r539;
	add.s32 	%r535, %r535, 16;
	add.s64 	%rd177, %rd177, %rd13;
	setp.gt.s32 	%p139, %r540, 0;
	add.s64 	%rd178, %rd178, 64;
	@%p139 bra 	LBB0_20;
	bra.uni 	LBB0_39;
LBB0_20:
	bar.sync 	0;
	add.s32 	%r355, %r538, %r354;
	add.s32 	%r357, %r536, %r356;
	ld.shared.v4.u32 	{%r288, %r289, %r320, %r321}, [%r355];
	ld.shared.v4.u32 	{%r290, %r291, %r306, %r307}, [%r357];
	ld.shared.v4.u32 	{%r292, %r293, %r324, %r325}, [%r355+512];
	ld.shared.v4.u32 	{%r294, %r295, %r310, %r311}, [%r357+512];
	ld.shared.v4.u32 	{%r296, %r297, %r328, %r329}, [%r355+1024];
	ld.shared.v4.u32 	{%r298, %r299, %r314, %r315}, [%r357+1024];
	ld.shared.v4.u32 	{%r300, %r301, %r332, %r333}, [%r355+1536];
	ld.shared.v4.u32 	{%r302, %r303, %r318, %r319}, [%r357+1536];
	ld.global.u32 	%r358, [%rd178];
	ld.global.u32 	%r359, [%rd178+8];
	ld.global.u32 	%r360, [%rd178+16];
	ld.global.u32 	%r361, [%rd178+24];
	ld.global.u32 	%r362, [%rd178+32];
	ld.global.u32 	%r363, [%rd178+40];
	ld.global.u32 	%r364, [%rd178+48];
	ld.global.u32 	%r365, [%rd178+56];
	mul.wide.s32 	%rd113, %r358, 2;
	add.s64 	%rd179, %rd179, %rd113;
	mul.wide.s32 	%rd114, %r359, 2;
	add.s32 	%r366, %r535, 2;
	add.s32 	%r367, %r535, 4;
	add.s32 	%r368, %r535, 6;
	add.s32 	%r369, %r535, 8;
	add.s32 	%r370, %r535, 10;
	add.s32 	%r371, %r535, 12;
	add.s32 	%r372, %r535, 14;
	mul.wide.s32 	%rd121, %r535, 1431655766;
	shr.u64 	%rd122, %rd121, 63;
	cvt.u32.u64 	%r373, %rd122;
	shr.u64 	%rd123, %rd121, 32;
	cvt.u32.u64 	%r374, %rd123;
	add.s32 	%r375, %r374, %r373;
	mul.lo.s32 	%r376, %r375, 3;
	sub.s32 	%r377, %r535, %r376;
	mul.wide.s32 	%rd124, %r366, 1431655766;
	shr.u64 	%rd125, %rd124, 63;
	cvt.u32.u64 	%r378, %rd125;
	shr.u64 	%rd126, %rd124, 32;
	cvt.u32.u64 	%r379, %rd126;
	add.s32 	%r380, %r379, %r378;
	mul.lo.s32 	%r381, %r380, 3;
	sub.s32 	%r382, %r366, %r381;
	mul.wide.s32 	%rd127, %r367, 1431655766;
	shr.u64 	%rd128, %rd127, 63;
	cvt.u32.u64 	%r383, %rd128;
	shr.u64 	%rd129, %rd127, 32;
	cvt.u32.u64 	%r384, %rd129;
	add.s32 	%r385, %r384, %r383;
	mul.lo.s32 	%r386, %r385, 3;
	sub.s32 	%r387, %r367, %r386;
	mul.wide.s32 	%rd130, %r368, 1431655766;
	shr.u64 	%rd131, %rd130, 63;
	cvt.u32.u64 	%r388, %rd131;
	shr.u64 	%rd132, %rd130, 32;
	cvt.u32.u64 	%r389, %rd132;
	add.s32 	%r390, %r389, %r388;
	mul.lo.s32 	%r391, %r390, 3;
	sub.s32 	%r392, %r368, %r391;
	mul.wide.s32 	%rd133, %r369, 1431655766;
	shr.u64 	%rd134, %rd133, 63;
	cvt.u32.u64 	%r393, %rd134;
	shr.u64 	%rd135, %rd133, 32;
	cvt.u32.u64 	%r394, %rd135;
	add.s32 	%r395, %r394, %r393;
	mul.lo.s32 	%r396, %r395, 3;
	sub.s32 	%r397, %r369, %r396;
	mul.wide.s32 	%rd136, %r370, 1431655766;
	shr.u64 	%rd137, %rd136, 63;
	cvt.u32.u64 	%r398, %rd137;
	shr.u64 	%rd138, %rd136, 32;
	cvt.u32.u64 	%r399, %rd138;
	add.s32 	%r400, %r399, %r398;
	mul.lo.s32 	%r401, %r400, 3;
	sub.s32 	%r402, %r370, %r401;
	mul.wide.s32 	%rd139, %r371, 1431655766;
	shr.u64 	%rd140, %rd139, 63;
	cvt.u32.u64 	%r403, %rd140;
	shr.u64 	%rd141, %rd139, 32;
	cvt.u32.u64 	%r404, %rd141;
	add.s32 	%r405, %r404, %r403;
	mul.lo.s32 	%r406, %r405, 3;
	mul.wide.s32 	%rd142, %r372, 1431655766;
	shr.u64 	%rd143, %rd142, 63;
	cvt.u32.u64 	%r408, %rd143;
	shr.u64 	%rd144, %rd142, 32;
	cvt.u32.u64 	%r409, %rd144;
	add.s32 	%r410, %r409, %r408;
	mul.wide.s32 	%rd145, %r375, 1431655766;
	shr.u64 	%rd146, %rd145, 63;
	cvt.u32.u64 	%r413, %rd146;
	shr.u64 	%rd147, %rd145, 32;
	cvt.u32.u64 	%r414, %rd147;
	add.s32 	%r415, %r414, %r413;
	mul.lo.s32 	%r416, %r415, 3;
	sub.s32 	%r417, %r375, %r416;
	mul.wide.s32 	%rd148, %r380, 1431655766;
	shr.u64 	%rd149, %rd148, 63;
	cvt.u32.u64 	%r418, %rd149;
	shr.u64 	%rd150, %rd148, 32;
	cvt.u32.u64 	%r419, %rd150;
	add.s32 	%r420, %r419, %r418;
	mul.lo.s32 	%r421, %r420, 3;
	sub.s32 	%r422, %r380, %r421;
	mul.wide.s32 	%rd151, %r385, 1431655766;
	shr.u64 	%rd152, %rd151, 63;
	cvt.u32.u64 	%r423, %rd152;
	shr.u64 	%rd153, %rd151, 32;
	cvt.u32.u64 	%r424, %rd153;
	add.s32 	%r425, %r424, %r423;
	mul.lo.s32 	%r426, %r425, 3;
	sub.s32 	%r427, %r385, %r426;
	mul.wide.s32 	%rd154, %r390, 1431655766;
	shr.u64 	%rd155, %rd154, 63;
	cvt.u32.u64 	%r428, %rd155;
	shr.u64 	%rd156, %rd154, 32;
	cvt.u32.u64 	%r429, %rd156;
	add.s32 	%r430, %r429, %r428;
	mul.lo.s32 	%r431, %r430, 3;
	sub.s32 	%r432, %r390, %r431;
	mul.wide.s32 	%rd157, %r395, 1431655766;
	shr.u64 	%rd158, %rd157, 63;
	cvt.u32.u64 	%r433, %rd158;
	shr.u64 	%rd159, %rd157, 32;
	cvt.u32.u64 	%r434, %rd159;
	add.s32 	%r435, %r434, %r433;
	mul.lo.s32 	%r436, %r435, 3;
	sub.s32 	%r437, %r395, %r436;
	mul.wide.s32 	%rd160, %r400, 1431655766;
	shr.u64 	%rd161, %rd160, 63;
	cvt.u32.u64 	%r438, %rd161;
	shr.u64 	%rd162, %rd160, 32;
	cvt.u32.u64 	%r439, %rd162;
	add.s32 	%r440, %r439, %r438;
	mul.lo.s32 	%r441, %r440, 3;
	sub.s32 	%r442, %r400, %r441;
	mul.wide.s32 	%rd163, %r405, 1431655766;
	shr.u64 	%rd164, %rd163, 63;
	cvt.u32.u64 	%r443, %rd164;
	shr.u64 	%rd165, %rd163, 32;
	cvt.u32.u64 	%r444, %rd165;
	add.s32 	%r445, %r444, %r443;
	mul.lo.s32 	%r446, %r445, 3;
	sub.s32 	%r447, %r405, %r446;
	mul.wide.s32 	%rd166, %r410, 1431655766;
	shr.u64 	%rd167, %rd166, 63;
	cvt.u32.u64 	%r448, %rd167;
	shr.u64 	%rd168, %rd166, 32;
	cvt.u32.u64 	%r449, %rd168;
	add.s32 	%r450, %r449, %r448;
	mul.lo.s32 	%r451, %r450, 3;
	sub.s32 	%r452, %r410, %r451;
	add.s32 	%r453, %r10, %r417;
	add.s32 	%r454, %r10, %r422;
	add.s32 	%r455, %r10, %r427;
	add.s32 	%r456, %r10, %r432;
	add.s32 	%r457, %r10, %r437;
	add.s32 	%r458, %r10, %r442;
	add.s32 	%r459, %r10, %r447;
	add.s32 	%r461, %r11, %r377;
	add.s32 	%r462, %r11, %r382;
	add.s32 	%r463, %r11, %r387;
	add.s32 	%r464, %r11, %r392;
	add.s32 	%r465, %r11, %r397;
	setp.gt.s32 	%p81, %r461, 55;
	setp.lt.s32 	%p82, %r462, 56;
	setp.lt.s32 	%p83, %r463, 56;
	setp.lt.s32 	%p89, %r461, 0;
	setp.gt.s32 	%p90, %r462, -1;
	setp.gt.s32 	%p91, %r463, -1;
	setp.gt.s32 	%p92, %r464, -1;
	setp.gt.s32 	%p97, %r453, 55;
	setp.lt.s32 	%p98, %r454, 56;
	setp.lt.s32 	%p99, %r455, 56;
	setp.lt.s32 	%p100, %r456, 56;
	setp.lt.s32 	%p101, %r457, 56;
	setp.lt.s32 	%p105, %r453, 0;
	setp.gt.s32 	%p106, %r454, -1;
	setp.gt.s32 	%p107, %r455, -1;
	setp.gt.s32 	%p108, %r456, -1;
	setp.gt.s32 	%p109, %r457, -1;
	setp.gt.s32 	%p110, %r458, -1;
	or.pred  	%p113, %p19, %p105;
	and.pred  	%p114, %p18, %p106;
	and.pred  	%p115, %p18, %p107;
	and.pred  	%p116, %p18, %p108;
	and.pred  	%p117, %p18, %p109;
	or.pred  	%p121, %p113, %p97;
	and.pred  	%p122, %p114, %p98;
	and.pred  	%p123, %p115, %p99;
	and.pred  	%p124, %p116, %p100;
	or.pred  	%p129, %p121, %p89;
	and.pred  	%p130, %p122, %p90;
	and.pred  	%p131, %p123, %p91;
	and.pred  	%p8, %p130, %p82;
	mov.b16 	%h135, 0x0000;
	or.pred  	%p137, %p129, %p81;
	@%p137 bra 	LBB0_22;
	ld.global.nc.b16 	%h135, [%rd179];
LBB0_22:
	mul.lo.s32 	%r411, %r410, 3;
	add.s32 	%r460, %r10, %r452;
	sub.s32 	%r407, %r371, %r406;
	setp.gt.s32 	%p111, %r459, -1;
	add.s32 	%r466, %r11, %r402;
	setp.lt.s32 	%p102, %r458, 56;
	and.pred  	%p118, %p18, %p110;
	setp.gt.s32 	%p93, %r465, -1;
	and.pred  	%p125, %p117, %p101;
	mul.wide.s32 	%rd115, %r360, 2;
	setp.lt.s32 	%p84, %r464, 56;
	and.pred  	%p132, %p124, %p92;
	add.s64 	%rd180, %rd180, %rd114;
	and.pred  	%p9, %p131, %p83;
	mov.b16 	%h136, 0x0000;
	@!%p8 bra 	LBB0_24;
	bra.uni 	LBB0_23;
LBB0_23:
	ld.global.nc.b16 	%h136, [%rd180];
LBB0_24:
	sub.s32 	%r412, %r372, %r411;
	setp.gt.s32 	%p112, %r460, -1;
	add.s32 	%r467, %r11, %r407;
	setp.lt.s32 	%p103, %r459, 56;
	and.pred  	%p119, %p18, %p111;
	setp.gt.s32 	%p94, %r466, -1;
	and.pred  	%p126, %p118, %p102;
	mul.wide.s32 	%rd116, %r361, 2;
	setp.lt.s32 	%p85, %r465, 56;
	and.pred  	%p133, %p125, %p93;
	add.s64 	%rd181, %rd181, %rd115;
	and.pred  	%p10, %p132, %p84;
	mov.b16 	%h137, 0x0000;
	@!%p9 bra 	LBB0_26;
	bra.uni 	LBB0_25;
LBB0_25:
	ld.global.nc.b16 	%h137, [%rd181];
LBB0_26:
	add.s32 	%r468, %r11, %r412;
	setp.lt.s32 	%p104, %r460, 56;
	and.pred  	%p120, %p18, %p112;
	setp.gt.s32 	%p95, %r467, -1;
	and.pred  	%p127, %p119, %p103;
	mul.wide.s32 	%rd117, %r362, 2;
	setp.lt.s32 	%p86, %r466, 56;
	and.pred  	%p134, %p126, %p94;
	add.s64 	%rd182, %rd182, %rd116;
	and.pred  	%p11, %p133, %p85;
	mov.b16 	%h138, 0x0000;
	@!%p10 bra 	LBB0_28;
	bra.uni 	LBB0_27;
LBB0_27:
	ld.global.nc.b16 	%h138, [%rd182];
LBB0_28:
	setp.gt.s32 	%p96, %r468, -1;
	and.pred  	%p128, %p120, %p104;
	mul.wide.s32 	%rd118, %r363, 2;
	setp.lt.s32 	%p87, %r467, 56;
	and.pred  	%p135, %p127, %p95;
	add.s64 	%rd183, %rd183, %rd117;
	and.pred  	%p12, %p134, %p86;
	mov.b16 	%h139, 0x0000;
	@!%p11 bra 	LBB0_30;
	bra.uni 	LBB0_29;
LBB0_29:
	ld.global.nc.b16 	%h139, [%rd183];
LBB0_30:
	mul.wide.s32 	%rd119, %r364, 2;
	setp.lt.s32 	%p88, %r468, 56;
	and.pred  	%p136, %p128, %p96;
	add.s64 	%rd184, %rd184, %rd118;
	and.pred  	%p13, %p135, %p87;
	mov.b16 	%h140, 0x0000;
	@!%p12 bra 	LBB0_32;
	bra.uni 	LBB0_31;
LBB0_31:
	ld.global.nc.b16 	%h140, [%rd184];
LBB0_32:
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f388, %f392, %f389, %f393, %f396, %f400, %f397, %f401}, {%r288, %r289}, {%r290, %r291}, {%f388, %f392, %f389, %f393, %f396, %f400, %f397, %f401};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f404, %f408, %f405, %f409, %f412, %f416, %f413, %f417}, {%r288, %r289}, {%r306, %r307}, {%f404, %f408, %f405, %f409, %f412, %f416, %f413, %f417};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f390, %f394, %f391, %f395, %f398, %f402, %f399, %f403}, {%r320, %r321}, {%r290, %r291}, {%f390, %f394, %f391, %f395, %f398, %f402, %f399, %f403};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f406, %f410, %f407, %f411, %f414, %f418, %f415, %f419}, {%r320, %r321}, {%r306, %r307}, {%f406, %f410, %f407, %f411, %f414, %f418, %f415, %f419};
	shl.b32 	%r352, %r539, 1;
	mul.wide.s32 	%rd120, %r365, 2;
	add.s64 	%rd185, %rd185, %rd119;
	and.pred  	%p14, %p136, %p88;
	mov.b16 	%h141, 0x0000;
	@!%p13 bra 	LBB0_34;
	bra.uni 	LBB0_33;
LBB0_33:
	ld.global.nc.b16 	%h141, [%rd185];
LBB0_34:
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f388, %f392, %f389, %f393, %f396, %f400, %f397, %f401}, {%r292, %r293}, {%r294, %r295}, {%f388, %f392, %f389, %f393, %f396, %f400, %f397, %f401};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f404, %f408, %f405, %f409, %f412, %f416, %f413, %f417}, {%r292, %r293}, {%r310, %r311}, {%f404, %f408, %f405, %f409, %f412, %f416, %f413, %f417};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f390, %f394, %f391, %f395, %f398, %f402, %f399, %f403}, {%r324, %r325}, {%r294, %r295}, {%f390, %f394, %f391, %f395, %f398, %f402, %f399, %f403};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f406, %f410, %f407, %f411, %f414, %f418, %f415, %f419}, {%r324, %r325}, {%r310, %r311}, {%f406, %f410, %f407, %f411, %f414, %f418, %f415, %f419};
	shl.b32 	%r353, %r537, 1;
	add.s32 	%r538, %r538, %r352;
	add.s64 	%rd186, %rd186, %rd120;
	mov.b16 	%h142, 0x0000;
	@!%p14 bra 	LBB0_36;
	bra.uni 	LBB0_35;
LBB0_35:
	ld.global.nc.b16 	%h142, [%rd186];
LBB0_36:
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f388, %f392, %f389, %f393, %f396, %f400, %f397, %f401}, {%r296, %r297}, {%r298, %r299}, {%f388, %f392, %f389, %f393, %f396, %f400, %f397, %f401};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f404, %f408, %f405, %f409, %f412, %f416, %f413, %f417}, {%r296, %r297}, {%r314, %r315}, {%f404, %f408, %f405, %f409, %f412, %f416, %f413, %f417};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f390, %f394, %f391, %f395, %f398, %f402, %f399, %f403}, {%r328, %r329}, {%r298, %r299}, {%f390, %f394, %f391, %f395, %f398, %f402, %f399, %f403};
	 mma.sync.aligned.m8n8k4.col.row.f32.f16.f16.f32 {%f406, %f410, %f407, %f411, %f414, %f418, %f415, %f419}, {%r328, %r329}, {%r314, %r315}, {%f406, %f410, %f407, %f411, %f414, %f418, %f415, %f419};
	add.s32 	%r536, %r536, %r353;
	setp.lt.s32 	%p138, %r540, 17;
	bar.sync 	0;
	add.s32 	%r470, %r538, %r270;
	st.shared.b16 	[%r470], %h135;
	add.s32 	%r472, %r538, %r274;
	st.shared.b16 	[%r472], %h136;
	st.shared.b16 	[%r470+512], %h137;
	st.shared.b16 	[%r472+512], %h138;
	st.shared.b16 	[%r470+1024], %h139;
	st.shared.b16 	[%r472+1024], %h140;
	st.shared.b16 	[%r470+1536], %h141;
	st.shared.b16 	[%r472+1536], %h142;
	@%p138 bra 	LBB0_38;
	ld.global.nc.v4.b32 	{%hh45, %hh46, %hh47, %hh48}, [%rd177];
	bra.uni 	LBB0_38;
LBB0_39:
	ld.param.u32 	%r36, [conv_param_21];
	ld.param.u64 	%rd39, [conv_param_2];
	mul.f32 	%f356, %f388, %f97;
	mul.f32 	%f357, %f389, %f97;
	mul.f32 	%f358, %f390, %f97;
	mul.f32 	%f359, %f391, %f97;
	mul.f32 	%f360, %f392, %f97;
	mul.f32 	%f361, %f393, %f97;
	mul.f32 	%f362, %f394, %f97;
	mul.f32 	%f363, %f395, %f97;
	mul.f32 	%f364, %f396, %f97;
	mul.f32 	%f365, %f397, %f97;
	mul.f32 	%f366, %f398, %f97;
	mul.f32 	%f367, %f399, %f97;
	mul.f32 	%f368, %f400, %f97;
	mul.f32 	%f369, %f401, %f97;
	mul.f32 	%f370, %f402, %f97;
	mul.f32 	%f371, %f403, %f97;
	mul.f32 	%f372, %f404, %f97;
	mul.f32 	%f373, %f405, %f97;
	mul.f32 	%f374, %f406, %f97;
	mul.f32 	%f375, %f407, %f97;
	mul.f32 	%f376, %f408, %f97;
	mul.f32 	%f377, %f409, %f97;
	mul.f32 	%f378, %f410, %f97;
	mul.f32 	%f379, %f411, %f97;
	mul.f32 	%f380, %f412, %f97;
	mul.f32 	%f381, %f413, %f97;
	mul.f32 	%f382, %f414, %f97;
	mul.f32 	%f383, %f415, %f97;
	mul.f32 	%f384, %f416, %f97;
	mul.f32 	%f385, %f417, %f97;
	mul.f32 	%f386, %f418, %f97;
	mul.f32 	%f387, %f419, %f97;
	cvt.rn.f16.f32 	%h87, %f356;
	cvt.rn.f16.f32 	%h88, %f357;
	cvt.rn.f16.f32 	%h89, %f358;
	cvt.rn.f16.f32 	%h90, %f359;
	cvt.rn.f16.f32 	%h91, %f360;
	cvt.rn.f16.f32 	%h92, %f361;
	cvt.rn.f16.f32 	%h93, %f362;
	cvt.rn.f16.f32 	%h94, %f363;
	cvt.rn.f16.f32 	%h95, %f364;
	cvt.rn.f16.f32 	%h96, %f365;
	cvt.rn.f16.f32 	%h97, %f366;
	cvt.rn.f16.f32 	%h98, %f367;
	cvt.rn.f16.f32 	%h99, %f368;
	cvt.rn.f16.f32 	%h100, %f369;
	cvt.rn.f16.f32 	%h101, %f370;
	cvt.rn.f16.f32 	%h102, %f371;
	cvt.rn.f16.f32 	%h103, %f372;
	cvt.rn.f16.f32 	%h104, %f373;
	cvt.rn.f16.f32 	%h105, %f374;
	cvt.rn.f16.f32 	%h106, %f375;
	cvt.rn.f16.f32 	%h107, %f376;
	cvt.rn.f16.f32 	%h108, %f377;
	cvt.rn.f16.f32 	%h109, %f378;
	cvt.rn.f16.f32 	%h110, %f379;
	cvt.rn.f16.f32 	%h111, %f380;
	cvt.rn.f16.f32 	%h112, %f381;
	cvt.rn.f16.f32 	%h113, %f382;
	cvt.rn.f16.f32 	%h114, %f383;
	cvt.rn.f16.f32 	%h115, %f384;
	cvt.rn.f16.f32 	%h116, %f385;
	cvt.rn.f16.f32 	%h117, %f386;
	cvt.rn.f16.f32 	%h118, %f387;
	bar.sync 	0;
	mad.lo.s32 	%r479, %r2, 64, %r1;
	shl.b32 	%r480, %r479, 1;
	add.s32 	%r482, %r271, %r480;
	st.shared.b16 	[%r482], %h87;
	st.shared.b16 	[%r482+4], %h88;
	st.shared.b16 	[%r482+8], %h89;
	st.shared.b16 	[%r482+12], %h90;
	st.shared.b16 	[%r482+128], %h91;
	st.shared.b16 	[%r482+132], %h92;
	st.shared.b16 	[%r482+136], %h93;
	st.shared.b16 	[%r482+140], %h94;
	st.shared.b16 	[%r482+2048], %h95;
	st.shared.b16 	[%r482+2052], %h96;
	st.shared.b16 	[%r482+2056], %h97;
	st.shared.b16 	[%r482+2060], %h98;
	st.shared.b16 	[%r482+2176], %h99;
	st.shared.b16 	[%r482+2180], %h100;
	st.shared.b16 	[%r482+2184], %h101;
	st.shared.b16 	[%r482+2188], %h102;
	st.shared.b16 	[%r482+512], %h103;
	st.shared.b16 	[%r482+516], %h104;
	st.shared.b16 	[%r482+520], %h105;
	st.shared.b16 	[%r482+524], %h106;
	st.shared.b16 	[%r482+640], %h107;
	st.shared.b16 	[%r482+644], %h108;
	st.shared.b16 	[%r482+648], %h109;
	st.shared.b16 	[%r482+652], %h110;
	st.shared.b16 	[%r482+2560], %h111;
	st.shared.b16 	[%r482+2564], %h112;
	st.shared.b16 	[%r482+2568], %h113;
	st.shared.b16 	[%r482+2572], %h114;
	st.shared.b16 	[%r482+2688], %h115;
	st.shared.b16 	[%r482+2692], %h116;
	st.shared.b16 	[%r482+2696], %h117;
	st.shared.b16 	[%r482+2700], %h118;
	bar.sync 	0;
	add.s32 	%r483, %r4, %r14;
	shl.b32 	%r484, %r483, 1;
	add.s32 	%r485, %r271, %r484;
	ld.shared.b16 	%h47, [%r485+2048];
	ld.shared.b16 	%h48, [%r485+2050];
	ld.shared.b16 	%h49, [%r485+2052];
	ld.shared.b16 	%h50, [%r485+2054];
	ld.shared.b16 	%h51, [%r485+2056];
	ld.shared.b16 	%h52, [%r485+2058];
	ld.shared.b16 	%h53, [%r485+2060];
	ld.shared.b16 	%h54, [%r485+2062];
	ld.shared.b16 	%h55, [%r485+4096];
	ld.shared.b16 	%h56, [%r485+4098];
	ld.shared.b16 	%h57, [%r485+4100];
	ld.shared.b16 	%h58, [%r485+4102];
	ld.shared.b16 	%h59, [%r485+4104];
	ld.shared.b16 	%h60, [%r485+4106];
	ld.shared.b16 	%h61, [%r485+4108];
	ld.shared.b16 	%h62, [%r485+4110];
	ld.shared.b16 	%h63, [%r485+6144];
	ld.shared.b16 	%h64, [%r485+6146];
	ld.shared.b16 	%h65, [%r485+6148];
	ld.shared.b16 	%h66, [%r485+6150];
	ld.shared.b16 	%h67, [%r485+6152];
	ld.shared.b16 	%h68, [%r485+6154];
	ld.shared.b16 	%h69, [%r485+6156];
	ld.shared.b16 	%h70, [%r485+6158];
	add.s32 	%r486, %r5, %r4;
	add.s32 	%r487, %r7, %r3;
	add.s32 	%r488, %r487, 16;
	add.s32 	%r489, %r487, 32;
	add.s32 	%r490, %r487, 48;
	mul.wide.s32 	%rd169, %r486, -1840700269;
	shr.u64 	%rd170, %rd169, 32;
	cvt.u32.u64 	%r491, %rd170;
	mad.lo.s32 	%r492, %r486, 1, %r491;
	shr.u32 	%r493, %r492, 31;
	shr.s32 	%r494, %r492, 5;
	add.s32 	%r495, %r494, %r493;
	mul.lo.s32 	%r496, %r495, 56;
	sub.s32 	%r497, %r486, %r496;
	mul.wide.s32 	%rd171, %r495, -1840700269;
	shr.u64 	%rd172, %rd171, 32;
	cvt.u32.u64 	%r498, %rd172;
	mad.lo.s32 	%r499, %r495, 1, %r498;
	shr.u32 	%r500, %r499, 31;
	shr.s32 	%r501, %r499, 5;
	add.s32 	%r502, %r501, %r500;
	mul.lo.s32 	%r503, %r502, 56;
	sub.s32 	%r504, %r495, %r503;
	mul.lo.s32 	%r505, %r504, %r37;
	mul.lo.s32 	%r506, %r502, %r35;
	setp.ge.s32 	%p140, %r487, %r32;
	setp.lt.s32 	%p141, %r488, %r32;
	setp.lt.s32 	%p142, %r489, %r32;
	setp.ge.s32 	%p144, %r486, %r31;
	setp.lt.s32 	%p145, %r486, %r31;
	and.pred  	%p15, %p145, %p141;
	or.pred  	%p146, %p144, %p140;
	@%p146 bra 	LBB0_41;
	ld.shared.b16 	%h119, [%r485];
	ld.shared.b16 	%h120, [%r485+2];
	ld.shared.b16 	%h121, [%r485+4];
	ld.shared.b16 	%h122, [%r485+6];
	ld.shared.b16 	%h123, [%r485+8];
	ld.shared.b16 	%h124, [%r485+10];
	ld.shared.b16 	%h125, [%r485+12];
	ld.shared.b16 	%h126, [%r485+14];
	mad.lo.s32 	%r507, %r487, %r36, %r506;
	add.s32 	%r511, %r507, %r505;
	add.s32 	%r515, %r511, %r497;
	mul.wide.s32 	%rd173, %r515, 2;
	add.s64 	%rd34, %rd39, %rd173;
	mov.b32 	%hh20, {%h125, %h126};
	mov.b32 	%hh19, {%h123, %h124};
	mov.b32 	%hh18, {%h121, %h122};
	mov.b32 	%hh17, {%h119, %h120};
	mov.b32 	%r519, %hh17;
	mov.b32 	%r520, %hh18;
	mov.b32 	%r521, %hh19;
	mov.b32 	%r522, %hh20;
	st.global.v4.b32 	[%rd34], {%r519, %r520, %r521, %r522};
LBB0_41:
	setp.lt.s32 	%p143, %r490, %r32;
	and.pred  	%p16, %p145, %p142;
	@!%p15 bra 	LBB0_43;
	bra.uni 	LBB0_42;
LBB0_42:
	mad.lo.s32 	%r508, %r488, %r36, %r506;
	add.s32 	%r512, %r508, %r505;
	add.s32 	%r516, %r512, %r497;
	mul.wide.s32 	%rd174, %r516, 2;
	add.s64 	%rd35, %rd39, %rd174;
	mov.b32 	%hh24, {%h53, %h54};
	mov.b32 	%hh23, {%h51, %h52};
	mov.b32 	%hh22, {%h49, %h50};
	mov.b32 	%hh21, {%h47, %h48};
	mov.b32 	%r523, %hh21;
	mov.b32 	%r524, %hh22;
	mov.b32 	%r525, %hh23;
	mov.b32 	%r526, %hh24;
	st.global.v4.b32 	[%rd35], {%r523, %r524, %r525, %r526};
LBB0_43:
	and.pred  	%p17, %p145, %p143;
	@!%p16 bra 	LBB0_45;
	bra.uni 	LBB0_44;
LBB0_44:
	mad.lo.s32 	%r509, %r489, %r36, %r506;
	add.s32 	%r513, %r509, %r505;
	add.s32 	%r517, %r513, %r497;
	mul.wide.s32 	%rd175, %r517, 2;
	add.s64 	%rd36, %rd39, %rd175;
	mov.b32 	%hh28, {%h61, %h62};
	mov.b32 	%hh27, {%h59, %h60};
	mov.b32 	%hh26, {%h57, %h58};
	mov.b32 	%hh25, {%h55, %h56};
	mov.b32 	%r527, %hh25;
	mov.b32 	%r528, %hh26;
	mov.b32 	%r529, %hh27;
	mov.b32 	%r530, %hh28;
	st.global.v4.b32 	[%rd36], {%r527, %r528, %r529, %r530};
LBB0_45:
	@!%p17 bra 	LBB0_47;
	bra.uni 	LBB0_46;
LBB0_46:
	mad.lo.s32 	%r510, %r490, %r36, %r506;
	add.s32 	%r514, %r510, %r505;
	add.s32 	%r518, %r514, %r497;
	mul.wide.s32 	%rd176, %r518, 2;
	add.s64 	%rd37, %rd39, %rd176;
	mov.b32 	%hh32, {%h69, %h70};
	mov.b32 	%hh31, {%h67, %h68};
	mov.b32 	%hh30, {%h65, %h66};
	mov.b32 	%hh29, {%h63, %h64};
	mov.b32 	%r531, %hh29;
	mov.b32 	%r532, %hh30;
	mov.b32 	%r533, %hh31;
	mov.b32 	%r534, %hh32;
	st.global.v4.b32 	[%rd37], {%r531, %r532, %r533, %r534};
LBB0_47:
	ret;

}
