
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "camera_output_impl_1_synthesize.tcl"

cpe -f camera_output_impl_1.cprj mypll.cprj -a iCE40UP -o camera_output_impl_1_cpe.ldc
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): mypll
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/mypll/rtl/mypll.v(11): compiling module mypll. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/mypll/rtl/mypll.v(105): compiling module mypll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Last elaborated design is mypll()
Source compile complete.
INFO <35831038> - Setting top as top module.
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): top
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/single_capture.v(3): compiling module top. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config_rom.v(4): compiling module OV7670_config_rom. VERI-1018
INFO <35901018> - mypll.v(63): compiling module mypll. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/camera_read.v(21): compiling module camera_read. VERI-1018
INFO <35901018> - Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/vga.v(1): compiling module vga. VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(742): compiling module SP256K. VERI-1018
Last elaborated design is top()
Source compile complete.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. camera_output_impl_1_cpe.ldc and CPEReport.txt produced.


synpwrap -prj camera_output_impl_1_synplify.tcl -log camera_output_impl_1.srf
Copyright (C) 1992-2023 Lattice Semiconductor Corporation. All rights reserved.
Lattice Radiant Software Version 2023.1.0.43.3
INFO <2011000> - Synplify synthesis engine is launched.

==contents of camera_output_impl_1.srf
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: H109W18

# Tue Apr 15 16:34:51 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Tue Apr 15 16:34:52 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Tue Apr 15 16:34:52 2025

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v" (library work)
Verilog syntax check successful!
File Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v changed - recompiling
File Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v changed - recompiling
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v":4:7:4:23|Synthesizing module OV7670_config_rom in library work.
Running optimization stage 1 on OV7670_config_rom .......
Finished optimization stage 1 on OV7670_config_rom (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v":438:7:438:11|Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":105:7:105:26|Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8'b00110000
	DIVF=16'b0011011000110110
	DIVQ=8'b00110101
	DELAY_PORT_WIDTH=32'b00000000000000000000000000000100
	FEEDBACK_PATH=48'b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8'b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40'b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8'b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40'b0100011001001001010110000100010101000100
	FDA_RELATIVE=8'b00110000
	SHIFTREG_DIV_MODE=8'b00110000
	PLLOUT_SELECT_PORTA=48'b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48'b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32'b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8'b00110000
	ENABLE_ICEGATE_PORTB=8'b00110000
	FREQUENCY_PIN_REFERENCECLK=72'b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z1_layer0
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":11:7:11:11|Synthesizing module mypll in library work.
@W: CG781 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":46:23:46:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":47:22:47:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v":21:7:21:17|Synthesizing module camera_read in library work.
Running optimization stage 1 on camera_read .......
Finished optimization stage 1 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v":1:7:1:9|Synthesizing module vga in library work.
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v":753:7:753:12|Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
Finished optimization stage 1 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":3:7:3:9|Synthesizing module top in library work.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":18:16:18:19|Removing wire done, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Removing wire TEST, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":35:15:35:22|Removing wire rom_addr, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":37:15:37:23|Removing wire SCCB_addr, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":38:15:38:23|Removing wire SCCB_data, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":39:9:39:18|Removing wire SCCB_start, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":40:9:40:18|Removing wire SCCB_ready, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":41:9:41:20|Removing wire SCCB_SIOC_oe, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":42:9:42:20|Removing wire SCCB_SIOD_oe, as there is no assignment to it.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":62:16:62:23|Removing wire data_out, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":18:16:18:19|*Output done has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|*Output TEST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":68:22:68:25|Removing instance rom1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":226:4:226:9|Pruning unused register start_config. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on top .......
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":226:4:226:9|Trying to extract state machine for register fsm_state.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":226:4:226:9|Pruning register bit 3 of spram_maskwe[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":226:4:226:9|Pruning register bit 1 of spram_maskwe[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL156 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":41:9:41:20|*Input SCCB_SIOC_oe to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":42:9:42:20|*Input SCCB_SIOD_oe to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":40:9:40:18|*Input SCCB_ready to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":40:9:40:18|*Input SCCB_ready to expression [and] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on SP256K .......
Finished optimization stage 2 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on camera_read .......
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 .......
@N: CL159 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":130:10:130:19|Input feedback_i is unused.
@N: CL159 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":131:37:131:51|Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
Running optimization stage 2 on OV7670_config_rom .......
Finished optimization stage 2 on OV7670_config_rom (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 117MB)


Process completed successfully.
# Tue Apr 15 16:34:55 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 15 16:34:55 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Tue Apr 15 16:34:56 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
File Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 15 16:34:57 2025

###########################################################]
# Tue Apr 15 16:34:58 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)

Reading constraint file: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt 
See clock summary report "Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

NConnInternalConnection caching is on
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.FSM_state[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_data[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_half is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.frame_done is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_valid is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":226:4:226:9|User-specified initial value defined for instance fsm_state[2:0] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)

@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":18:16:18:19|Tristate driver done (in view: work.top(verilog)) on net done (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":47:18:47:44|Tristate driver sioc_2 (in view: work.top(verilog)) on net sioc (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":48:18:48:44|Tristate driver siod_2 (in view: work.top(verilog)) on net siod (in view: work.top(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     61   
                                                                                                                                              
0 -       top|CAMERA_PCLOCK                                           200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     21   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                          Clock Pin                Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                             Seq Example              Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                               -                        -                 -            
                                                                                                                                                                              
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     61        my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     prev_pixel_valid.C       -                 -            
                                                                                                                                                                              
top|CAMERA_PCLOCK                                           21        CAMERA_PCLOCK(port)                             reader.pixel_valid.C     -                 -            
==============================================================================================================================================================================

@W: MT530 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock which controls 61 sequential elements including vga_inst.row[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Found inferred clock top|CAMERA_PCLOCK which controls 21 sequential elements including reader.FSM_state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
0 instances converted, 61 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------
@KP:ckid0_2       CAMERA_PCLOCK       port                   21         reader.FSM_state[1:0]
=============================================================================================
==================================================================== Gated/Generated Clocks =====================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  61                     address_counter[15:0]     Clock Optimization not enabled
=================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":18:16:18:19|Tristate driver done (in view: work.top(verilog)) on net done (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":47:18:47:44|Tristate driver sioc_2 (in view: work.top(verilog)) on net sioc (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":48:18:48:44|Tristate driver siod_2 (in view: work.top(verilog)) on net siod (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 192MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 15 16:35:00 2025

###########################################################]
Map & Optimize Report

# Tue Apr 15 16:35:01 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":18:16:18:19|Tristate driver done (in view: work.top(verilog)) on net done (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":47:18:47:44|Tristate driver sioc_2 (in view: work.top(verilog)) on net sioc (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":48:18:48:44|Tristate driver siod_2 (in view: work.top(verilog)) on net siod (in view: work.top(verilog)) has its enable tied to GND.
@W: BN132 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Removing sequential instance vga_inst.row_rep[9:0] because it is equivalent to instance vga_inst.row[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance FSM_state[1] (in view: work.camera_read(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Removing sequential instance vga_inst.row_rep[9:0] because it is equivalent to instance vga_inst.row[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[9] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 194MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.98ns		 150 /        73
   2		0h:00m:01s		    -4.98ns		 150 /        73

   3		0h:00m:01s		    -2.65ns		 158 /        73


   4		0h:00m:01s		    -2.21ns		 163 /        73
@A: BN291 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":226:4:226:9|Boundary register start_prev (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 198MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 198MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 198MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 198MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 198MB peak: 198MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 199MB peak: 199MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 199MB peak: 200MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 199MB peak: 200MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 197MB peak: 200MB)

@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":152:29:152:46|Blackbox MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":200:11:200:16|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v":202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz_c.
@W: MT420 |Found inferred clock top|CAMERA_PCLOCK with period 5.00ns. Please declare a user-defined clock on port CAMERA_PCLOCK.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Apr 15 16:35:04 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.237

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     106.7 MHz     5.000         9.372         -4.372     inferred     Inferred_clkgroup_0_1
top|CAMERA_PCLOCK                                           200.0 MHz     NA            5.000         NA            NA         inferred     Inferred_clkgroup_0_2
System                                                      200.0 MHz     83.7 MHz      5.000         11.941        -6.941     system       system_clkgroup      
=================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       -6.941  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -7.609  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -9.237  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -4.372  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                                                   Arrival           
Instance            Reference                                                   Type        Pin     Net        Time        Slack 
                    Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------
vga_inst.row[5]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[5]     0.796       -9.237
vga_inst.row[6]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[6]     0.796       -9.165
vga_inst.row[7]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[7]     0.796       -9.134
vga_inst.row[8]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[8]     0.796       -9.041
vga_inst.col[6]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[6]     0.796       -8.863
vga_inst.row[0]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[0]     0.796       -8.863
vga_inst.col[7]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[7]     0.796       -8.571
vga_inst.col[8]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[8]     0.796       -8.571
vga_inst.row[1]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[1]     0.796       -8.571
vga_inst.col[9]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[9]     0.796       -8.279
=================================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                                                                Required           
Instance                Reference                                                   Type        Pin     Net                                     Time         Slack 
                        Clock                                                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
RGB_obuf[2]             mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_26_i                                  5.000        -9.237
RGB_obuf[3]             mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_24_i                                  5.000        -9.237
RGB_obuf[1]             mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_16_i                                  5.000        -8.863
RGB_obuf[5]             mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_257_i                                 5.000        -8.863
RGB_obuf[0]             mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_256_i                                 5.000        -8.853
RGB_obuf[4]             mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       N_22_i                                  5.000        -8.853
address_counter[15]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     D       address_counter_RNO_S0[15]              4.845        -4.372
address_counter[13]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     D       un1_address_counter_4_cry_13_c_0_S0     4.845        -4.080
address_counter[14]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     D       un1_address_counter_4_cry_13_c_0_S1     4.845        -4.080
address_counter[11]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     D       un1_address_counter_4_cry_11_c_0_S0     4.845        -3.788
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.237
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.237

    Number of logic level(s):                5
    Starting point:                          vga_inst.row[5] / Q
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
vga_inst.row[5]              FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[5]                       Net         -        -       1.599     -            4         
vga_inst.row_RNIUN23[5]      LUT4        A        In      -         2.395 r      -         
vga_inst.row_RNIUN23[5]      LUT4        Z        Out     0.661     3.056 r      -         
VGA_VSYNC_0_5                Net         -        -       1.371     -            2         
vga_inst.col_RNIDEVM[8]      LUT4        A        In      -         4.427 r      -         
vga_inst.col_RNIDEVM[8]      LUT4        Z        Out     0.661     5.089 r      -         
RGB_i_o2_0_0[1]              Net         -        -       1.371     -            1         
vga_inst.row_RNIDSKB1[9]     LUT4        D        In      -         6.460 r      -         
vga_inst.row_RNIDSKB1[9]     LUT4        Z        Out     0.465     6.925 r      -         
N_279                        Net         -        -       1.371     -            5         
vga_inst.row_RNIQB8H1[9]     LUT4        A        In      -         8.296 r      -         
vga_inst.row_RNIQB8H1[9]     LUT4        Z        Out     0.661     8.957 r      -         
N_26_1                       Net         -        -       1.371     -            2         
vga_inst.row_RNI8F6U3[9]     LUT4        A        In      -         10.329 r     -         
vga_inst.row_RNI8F6U3[9]     LUT4        Z        Out     0.569     10.897 f     -         
N_24_i                       Net         -        -       3.340     -            1         
RGB_obuf[3]                  OB          I        In      -         14.237 f     -         
===========================================================================================
Total path delay (propagation time + setup) of 14.237 is 3.814(26.8%) logic and 10.423(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.237
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.237

    Number of logic level(s):                5
    Starting point:                          vga_inst.row[5] / Q
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
vga_inst.row[5]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[5]                         Net         -        -       1.599     -            4         
vga_inst.row_RNIUN23[5]        LUT4        A        In      -         2.395 r      -         
vga_inst.row_RNIUN23[5]        LUT4        Z        Out     0.661     3.056 r      -         
VGA_VSYNC_0_5                  Net         -        -       1.371     -            2         
vga_inst.col_RNIDEVM[8]        LUT4        A        In      -         4.427 r      -         
vga_inst.col_RNIDEVM[8]        LUT4        Z        Out     0.661     5.089 r      -         
RGB_i_o2_0_0[1]                Net         -        -       1.371     -            1         
vga_inst.row_RNIDSKB1[9]       LUT4        D        In      -         6.460 r      -         
vga_inst.row_RNIDSKB1[9]       LUT4        Z        Out     0.465     6.925 r      -         
N_279                          Net         -        -       1.371     -            5         
vga_inst.row_RNIQB8H1[9]       LUT4        A        In      -         8.296 r      -         
vga_inst.row_RNIQB8H1[9]       LUT4        Z        Out     0.661     8.957 r      -         
N_26_1                         Net         -        -       1.371     -            2         
vga_inst.row_RNI8F6U3_0[9]     LUT4        A        In      -         10.329 r     -         
vga_inst.row_RNI8F6U3_0[9]     LUT4        Z        Out     0.569     10.897 f     -         
N_26_i                         Net         -        -       3.340     -            1         
RGB_obuf[2]                    OB          I        In      -         14.237 f     -         
=============================================================================================
Total path delay (propagation time + setup) of 14.237 is 3.814(26.8%) logic and 10.423(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.165

    Number of logic level(s):                5
    Starting point:                          vga_inst.row[6] / Q
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
vga_inst.row[6]              FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[6]                       Net         -        -       1.599     -            4         
vga_inst.row_RNIUN23[5]      LUT4        B        In      -         2.395 r      -         
vga_inst.row_RNIUN23[5]      LUT4        Z        Out     0.589     2.984 r      -         
VGA_VSYNC_0_5                Net         -        -       1.371     -            2         
vga_inst.col_RNIDEVM[8]      LUT4        A        In      -         4.355 r      -         
vga_inst.col_RNIDEVM[8]      LUT4        Z        Out     0.661     5.017 r      -         
RGB_i_o2_0_0[1]              Net         -        -       1.371     -            1         
vga_inst.row_RNIDSKB1[9]     LUT4        D        In      -         6.388 r      -         
vga_inst.row_RNIDSKB1[9]     LUT4        Z        Out     0.465     6.853 r      -         
N_279                        Net         -        -       1.371     -            5         
vga_inst.row_RNIQB8H1[9]     LUT4        A        In      -         8.224 r      -         
vga_inst.row_RNIQB8H1[9]     LUT4        Z        Out     0.661     8.885 r      -         
N_26_1                       Net         -        -       1.371     -            2         
vga_inst.row_RNI8F6U3[9]     LUT4        A        In      -         10.256 r     -         
vga_inst.row_RNI8F6U3[9]     LUT4        Z        Out     0.569     10.825 f     -         
N_24_i                       Net         -        -       3.340     -            1         
RGB_obuf[3]                  OB          I        In      -         14.165 f     -         
===========================================================================================
Total path delay (propagation time + setup) of 14.165 is 3.742(26.4%) logic and 10.423(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.165

    Number of logic level(s):                5
    Starting point:                          vga_inst.row[6] / Q
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
vga_inst.row[6]                FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[6]                         Net         -        -       1.599     -            4         
vga_inst.row_RNIUN23[5]        LUT4        B        In      -         2.395 r      -         
vga_inst.row_RNIUN23[5]        LUT4        Z        Out     0.589     2.984 r      -         
VGA_VSYNC_0_5                  Net         -        -       1.371     -            2         
vga_inst.col_RNIDEVM[8]        LUT4        A        In      -         4.355 r      -         
vga_inst.col_RNIDEVM[8]        LUT4        Z        Out     0.661     5.017 r      -         
RGB_i_o2_0_0[1]                Net         -        -       1.371     -            1         
vga_inst.row_RNIDSKB1[9]       LUT4        D        In      -         6.388 r      -         
vga_inst.row_RNIDSKB1[9]       LUT4        Z        Out     0.465     6.853 r      -         
N_279                          Net         -        -       1.371     -            5         
vga_inst.row_RNIQB8H1[9]       LUT4        A        In      -         8.224 r      -         
vga_inst.row_RNIQB8H1[9]       LUT4        Z        Out     0.661     8.885 r      -         
N_26_1                         Net         -        -       1.371     -            2         
vga_inst.row_RNI8F6U3_0[9]     LUT4        A        In      -         10.256 r     -         
vga_inst.row_RNI8F6U3_0[9]     LUT4        Z        Out     0.569     10.825 f     -         
N_26_i                         Net         -        -       3.340     -            1         
RGB_obuf[2]                    OB          I        In      -         14.165 f     -         
=============================================================================================
Total path delay (propagation time + setup) of 14.165 is 3.742(26.4%) logic and 10.423(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      14.134
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.134

    Number of logic level(s):                5
    Starting point:                          vga_inst.row[7] / Q
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
vga_inst.row[7]              FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[7]                       Net         -        -       1.599     -            4         
vga_inst.row_RNIUN23[5]      LUT4        C        In      -         2.395 r      -         
vga_inst.row_RNIUN23[5]      LUT4        Z        Out     0.558     2.953 r      -         
VGA_VSYNC_0_5                Net         -        -       1.371     -            2         
vga_inst.col_RNIDEVM[8]      LUT4        A        In      -         4.324 r      -         
vga_inst.col_RNIDEVM[8]      LUT4        Z        Out     0.661     4.986 r      -         
RGB_i_o2_0_0[1]              Net         -        -       1.371     -            1         
vga_inst.row_RNIDSKB1[9]     LUT4        D        In      -         6.356 r      -         
vga_inst.row_RNIDSKB1[9]     LUT4        Z        Out     0.465     6.822 r      -         
N_279                        Net         -        -       1.371     -            5         
vga_inst.row_RNIQB8H1[9]     LUT4        A        In      -         8.193 r      -         
vga_inst.row_RNIQB8H1[9]     LUT4        Z        Out     0.661     8.854 r      -         
N_26_1                       Net         -        -       1.371     -            2         
vga_inst.row_RNI8F6U3[9]     LUT4        A        In      -         10.225 r     -         
vga_inst.row_RNI8F6U3[9]     LUT4        Z        Out     0.569     10.794 f     -         
N_24_i                       Net         -        -       3.340     -            1         
RGB_obuf[3]                  OB          I        In      -         14.134 f     -         
===========================================================================================
Total path delay (propagation time + setup) of 14.134 is 3.711(26.3%) logic and 10.423(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                              Arrival           
Instance                                Reference     Type      Pin     Net                   Time        Slack 
                                        Clock                                                                   
----------------------------------------------------------------------------------------------------------------
start_ibuf                              System        IB        O       start_c               0.000       -7.609
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O2      O2                    0.000       -6.941
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O3      O3                    0.000       -6.649
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O4      O4                    0.000       -6.649
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O5      O5                    0.000       -6.357
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O6      O6                    0.000       -6.357
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O7      O7                    0.000       -6.065
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O8      O8                    0.000       -6.065
CAMERA_VSYNC_IN_ibuf                    System        IB        O       CAMERA_VSYNC_IN_c     0.000       -5.970
un1_vga_read_address_mulonly_0[9:0]     System        MAC16     O9      O9                    0.000       -5.693
================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                         Required           
Instance                Reference     Type        Pin     Net                            Time         Slack 
                        Clock                                                                               
------------------------------------------------------------------------------------------------------------
fsm_state[1]            System        FD1P3DZ     D       fsm_state                      4.845        -7.609
RGB_obuf[1]             System        OB          I       N_16_i                         5.000        -6.941
RGB_obuf[3]             System        OB          I       N_24_i                         5.000        -6.941
RGB_obuf[5]             System        OB          I       N_257_i                        5.000        -6.941
RGB_obuf[0]             System        OB          I       N_256_i                        5.000        -6.931
RGB_obuf[2]             System        OB          I       N_26_i                         5.000        -6.931
RGB_obuf[4]             System        OB          I       N_22_i                         5.000        -6.931
fsm_state[0]            System        FD1P3DZ     D       fsm_state_0                    4.845        -5.970
fsm_state[2]            System        FD1P3DZ     SP      fsm_state_1_sqmuxa_3_i         4.845        -5.970
address_counter[15]     System        FD1P3IZ     D       address_counter_RNO_S0[15]     4.845        -4.444
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.454
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.609

    Number of logic level(s):                3
    Starting point:                          start_ibuf / O
    Ending point:                            fsm_state[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival      No. of    
Name                   Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 r      -         
start_c                Net         -        -       6.717     -            4         
vga_inst.g0_i_0_x1     LUT4        D        In      -         6.717 r      -         
vga_inst.g0_i_0_x1     LUT4        Z        Out     0.465     7.182 r      -         
g0_i_0_x1              Net         -        -       1.371     -            1         
vga_inst.g0_i_0_ns     LUT4        D        In      -         8.553 r      -         
vga_inst.g0_i_0_ns     LUT4        Z        Out     0.465     9.018 r      -         
g0_i_0                 Net         -        -       1.371     -            1         
vga_inst.g0_0          LUT4        B        In      -         10.389 r     -         
vga_inst.g0_0          LUT4        Z        Out     0.558     10.947 f     -         
fsm_state              Net         -        -       1.507     -            1         
fsm_state[1]           FD1P3DZ     D        In      -         12.454 f     -         
=====================================================================================
Total path delay (propagation time + setup) of 12.609 is 1.643(13.0%) logic and 10.966(87.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.941
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.941

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            6         
vga_inst.grayscale_value_4_i_m3[1]      LUT4       C        In      -         2.111 r      -         
vga_inst.grayscale_value_4_i_m3[1]      LUT4       Z        Out     0.558     2.669 r      -         
N_299                                   Net        -        -       1.371     -            1         
vga_inst.col_RNIOREB1_0[1]              LUT4       A        In      -         4.040 r      -         
vga_inst.col_RNIOREB1_0[1]              LUT4       Z        Out     0.661     4.702 r      -         
N_295                                   Net        -        -       1.371     -            1         
vga_inst.col_RNIU72B2[1]                LUT4       A        In      -         6.073 r      -         
vga_inst.col_RNIU72B2[1]                LUT4       Z        Out     0.569     6.641 f      -         
N_267                                   Net        -        -       1.371     -            3         
vga_inst.row_RNI8F6U3[9]                LUT4       B        In      -         8.012 f      -         
vga_inst.row_RNI8F6U3[9]                LUT4       Z        Out     0.589     8.601 r      -         
N_24_i                                  Net        -        -       3.340     -            1         
RGB_obuf[3]                             OB         I        In      -         11.941 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.941 is 4.046(33.9%) logic and 7.895(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.941
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.941

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[5] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            6         
vga_inst.grayscale_value_4_i_m3[1]      LUT4       C        In      -         2.111 r      -         
vga_inst.grayscale_value_4_i_m3[1]      LUT4       Z        Out     0.558     2.669 r      -         
N_299                                   Net        -        -       1.371     -            1         
vga_inst.col_RNIOREB1_0[1]              LUT4       A        In      -         4.040 r      -         
vga_inst.col_RNIOREB1_0[1]              LUT4       Z        Out     0.661     4.702 r      -         
N_295                                   Net        -        -       1.371     -            1         
vga_inst.col_RNIU72B2[1]                LUT4       A        In      -         6.073 r      -         
vga_inst.col_RNIU72B2[1]                LUT4       Z        Out     0.569     6.641 f      -         
N_267                                   Net        -        -       1.371     -            3         
vga_inst.row_RNIOJAS3[9]                LUT4       B        In      -         8.012 f      -         
vga_inst.row_RNIOJAS3[9]                LUT4       Z        Out     0.589     8.601 r      -         
N_257_i                                 Net        -        -       3.340     -            1         
RGB_obuf[5]                             OB         I        In      -         11.941 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.941 is 4.046(33.9%) logic and 7.895(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.941
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.941

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[1] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            6         
vga_inst.grayscale_value_4_i_m3[1]      LUT4       C        In      -         2.111 r      -         
vga_inst.grayscale_value_4_i_m3[1]      LUT4       Z        Out     0.558     2.669 r      -         
N_299                                   Net        -        -       1.371     -            1         
vga_inst.col_RNIOREB1_0[1]              LUT4       A        In      -         4.040 r      -         
vga_inst.col_RNIOREB1_0[1]              LUT4       Z        Out     0.661     4.702 r      -         
N_295                                   Net        -        -       1.371     -            1         
vga_inst.col_RNIU72B2[1]                LUT4       A        In      -         6.073 r      -         
vga_inst.col_RNIU72B2[1]                LUT4       Z        Out     0.569     6.641 f      -         
N_267                                   Net        -        -       1.371     -            3         
vga_inst.row_RNIOJAS3_1[9]              LUT4       B        In      -         8.012 f      -         
vga_inst.row_RNIOJAS3_1[9]              LUT4       Z        Out     0.589     8.601 r      -         
N_16_i                                  Net        -        -       3.340     -            1         
RGB_obuf[1]                             OB         I        In      -         11.941 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.941 is 4.046(33.9%) logic and 7.895(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      11.931
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.931

    Number of logic level(s):                9
    Starting point:                          un1_vga_read_address_mulonly_0[9:0] / O2
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                    Type       Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
un1_vga_read_address_mulonly_0[9:0]     MAC16      O2       Out     0.000     0.000 r      -         
O2                                      Net        -        -       0.000     -            1         
vga_read_address_cry_1_c_0              CCU2_B     C1       In      -         0.000 r      -         
vga_read_address_cry_1_c_0              CCU2_B     COUT     Out     0.358     0.358 r      -         
carry_pack.vga_read_address_cry_2       Net        -        -       0.014     -            1         
vga_read_address_cry_3_c_0              CCU2_B     CIN      In      -         0.372 r      -         
vga_read_address_cry_3_c_0              CCU2_B     COUT     Out     0.278     0.650 r      -         
carry_pack.vga_read_address_cry_4       Net        -        -       0.014     -            1         
vga_read_address_cry_5_c_0              CCU2_B     CIN      In      -         0.664 r      -         
vga_read_address_cry_5_c_0              CCU2_B     COUT     Out     0.278     0.942 r      -         
carry_pack.vga_read_address_cry_6       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0              CCU2_B     CIN      In      -         0.956 r      -         
vga_read_address_cry_7_c_0              CCU2_B     COUT     Out     0.278     1.234 r      -         
carry_pack.vga_read_address_cry_8       Net        -        -       0.014     -            1         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     CIN      In      -         1.248 r      -         
vga_read_address_cry_7_c_0_RNIS839      CCU2_B     S0       Out     0.477     1.725 r      -         
vga_read_address[15]                    Net        -        -       0.386     -            6         
vga_inst.grayscale_value_4_i_m3[0]      LUT4       C        In      -         2.111 r      -         
vga_inst.grayscale_value_4_i_m3[0]      LUT4       Z        Out     0.558     2.669 r      -         
N_300                                   Net        -        -       1.371     -            1         
vga_inst.col_RNIOREB1[1]                LUT4       A        In      -         4.040 r      -         
vga_inst.col_RNIOREB1[1]                LUT4       Z        Out     0.661     4.702 r      -         
N_293                                   Net        -        -       1.371     -            1         
vga_inst.col_RNIU72B2_0[1]              LUT4       B        In      -         6.073 r      -         
vga_inst.col_RNIU72B2_0[1]              LUT4       Z        Out     0.558     6.631 f      -         
N_266                                   Net        -        -       1.371     -            3         
vga_inst.row_RNI8F6U3_0[9]              LUT4       B        In      -         8.002 f      -         
vga_inst.row_RNI8F6U3_0[9]              LUT4       Z        Out     0.589     8.591 r      -         
N_26_i                                  Net        -        -       3.340     -            1         
RGB_obuf[2]                             OB         I        In      -         11.931 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.931 is 4.036(33.8%) logic and 7.895(66.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 198MB peak: 200MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 198MB peak: 200MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          25 uses
FD1P3DZ         40 uses
FD1P3IZ         17 uses
FD1P3JZ         16 uses
PLL_B           1 use
SP256K          3 uses
VHI             5 uses
VLO             5 uses
MAC16           1 use
LUT4            118 uses

I/O ports: 30
I/O primitives: 30
IB             13 uses
OB             13 uses
OBZ_B          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   73 of 5280 (1%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock: 65
   top|CAMERA_PCLOCK: 1

@S |Mapping Summary:
Total  LUTs: 118 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 118 = 118 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 65MB peak: 200MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Tue Apr 15 16:35:05 2025

###########################################################]


Synthesis exit by 0.


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o camera_output_impl_1_syn.udb camera_output_impl_1.vm -ldc Z:/senior_design/0v7670_Verilog/camera_output/impl_1/camera_output_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o camera_output_impl_1_syn.udb -ldc Z:/senior_design/0v7670_Verilog/camera_output/impl_1/camera_output_impl_1.ldc -gui -msgset Z:/senior_design/0v7670_Verilog/camera_output/promote.xml camera_output_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'camera_output_impl_1.vm' ...
CPU Time to convert: 0.09375
REAL Time to convert: 0
convert PEAK Memory Usage: 28 MB
convert CURRENT Memory Usage: 28 MB
Reading constraint file 'Z:/senior_design/0v7670_Verilog/camera_output/impl_1/camera_output_impl_1.ldc' ...
Removing unused logic ...
INFO <35811146> - Signal vga_inst/un3_row_1_cry_1_c_0.CIN undriven or does not drive anything - clipped
INFO <35811146> - Signal vga_inst/un2_col_cry_1_c_0.CIN undriven or does not drive anything - clipped
INFO <35811146> - Signal vga_read_address_cry_0_c_0.CIN undriven or does not drive anything - clipped
INFO <35811146> - Signal un1_address_counter_4_cry_0_c_0.CIN undriven or does not drive anything - clipped
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_25MHz_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
 
Constraint Summary:
   Total number of constraints: 1
   Total number of constraints dropped: 0
 
Writing output file 'camera_output_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 36 MB

