Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/lpm","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x/clocks","5_soc_doc/am65x/devices","5_soc_doc/am65x/dma_cfg","5_soc_doc/am65x/extended_otp","5_soc_doc/am65x/firewalls","5_soc_doc/am65x/hosts","5_soc_doc/am65x/interrupt_cfg","5_soc_doc/am65x/pll_data","5_soc_doc/am65x/processors","5_soc_doc/am65x/proxy_cfg","5_soc_doc/am65x/psil_cfg","5_soc_doc/am65x/ra_cfg","5_soc_doc/am65x/resasg_types","5_soc_doc/am65x/runtime_keystore","5_soc_doc/am65x/sec_proxy","5_soc_doc/am65x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721s2/clocks","5_soc_doc/j721s2/devices","5_soc_doc/j721s2/dma_cfg","5_soc_doc/j721s2/firewalls","5_soc_doc/j721s2/hosts","5_soc_doc/j721s2/interrupt_cfg","5_soc_doc/j721s2/pll_data","5_soc_doc/j721s2/processors","5_soc_doc/j721s2/proxy_cfg","5_soc_doc/j721s2/psil_cfg","5_soc_doc/j721s2/ra_cfg","5_soc_doc/j721s2/resasg_types","5_soc_doc/j721s2/sec_proxy","5_soc_doc/j721s2/soc_devgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/lpm.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x/clocks.rst","5_soc_doc/am65x/devices.rst","5_soc_doc/am65x/dma_cfg.rst","5_soc_doc/am65x/extended_otp.rst","5_soc_doc/am65x/firewalls.rst","5_soc_doc/am65x/hosts.rst","5_soc_doc/am65x/interrupt_cfg.rst","5_soc_doc/am65x/pll_data.rst","5_soc_doc/am65x/processors.rst","5_soc_doc/am65x/proxy_cfg.rst","5_soc_doc/am65x/psil_cfg.rst","5_soc_doc/am65x/ra_cfg.rst","5_soc_doc/am65x/resasg_types.rst","5_soc_doc/am65x/runtime_keystore.rst","5_soc_doc/am65x/sec_proxy.rst","5_soc_doc/am65x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721s2/clocks.rst","5_soc_doc/j721s2/devices.rst","5_soc_doc/j721s2/dma_cfg.rst","5_soc_doc/j721s2/firewalls.rst","5_soc_doc/j721s2/hosts.rst","5_soc_doc/j721s2/interrupt_cfg.rst","5_soc_doc/j721s2/pll_data.rst","5_soc_doc/j721s2/processors.rst","5_soc_doc/j721s2/proxy_cfg.rst","5_soc_doc/j721s2/psil_cfg.rst","5_soc_doc/j721s2/ra_cfg.rst","5_soc_doc/j721s2/resasg_types.rst","5_soc_doc/j721s2/sec_proxy.rst","5_soc_doc/j721s2/soc_devgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":27,"01b":27,"02000000011a00006a37657300000000":146,"02a6000001000200cffc17b20bcbf96a":146,"0bb88ba99d3a8b1d92075c67bcc047d2":146,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":146,"0x0":[3,7,14,18,139],"0x00":[3,22,42,56,72,87,103,117,132],"0x0000":143,"0x00000000":[22,48,64,79,95,109,124],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[18,22,146],"0x0000006e":142,"0x0000007f":142,"0x0000b000":109,"0x0000efff":109,"0x0001":24,"0x00014000":124,"0x00016fff":124,"0x0002":24,"0x0002u":3,"0x0004":24,"0x0005u":8,"0x0008":24,"0x000au":[3,25],"0x000bu":[24,25],"0x000cu":[25,27],"0x000du":[25,28],"0x000eu":[25,26],"0x001":[42,56],"0x0010":24,"0x0020":24,"0x0020u":3,"0x003":[42,56,72,87],"0x00300000":[48,64,79,109],"0x003000ff":[48,64,79,109],"0x0040":[42,56],"0x005":[42,56],"0x006":[42,56],"0x00a00000":[48,64,79,95,109,124],"0x00a003ff":[64,79],"0x00a007ff":[95,109,124],"0x00a10000":[64,79,95,109,124],"0x00a107ff":[64,79,95,109,124],"0x00a20000":[64,79,95,109,124],"0x00a207ff":[64,79,95,109,124],"0x00a30000":[64,79,95,109,124],"0x00a301ff":[95,124],"0x00a303ff":[64,79,109],"0x00a307ff":48,"0x00a60000":109,"0x00a61fff":109,"0x00a70000":109,"0x00a71fff":109,"0x00ac0000":109,"0x00ac0fff":109,"0x00ad0000":109,"0x00ad0fff":109,"0x00c0":[42,56,72,87],"0x01":[5,38,52,68,72,83,87,99,103,113,117,128,132,146],"0x0100":5,"0x01000000":48,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[42,56],"0x0180":[42,56],"0x01a":[42,56],"0x01c":[42,56],"0x01cc0000":142,"0x01e":[42,56],"0x01ff0000":142,"0x02":[42,52,56,68,72,83,87,99,103,113,117,128,132,146],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":24,"0x021":[42,56],"0x03":[42,56,72,87,103,113,117,132],"0x0300":7,"0x0300u":7,"0x0301":7,"0x0301u":7,"0x04":[72,87,113,117,132],"0x04210000":48,"0x042101ff":48,"0x043":42,"0x044":42,"0x045":42,"0x05":[72,87,103,117,132],"0x053f0000":95,"0x053f00ff":95,"0x06":[52,99,103,113,117,128,132],"0x061":[72,87],"0x062":[72,87],"0x064":[72,87],"0x0682":[42,56],"0x0683":[42,56],"0x068d":[42,56],"0x068e":[42,56],"0x068f":[42,56],"0x06a0":[42,56],"0x06a1":[42,56],"0x06a2":[42,56],"0x07":[52,72,87,99,103,113,117,128,132],"0x070a":[42,56],"0x070d":[42,56],"0x070f":[42,56],"0x0710":[42,56],"0x0711":[42,56],"0x0712":[42,56],"0x0713":[42,56],"0x0714":[42,56],"0x0715":[42,56],"0x0716":[42,56],"0x0717":[42,56],"0x0718":[42,56],"0x0719":[42,56],"0x071a":[42,56],"0x071b":[42,56],"0x071c":[42,56],"0x071d":[42,56],"0x071e":[42,56],"0x0783":[42,56],"0x079":[117,132],"0x0790":[42,56],"0x0791":[42,56],"0x0792":[42,56],"0x0793":[42,56],"0x0794":56,"0x0795":56,"0x0796":[42,56],"0x0797":[42,56],"0x0798":[42,56],"0x0799":[42,56],"0x079a":[42,56],"0x079b":[42,56],"0x079c":56,"0x079d":56,"0x07a":[117,132],"0x07a3":[42,56],"0x07a4":[42,56],"0x07a5":[42,56],"0x07a6":[42,56],"0x07a7":56,"0x07a8":56,"0x07a9":[42,56],"0x07aa":[42,56],"0x07ab":[42,56],"0x07ac":[42,56],"0x07ad":[42,56],"0x07ae":[42,56],"0x07af":[42,56],"0x07b":[103,117],"0x07b0":[42,56],"0x07b1":[42,56],"0x07b2":[42,56],"0x07b3":[42,56],"0x07b4":[42,56],"0x07b5":56,"0x07b6":56,"0x07b7":56,"0x07b8":56,"0x07c":132,"0x07d":132,"0x08":[103,113,117,128,132],"0x080":[103,117],"0x082":[103,117],"0x083":[103,117],"0x0840":[42,56],"0x084a":[42,56],"0x084c":56,"0x086":117,"0x087":117,"0x088":[103,117],"0x089":[103,117],"0x09":[113,128],"0x091":[72,87],"0x094":132,"0x096":132,"0x09c":[72,87],"0x0a":[42,56,72,87,103,117,132],"0x0b":[72,87,103,117,132],"0x0b3":[72,87],"0x0b4":[72,87],"0x0b5":[72,87],"0x0b6":[72,87],"0x0b9":[72,87],"0x0bb":[72,87],"0x0bc":[72,87],"0x0bd":[72,87],"0x0be":[72,87],"0x0bf":[72,87],"0x0c":[56,103,117,132],"0x0c2":[72,87],"0x0c3":[72,87],"0x0cf":[103,117],"0x0d":[42,56,72,87,103,117,132],"0x0d0":[103,117],"0x0d1":[103,117],"0x0d2":[103,117],"0x0d3":[103,117],"0x0d4":[103,117],"0x0d5":[103,117],"0x0e":[42,56,72,87,117,132],"0x0e1":132,"0x0e3":132,"0x0e9":[103,117],"0x0ea":[103,117],"0x0eb":[103,117],"0x0ec":[103,117],"0x0ed":[103,117],"0x0f":[42,56,72,87,103,117,132],"0x0fe":132,"0x0fe0":31,"0x0ff":132,"0x1":[7,14,31],"0x10":[3,42,56,103,117,132],"0x100":132,"0x1000":[9,31,40,54,70,85,101,115,130],"0x1000u":9,"0x1001":[9,70,85],"0x1001u":9,"0x1017":54,"0x1018":54,"0x1019":54,"0x101c":40,"0x1029":54,"0x103":132,"0x103b":101,"0x1054":130,"0x107":132,"0x1077":[70,85],"0x108b":115,"0x109":132,"0x10c":132,"0x10ca":42,"0x10cd":42,"0x10cf":42,"0x10d0":42,"0x10d1":42,"0x10d2":42,"0x10d3":42,"0x10d4":42,"0x10d5":42,"0x10f":132,"0x11":[22,25,42,56,132],"0x110":132,"0x1100":12,"0x1101":12,"0x1102":12,"0x1103":[12,42],"0x111":132,"0x1110":12,"0x1110u":12,"0x1111":12,"0x1112":42,"0x1113":42,"0x1116100":139,"0x1118":42,"0x1119":42,"0x111a":42,"0x111b":42,"0x1120":12,"0x1120u":12,"0x1125":42,"0x1126":42,"0x112d":42,"0x112e":42,"0x112f":42,"0x113":132,"0x1130":42,"0x1131":42,"0x1132":42,"0x1133":42,"0x1134":42,"0x1140":42,"0x114a":42,"0x12":[42,56,132],"0x1200":13,"0x1201":13,"0x1205":13,"0x1205u":13,"0x1206":13,"0x1207u":24,"0x1210":13,"0x1211":13,"0x1215":13,"0x1215u":13,"0x1216":13,"0x1220":13,"0x1221":13,"0x1230":13,"0x1230u":13,"0x1231":13,"0x1231u":13,"0x1232":13,"0x1233":13,"0x1234":13,"0x1234u":13,"0x1240":13,"0x1240u":13,"0x1241":13,"0x1280":11,"0x1280u":11,"0x1281":11,"0x1281u":11,"0x1282":11,"0x1282u":11,"0x1283":11,"0x1283u":11,"0x12c":132,"0x12d":132,"0x12e":132,"0x13":[42,56,132],"0x1300":10,"0x1300u":10,"0x14":[42,56,132],"0x15":[42,56,132],"0x1500u":27,"0x16":[42,56,132],"0x17":[42,56,132],"0x18":[38,42,52,56,132],"0x1840":[72,87],"0x1880":[72,87],"0x19":[42,56,132],"0x1900":[72,87],"0x1a":[42,56,132],"0x1b":[42,56,132],"0x1c":[42,56],"0x1d":[42,56],"0x1e":[42,56],"0x1e40":[117,132],"0x1e80":[117,132],"0x1ec0":[103,117],"0x1f00":132,"0x1f40":132,"0x1u":[44,59,75,90,105,119,120,134],"0x2":[7,14,31],"0x20":[3,22,38,40,42,52,56,68,70,83,85,99,101,113,115,128,130,146],"0x2000":[40,54,103,117,130],"0x200f":130,"0x2013":54,"0x2015":40,"0x20210102":[22,146],"0x2080":[103,117],"0x20c0":[103,117],"0x21":[38,42,52,56,68,83,99,113,128,132,146],"0x2180":117,"0x21c0":117,"0x22":[22,38,42,56,68,83,132,146],"0x2200":[103,117],"0x2223":[22,146],"0x2240":[103,117],"0x23":[38,42,56,68,83,146],"0x23be":28,"0x24":[42,56],"0x2440":[72,87],"0x25":[42,56,132],"0x2500":132,"0x2580":132,"0x26":[42,56,132],"0x27":56,"0x2700":[72,87],"0x28":56,"0x2800u":[57,73,88],"0x283c0000":[64,79,95,109,124],"0x283c001f":[64,79,95,109,124],"0x28400000":[64,79,95,109,124],"0x28401fff":[64,79,95,109,124],"0x28440000":[64,79,95,109,124],"0x2847ffff":[64,79,95,109,124],"0x28480000":[64,79,95,109,124],"0x28481fff":[64,79,95,109,124],"0x284a0000":[64,79,95,109,124],"0x284a3fff":[64,79,95,109,124],"0x284c0000":[64,79,95,109,124],"0x284c3fff":[64,79,95,109,124],"0x28560000":[64,79,95,109,124],"0x28563fff":[64,79,95,124],"0x2856ffff":109,"0x28570000":[64,79,95,109,124],"0x2857007f":[64,79],"0x285701ff":[95,109,124],"0x28580000":[64,79,95,109,124],"0x28580fff":[64,79,95,109,124],"0x28590000":[64,79,95,109,124],"0x285900ff":[64,79,95,109,124],"0x285a0000":[64,79,95,109,124],"0x285a3fff":[64,79,95,109,124],"0x285b0000":[64,79,95,109,124],"0x285c0000":[64,79,95,109,124],"0x285c00ff":[64,79,95,109,124],"0x285d0000":[64,79,95,109,124],"0x285d03ff":[64,79,95,109,124],"0x29":[42,56],"0x2a":[42,56],"0x2a268000":[64,79,95,109,124],"0x2a2681ff":[64,79,95,109,124],"0x2a280000":[64,79,95,109,124],"0x2a29ffff":[64,79,95,109,124],"0x2a47ffff":[64,79,95,109,124],"0x2a480000":124,"0x2a4fffff":124,"0x2a500000":[64,79,95,109,124],"0x2a53ffff":[64,79,95,109,124],"0x2a580000":[64,79,95,109,124],"0x2a5bffff":[64,79,95,109,124],"0x2a600000":[64,79,95,109,124],"0x2a6fffff":[64,79,95,109,124],"0x2a700000":[64,79,95,109,124],"0x2a7fffff":[64,79,95,109,124],"0x2a800000":[64,79,95,109,124],"0x2a83ffff":[64,79,95,109,124],"0x2aa00000":[64,79,95,109,124],"0x2aa3ffff":[64,79,95,109,124],"0x2b":[42,56],"0x2b000000":[64,79,95,109,124],"0x2b3fffff":[64,79,95,109,124],"0x2b800000":[64,79,95,109,124],"0x2bbfffff":[64,79,95,109,124],"0x2c":[42,56],"0x2cca":[72,87],"0x2ccd":[72,87],"0x2d":[42,56,132],"0x2d0a":[72,87],"0x2d0d":[72,87],"0x2d4a":[72,87],"0x2d4d":[72,87],"0x2d80":[72,87],"0x2e":[42,56,132],"0x2e40":[72,87],"0x2ec0":[72,87],"0x2ec1":[72,87],"0x2ec2":[72,87],"0x2ec3":[72,87],"0x2ec4":[72,87],"0x2ec5":[72,87],"0x2ec7":[72,87],"0x2eca":[72,87],"0x2ecb":[72,87],"0x2f":[42,56,132],"0x2f00":[72,87],"0x2f01":[72,87],"0x2f02":[72,87],"0x2f03":[72,87],"0x2f0a":[72,87],"0x2f0b":[72,87],"0x2f0d":[72,87],"0x2f0e":[72,87],"0x2f0f":[72,87],"0x2f4a":[72,87],"0x2f4d":[72,87],"0x2f80":[72,87],"0x2fc0":[72,87],"0x3":[14,31],"0x30":[42,56,113,128,132],"0x3000":[40,130],"0x3001":[40,130],"0x3080":[72,87],"0x30800000":[64,79,95,109,124],"0x3080001f":[64,79,95,109,124],"0x30801000":[64,79,95,109,124],"0x3080101f":[64,79,95,109,124],"0x30802000":[64,79,95,109,124],"0x3080201f":[64,79,95,109,124],"0x3081":[72,87],"0x3082":[72,87],"0x3083":[72,87],"0x30880000":124,"0x3088ffff":124,"0x308a":[72,87],"0x308b":[72,87],"0x308d":[72,87],"0x308f":[72,87],"0x30900000":[64,79,95,109,124],"0x30901fff":[64,79,95,124],"0x30907fff":109,"0x30908000":[64,79,95,109,124],"0x30909fff":[64,79,95,124],"0x3090ffff":109,"0x30940000":[64,79,95,109,124],"0x3094ffff":[64,79,95,124],"0x3097ffff":109,"0x30b00000":[64,79,95,109,124],"0x30b03fff":95,"0x30b0ffff":[64,79],"0x30b1ffff":[109,124],"0x30c0":[72,87],"0x30c00000":[64,79,95,109,124],"0x30c03fff":95,"0x30c07fff":124,"0x30c0ffff":[64,79,109],"0x30c1":[72,87],"0x30c2":[72,87],"0x30c3":[72,87],"0x30c5":[72,87],"0x30c7":[72,87],"0x30ca":[72,87],"0x30cb":[72,87],"0x30d00000":[64,79,95,109,124],"0x30d03fff":[95,124],"0x30d07fff":[64,79,109],"0x31":[42,56,128,132],"0x31040000":[64,79,95,109,124],"0x31043fff":[64,79,95,109,124],"0x31080000":[64,79,95,109,124],"0x310bffff":[64,79,95,109,124],"0x31100000":[64,79,95,109,124],"0x3110007f":[64,79],"0x31100fff":[95,109],"0x31101fff":124,"0x31110000":[64,79,95,109,124],"0x31113fff":[64,79,95,109,124],"0x31120000":[64,79,95,109,124],"0x311200ff":[64,79,95,109,124],"0x31130000":[64,79,95,109,124],"0x31133fff":[64,79,95,109,124],"0x31140000":[64,79,95,109,124],"0x31150000":[64,79,95,109,124],"0x311500ff":[64,79,95,109,124],"0x31160000":[64,79,95,109,124],"0x311603ff":[64,79,95,109,124],"0x311a0000":124,"0x311a00ff":124,"0x31f78000":[64,79,95,109,124],"0x31f781ff":[64,79,95,109,124],"0x32":[42,56,132],"0x32000000":[64,79,95,109,124],"0x3201ffff":[64,79,95,109,124],"0x328fffff":[64,79,95,109],"0x329fffff":124,"0x33":[22,42,56,132],"0x33000000":[64,79,95,109,124],"0x3303ffff":[64,79,95,109,124],"0x33400000":[64,79,95,109,124],"0x3343ffff":[64,79,95,109,124],"0x33800000":[64,79,95,109,124],"0x339fffff":[64,79,95,109,124],"0x33c00000":[64,79,95,109,124],"0x33c3ffff":[64,79,95,109,124],"0x33c40000":[64,79,95,109,124],"0x33c7ffff":[64,79,95,109,124],"0x33ca":[103,117],"0x33cd":[103,117],"0x33d00000":[64,79,95,109,124],"0x33dfffff":[64,79,95,109,124],"0x34":[42,56,132],"0x34000000":[64,79,95,109,124],"0x3403ffff":95,"0x3407ffff":124,"0x340a":[103,117],"0x340d":[103,117],"0x340fffff":[64,79,109],"0x344a":[103,117],"0x344d":[103,117],"0x3480":[103,117],"0x34c0":[103,117],"0x34c1":[103,117],"0x34c2":[103,117],"0x34c3":[103,117],"0x34c4":117,"0x34c5":[103,117],"0x34c6":[103,117],"0x34c7":[103,117],"0x34c8":[103,117],"0x34ca":[103,117],"0x34cb":[103,117],"0x35":56,"0x3500":[103,117],"0x35000000":[64,79,95,109,124],"0x3501":[103,117],"0x3502":[103,117],"0x3503":[103,117],"0x3503ffff":95,"0x350a":[103,117],"0x350b":[103,117],"0x350c":[103,117],"0x350d":[103,117],"0x350e":117,"0x350f":[103,117],"0x350fffff":[64,79],"0x3510":[103,117],"0x351fffff":[109,124],"0x3540":[103,117],"0x35840000":124,"0x35840fff":124,"0x35880000":124,"0x35881fff":124,"0x35900000":124,"0x35903fff":124,"0x35c00000":124,"0x35c0ffff":124,"0x35d00000":124,"0x35d1ffff":124,"0x35e00000":124,"0x35e7ffff":124,"0x36":56,"0x37":56,"0x38":56,"0x38000000":[64,79,95,109,124],"0x383fffff":[64,79,95,109,124],"0x3842":132,"0x3843":132,"0x384e":132,"0x384f":132,"0x3861":132,"0x3862":132,"0x38c0":132,"0x3a4a":[103,117],"0x3a4d":[103,117],"0x3a80":[103,117],"0x3ac0":[103,117],"0x3ac1":[103,117],"0x3ac2":[103,117],"0x3ac3":[103,117],"0x3ac5":[103,117],"0x3ac7":[103,117],"0x3aca":[103,117],"0x3acb":[103,117],"0x3b00":[103,117],"0x3b01":[103,117],"0x3b02":[103,117],"0x3b03":[103,117],"0x3b0a":[103,117],"0x3b0b":[103,117],"0x3b0d":[103,117],"0x3b0f":[103,117],"0x3b40":[103,117],"0x3c000000":[64,79,95,109,124],"0x3c3fffff":[64,79,95,109,124],"0x3f8a":132,"0x3f8d":132,"0x3fca":132,"0x3fcd":132,"0x4":31,"0x40":31,"0x4000":[54,70,85,115,130,132],"0x4001":[54,70,85],"0x4002":54,"0x4003":[54,70,85,115,130],"0x4081":28,"0x4081u":24,"0x40c0":132,"0x40c00000":[64,79,95,109,124],"0x40c000ff":[64,79,95,109,124],"0x40c1":132,"0x40c2":132,"0x40c3":132,"0x40c4":132,"0x40c5":132,"0x40c6":132,"0x40c7":132,"0x40c8":132,"0x40ca":132,"0x40cb":132,"0x4100":[54,70,85,115,130],"0x4104":[54,70,85,115,130],"0x41c0":132,"0x41c00000":[64,79,95,109,124],"0x41c1":132,"0x41c2":132,"0x41c3":132,"0x41c7ffff":[64,79],"0x41ca":132,"0x41cb":132,"0x41cc":132,"0x41cd":132,"0x41ce":132,"0x41cf":132,"0x41cfffff":[95,109,124],"0x41d0":132,"0x4200":[54,70,85,115,130],"0x4204":[54,70,85,115,130],"0x42200000":[64,79,95,109,124],"0x422001ff":[64,79],"0x422003ff":[95,109,124],"0x424a":132,"0x424d":132,"0x424f":132,"0x4250":132,"0x4251":132,"0x4252":132,"0x4253":132,"0x4254":132,"0x42af":28,"0x4300":[40,54,70,85,101,115,130,132],"0x4301":101,"0x4302":115,"0x4303":[40,54,130],"0x4304":[40,54,70,85,101,115,130],"0x4305":[101,115,130],"0x4307":[40,54],"0x4308":[40,54],"0x430b":[40,54],"0x430c":54,"0x430f":54,"0x4310":54,"0x4311":54,"0x43600000":124,"0x43604000":124,"0x43607fff":124,"0x4360ffff":124,"0x43c0":132,"0x4400":[40,54,70,85,101,115,130,132],"0x4401":[40,70,85,132],"0x4402":[40,70,85,101,115,132],"0x4403":[40,54,132],"0x4404":[40,54,101,115,130],"0x44043000":31,"0x4405":[40,54,132],"0x4405f000":31,"0x4406":[40,54],"0x44060000":[48,147],"0x4406a000":31,"0x4407":[54,132],"0x44073fff":147,"0x44074000":147,"0x44076fff":147,"0x44077000":147,"0x44079fff":147,"0x4407bfff":48,"0x4407c000":[48,147],"0x4407ffff":[48,147],"0x4408":54,"0x44083000":31,"0x4409":54,"0x440a":132,"0x440b":[54,101,115,130,132],"0x440c":[40,54],"0x440e":[40,54],"0x440f":54,"0x4410":54,"0x44234000":[48,64,79,95,109,124],"0x44234fff":[48,64,79,95,109,124],"0x44235000":[48,64,79,95,109,124],"0x44237fff":[48,64,79,95,109,124],"0x4440":132,"0x4441":132,"0x4442":132,"0x4443":132,"0x444a":132,"0x444b":132,"0x444d":132,"0x444f":132,"0x44801000":124,"0x44804000":124,"0x44804fff":124,"0x44865000":124,"0x44868fff":124,"0x44884000":124,"0x44887fff":124,"0x44ca":132,"0x44cd":132,"0x44ffffff":124,"0x4500":[40,54,70,85,115,130],"0x45000000":[48,64,79,95,109,124,147],"0x4501":40,"0x4502":40,"0x4503":[70,85],"0x4504":[70,85],"0x4507":[70,85],"0x4507ffff":48,"0x4508":[70,85,115,130],"0x45080000":48,"0x450b":[70,85],"0x450c":[70,85],"0x450f":[70,85],"0x4510":[70,85],"0x4513":[70,85],"0x4514":[70,85],"0x4515":[70,85],"0x4516":[70,85],"0x45cfffff":48,"0x45d00000":[48,64,79,95,109,124],"0x45dfffff":[48,64,79,95,109,124],"0x45e00000":48,"0x45ffffff":[48,64,79,95,109,124,147],"0x4600":[40,70,85,101,115,130],"0x4601":[70,85],"0x4602":[70,85],"0x460a":115,"0x460c":[101,115,130],"0x460f":101,"0x4610":101,"0x4616":[101,115,130],"0x4618":[101,115,130],"0x461f":[101,130],"0x4622":[101,115,130],"0x4624":[101,115,130],"0x462e":[101,115,130],"0x4640":130,"0x4700":[40,70,85,101,115,130],"0x4701":[101,115],"0x4702":[101,115,130],"0x4703":[101,115,130],"0x4704":[101,115,130],"0x4707":[70,85],"0x4709":[101,115,130],"0x470a":101,"0x470c":[101,115,130],"0x471f":40,"0x4729":[101,115,130],"0x473f":[101,130],"0x4800":[70,85,115,130],"0x48100000":48,"0x4811001f":48,"0x48130000":48,"0x481f":[70,85,115,130],"0x4820":[115,130],"0x482500ff":48,"0x483f":115,"0x4840":[115,130],"0x48400000":48,"0x48411fff":48,"0x48420000":48,"0x48607fff":48,"0x487f":[115,130],"0x4880":[115,130],"0x489f":[115,130],"0x48ff":130,"0x4900":[115,130],"0x49000000":48,"0x49013fff":48,"0x49074ea1":146,"0x4968b2e9":21,"0x49800000":48,"0x49ff":[115,130],"0x4a00":[101,115,130],"0x4a07":130,"0x4a40":130,"0x4a4f":130,"0x4a67ffff":48,"0x4a811000":48,"0x4a812fff":48,"0x4aa18000":48,"0x4aa18fff":48,"0x4b0a":132,"0x4b0d":132,"0x4b15":132,"0x4b16":132,"0x4b17":132,"0x4b18":132,"0x4b19":132,"0x4b1a":132,"0x4b1b":132,"0x4b43":132,"0x4b52":132,"0x4b53":132,"0x4b58":132,"0x4b59":132,"0x4b5a":132,"0x4b5b":132,"0x4b65":132,"0x4b66":132,"0x4b6d":132,"0x4b6e":132,"0x4b6f":132,"0x4b70":132,"0x4b71":132,"0x4b72":132,"0x4b73":132,"0x4b74":132,"0x4b80":132,"0x4b8a":132,"0x4b8a0000":48,"0x4b8affff":48,"0x4b920000":48,"0x4b92ffff":48,"0x4c01ffff":48,"0x4c41u":24,"0x4d000000":48,"0x4d001fff":48,"0x4d004000":48,"0x4d005fff":48,"0x4d008000":48,"0x4d009fff":48,"0x4d012000":48,"0x4d013fff":48,"0x4d016000":48,"0x4d017fff":48,"0x4d03c000":48,"0x4d04bfff":48,"0x4e004000":48,"0x4e013fff":48,"0x4e3fffff":48,"0x5":31,"0x5170":28,"0x5170u":24,"0x555555u":25,"0x5a":[16,22,28,146],"0x5aede0cd":146,"0x6000":[70,85,101,115,130],"0x60000000":[64,79,95,109,124],"0x602d":[101,115,130],"0x602e":[101,115,130],"0x602f":[70,85,101,115,130],"0x608f":28,"0x6cffffff":[64,79,95,109,124],"0x6d000000":[64,79,95,109,124],"0x6dffffff":[64,79,95,109,124],"0x6e000000":[64,79,95,109,124],"0x6effffff":[64,79,95,109,124],"0x7000":[70,85,101,115,130],"0x70000":139,"0x70000000":[64,79,95,109,124,139],"0x701c0000":[48,147],"0x701dffff":[48,147],"0x701e0000":147,"0x701fc000":[48,147],"0x701fcfff":147,"0x701fffff":[48,64,79,95,109,147],"0x703effff":124,"0x7100":[70,85,101,115,130],"0x7103":[70,85],"0x7106":[101,115,130],"0x7200":[70,85,101,115,130],"0x7203":[70,85],"0x7204":[70,85],"0x7207":[70,85,101,115,130],"0x7208":[70,85],"0x720b":[70,85],"0x720c":[70,85],"0x720e":[70,85],"0x720f":[70,85],"0x7211":[70,85],"0x7212":[70,85],"0x7300":[101,115,130],"0x7303":[101,115,130],"0x7400":[101,115,130],"0x7403":[101,115,130],"0x74fc":[40,130],"0x74fd":40,"0x74fe":40,"0x7500":[40,101,115,130],"0x7501":[101,115,130],"0x7502":[101,115,130],"0x7503":[40,101,115,130],"0x750b":[40,130],"0x7b25u":24,"0x7bf1af4c":146,"0x7db145c8":146,"0x8":[70,85,101,115,130,139],"0x80":28,"0x8000":11,"0x80b5ae71":21,"0x8105u":25,"0x8805u":25,"0x8d27":28,"0x8d27u":24,"0x9000":[17,40,54,70,85,101,115,130],"0x9000u":17,"0x9001":[17,70,85],"0x9001u":17,"0x9002":[17,70,85],"0x9002u":17,"0x9003":15,"0x9003u":15,"0x9004":15,"0x9004u":15,"0x900c":20,"0x900cu":20,"0x9010":54,"0x9011":54,"0x9012":54,"0x9013":54,"0x9017":40,"0x901c":54,"0x9021":20,"0x9021u":20,"0x9022":16,"0x9022u":16,"0x9023":16,"0x9023u":16,"0x9024":16,"0x9024u":16,"0x9025":16,"0x9025u":16,"0x9026":16,"0x9026u":16,"0x9029":15,"0x9029u":15,"0x9030":23,"0x9030u":23,"0x9031":18,"0x9031u":18,"0x9032":[19,143],"0x9032u":19,"0x9033":[19,143],"0x9033u":19,"0x9034":[19,143],"0x9034u":19,"0x9035":[19,143],"0x9035u":19,"0x903b":101,"0x9051":130,"0x908b":115,"0x9095":[70,85],"0xa000":[40,54,130],"0xa013":54,"0xa01b":40,"0xa01f":130,"0xa5":[16,22],"0xa5c3u":24,"0xb000":[40,130],"0xb001":40,"0xb002":40,"0xb003":[40,130],"0xb30fade":146,"0xb89194c8":146,"0xc000":[14,54,70,85,115,130,147],"0xc000u":14,"0xc001":[14,54,70,85,115,130,147],"0xc001u":14,"0xc005":[14,147],"0xc005u":14,"0xc100":[14,54,70,85,115,130,147],"0xc100u":14,"0xc101":[14,147],"0xc101u":14,"0xc108":[54,70,85,115,130],"0xc120":[14,147],"0xc120u":14,"0xc1d3u":24,"0xc200":[54,70,85,115,130],"0xc208":[54,70,85,115,130],"0xc300":[40,54,70,85],"0xc303":[40,54],"0xc304":[40,54],"0xc307":[40,54],"0xc308":[40,54,70,85],"0xc30b":[40,54],"0xc30c":54,"0xc30f":54,"0xc310":54,"0xc311":54,"0xc400":[14,40,54,70,85,101,115,130,147],"0xc400u":14,"0xc401":[14,40,70,85,147],"0xc401u":14,"0xc402":[40,70,85,101,115],"0xc403":[40,54],"0xc404":[40,54,101,115,130],"0xc405":[40,54],"0xc406":[40,54],"0xc407":54,"0xc408":54,"0xc409":54,"0xc40b":[54,101,115,130],"0xc40c":[40,54],"0xc40e":[40,54],"0xc500":[40,54,70,85,115,130],"0xc501":40,"0xc502":40,"0xc503":[70,85],"0xc504":[70,85],"0xc507":[54,70,85],"0xc508":[70,85,115,130],"0xc50b":[70,85],"0xc50c":[70,85],"0xc50f":[70,85],"0xc510":[70,85],"0xc513":[70,85],"0xc514":[70,85],"0xc515":[70,85],"0xc516":[70,85],"0xc600":[40,101,115,130],"0xc607":40,"0xc60a":115,"0xc60c":[101,115,130],"0xc60f":101,"0xc610":101,"0xc616":[101,115,130],"0xc618":[101,115,130],"0xc61f":[101,130],"0xc622":[101,115,130],"0xc624":[101,115,130],"0xc62e":[101,115,130],"0xc640":130,"0xc647":130,"0xc700":[40,101,115,130],"0xc701":[101,115],"0xc702":[101,115,130],"0xc703":[101,115,130],"0xc704":[101,115,130],"0xc709":[101,115,130],"0xc70a":101,"0xc70c":[101,115,130],"0xc71f":40,"0xc729":[101,115,130],"0xc73f":[101,130],"0xc800":[70,85,115,130],"0xc81f":[70,85,115,130],"0xc820":[115,130],"0xc83f":115,"0xc840":[115,130],"0xc87f":[115,130],"0xc880":[115,130],"0xc89f":[115,130],"0xc8ff":130,"0xc900":[115,130],"0xc9ff":[115,130],"0xca00":[101,115,130],"0xca07":[101,115,130],"0xca40":130,"0xca47":130,"0xcbd422da":146,"0xcc":142,"0xdd":142,"0xdead3a17":21,"0xdeadfa17":21,"0xe000":[70,85,101,115,130],"0xe022000":139,"0xe02c":[101,115,130],"0xe02d":[101,115,130],"0xe02f":[70,85,101,115,130],"0xec01f2a5":146,"0xf000":[70,85,101,115,130],"0xf007":[70,85,101,115,130],"0xf100":[70,85,101,115,130],"0xf103":[70,85],"0xf106":[101,115,130],"0xf1ea":28,"0xf1eau":24,"0xf200":[70,85,101,115,130],"0xf203":[70,85],"0xf204":[70,85],"0xf207":[70,85,101,115,130],"0xf208":[70,85],"0xf20b":[70,85],"0xf20c":[70,85],"0xf20e":[70,85],"0xf20f":[70,85],"0xf211":[70,85],"0xf212":[70,85],"0xf300":[101,115,130],"0xf303":[101,115,130],"0xf3ff":[101,115,130],"0xf400":[101,115,130],"0xf4fc":[40,130],"0xf4fd":40,"0xf500":[40,101,115,130],"0xf501":[40,101,115,130],"0xf503":[40,130],"0xffff":143,"0xffff0000":143,"0xffffffff":5,"0xfffffffffff":[48,64,79,95,109,124],"0xffffffu":25,"0xppppqqqq":146,"1000000000u":[37,51,98,112,127],"100000000u":[67,82],"1083801600u":112,"10b":[27,28],"1155000000u":[67,82],"1179648000u":112,"11b":27,"1200000000u":112,"128u":28,"1500000000u":112,"15de4a0d4ee20fd61f6002b07cd9b0b7":146,"1600000000u":[37,51,127],"1800000000u":[51,112,127],"1866000000u":112,"18u":24,"1mb":3,"2000000000u":[37,51,98,112,127],"2040000000u":37,"2133330000u":127,"2359296000u":[98,127],"2380000000u":37,"2400000000u":[37,51,98,112,127],"250000000u":[67,82],"2600000000u":112,"2700000000u":112,"2750000000u":112,"2880000000u":127,"2970000000u":127,"2mb":3,"300000000u":[67,82],"3200000000u":98,"32bit":14,"32u":15,"333333333u":[67,82],"3rd":0,"400000000u":[67,82],"41c02100":22,"41u":15,"48kb":147,"4kb":31,"64k":3,"760d7d98a18f189760dfd0f23e2b0cb1":146,"7fe9ad875195527dc89491b8edad0fb3":146,"800000000u":[67,82],"8c712e8d732b48c3e09ac6c0951013c":146,"960000000u":[37,51,67,82,98,112,127],"abstract":[0,22],"break":5,"byte":[2,3,12,13,15,21,22,25,27,136,140,142,143,145,146],"case":[2,3,5,14,16,17,22,27,62,75,78,90,94,105,108,119,123,134,135,139,144,146],"catch":[65,80],"char":3,"default":[5,8,13,14,21,22,26,27,31,48,62,64,78,79,91,94,95,108,109,123,124,139,143],"enum":[18,19],"export":[26,28],"final":[22,143],"function":[0,2,3,5,13,14,21,23,26,27,28,32,43,45,58,60,74,76,89,92,104,106,118,120,121,133,135,136,137,143,144,147],"import":[3,14],"int":[5,22],"long":[5,11,13,14,22,31,140,145],"new":[5,14,17,22,25,31,140,146],"null":13,"public":[2,21,22,24,27,139,140,142,143,146],"return":[2,3,5,9,10,11,12,13,14,15,17,21,26,27,136,138,143],"short":[13,14,31],"static":[13,24],"switch":14,"true":[16,22,48,64,79,95,109,124,136,142,143,146],"try":[5,14,135],"void":5,"while":[2,5,20,21,24,31,143,144,146],AES:[0,136,140,142,145],AND:14,BUT:14,BXS:125,Bus:27,CCS:146,For:[0,2,5,6,9,11,14,18,20,21,22,24,25,26,27,48,64,79,95,109,124,135,136,137,140,144,146],IAs:27,IDs:[2,5,6,12,13,14,22,24,27,28,32,42,43,45,48,56,58,60,64,72,74,76,79,87,89,92,95,103,104,106,109,117,118,121,124,132,133,139],IPs:5,IRs:27,Ids:5,NOT:[2,12,13,14,135,137],Not:[14,25,36,50,66,81,97,111,126,144],OES:[9,13,31,66,81,97,111,126],OSes:0,One:[19,22,24,31,32,45,60,76,92,106,121],PEs:[35,42,43,49,56,58,65,72,74,80,87,89,96,103,104,110,117,118,125,132,133],QoS:[24,27,31],SMS:[0,37],SYS:25,Such:135,TIs:144,TRs:13,The:[0,2,3,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,36,37,40,41,42,45,46,47,48,50,51,54,55,56,60,61,62,64,66,67,69,70,71,72,76,77,78,79,81,82,84,85,86,87,92,93,94,95,97,98,100,101,102,103,106,107,108,109,111,112,114,115,116,117,121,122,123,124,126,127,129,130,131,132,135,136,137,138,139,140,142,143,144,145,146,147],Then:27,There:[5,14,17,21,24,27,32,45,60,76,92,106,121,136,138,140,147],These:[0,12,14,22,24,27,28,32,35,38,43,44,45,49,52,58,59,60,65,68,74,75,76,80,83,89,90,92,96,99,104,105,106,110,113,118,119,120,121,125,128,133,134,138,139,142],USE:[12,13],Use:[14,28,31,140,142,145,146],Used:[25,65,80,144],Useful:9,Uses:22,Using:[15,16,24,28,141,145,148],With:21,YES:22,Yes:[3,6,7,15,16,18,19,20,23,24,28,139,140,144],__clz:143,_boardcfg:27,_bootvect_lo:14,a14e0749da22d4cb:146,a53:[35,49,65,80],a53_0:[35,43,49,58,65,74,80,89],a53_1:[35,43,49,58,65,74,80,89],a53_2:[35,43,49,58,65,74,80,89],a53_3:[35,43,49,58,65,74,80,89],a53_4:[65,74,80,89],a53_5:[65,74,80,89],a53_6:[65,74,80,89],a53_7:[65,74,80,89],a53_cl0_c0:[68,83,146],a53_cl0_c1:[68,83,146],a53_cl1_c0:[68,83,146],a53_cl1_c1:[68,83,146],a53_non_secure_supervisor:[48,64,79],a53_secure_supervisor:[48,64,79],a53ss0_core_0:[38,52],a53ss0_core_1:[38,52],a53ss0_core_2:38,a53ss0_core_3:38,a5f201ec4caff17bcde0ed5ac845b17d:146,a72:[96,110,125],a72_0:[96,104,110,118,125,133],a72_1:[96,104,110,118,125,133],a72_2:[96,104,110,118,125,133],a72_3:[96,104,110,118,125,133],a72_4:[96,104,110,118,125,133],a72_non_secure_supervisor:[95,109,124],a72_secure_supervisor:[95,109,124],a72ss0_core0:[113,128],a72ss0_core0_0:99,a72ss0_core0_1:99,a72ss0_core1:[113,128],a87rb35w:[22,142,146],a93e069d2ccdac95420cca9c5f637a80:146,abi:[3,5,27,28],abi_major:3,abi_minor:3,abil:[2,31],abl:[2,13,27,31,62,78,94,108,123,146],abort:3,about:[0,3,5,7,14,22,25,31,140],abov:[0,2,3,6,26,27,28,31,135,136,139,140,142,145,146,147],absolut:135,acceler:[0,2,4,9,13,31,91,136,144],accept:[2,5,14,26,27,28],acces:28,access:[0,2,6,9,10,11,12,13,21,24,27,31,135,136,138,139,141,146,148],access_err:[66,81],accommod:138,accompani:22,accord:[9,13,22,26,27,146],account:[0,5,14],accumul:[26,27],accur:14,achiev:[5,6,14,75,90,105,119,134,135],acinactm:14,ack:[2,5,6,7,8,14,17,23,27],acp:14,acquir:28,acronym:0,across:[0,2,6,27,28,136,138,146],action:[2,5],action_flag:[22,142],activ:[5,14,20,21,22,26,27,135,140,142,145,146],actual:[2,3,5,6,7,14,22,24,35,38,49,52,65,68,80,83,96,99,110,113,125,128,142,146],acut:142,add:[9,22,31,135,136],addit:[2,5,6,8,13,14,22,27,28,31,135,136,138,139,140,144,147],addition:5,addr:31,addr_hi:12,addr_lo:12,address:[0,3,7,11,12,14,18,19,20,22,24,25,26,27,28,31,48,64,79,95,109,124,137,143,146,147],adjust:12,adpllljm_hsdiv_wrap_main_0:[67,82],adpllljm_hsdiv_wrap_main_2:[67,82],adpllljm_wrap_main_1:[67,82],adpllljm_wrap_main_3:[67,82],adpllljm_wrap_main_4:[67,82],adpllm_hsdiv_wrap_mcu_0:[67,82],adpllm_hsdiv_wrap_mcu_1:[67,82],adpllm_wrap_main_6:[67,82],adpllm_wrap_main_7:[67,82],advanc:[75,90,105,119,134],aes256:18,aesenc:142,aesenc_bmek:142,aesenc_bmpkh:142,aesenc_ext_otp:142,aesenc_smek:142,aesenc_smpkh:142,affect:14,aforement:31,after:[2,5,7,8,9,11,12,13,14,15,16,19,21,24,28,37,51,67,82,98,112,127,135,138,142,143],again:5,against:[12,22,31,136,143,146],agent:0,aggreg:[0,2,9,27,31,144],agnost:0,aid:[62,78,94,108,123],aim:0,ainact:14,akin:2,albert:143,algorithm:142,align:[3,27],all:[0,2,6,10,14,16,17,21,22,24,25,26,27,28,31,65,80,136,140,142,143,144,146,147],alloc:[3,5,9,11,13,14,24,27,35,49,65,80,96,110,125],allow:[0,2,5,6,7,9,12,13,14,21,24,25,26,27,28,31,32,33,45,46,60,61,76,77,92,93,106,107,121,122,135,137,138,139,143,146,147],allow_debug_level_rsvd:28,allow_dkek_export_tisci:28,allow_jtag_unlock:[28,146],allow_wildcard_unlock:[28,146],allowed_atyp:27,allowed_orderid:27,allowed_prior:27,allowed_qo:27,allowed_sched_prior:27,along:[14,15,23,25,31,136,138,142,147],alongsid:[16,18],alphabet:[32,45,60,76,92,106,121],alreadi:[6,12,14,135],also:[0,2,5,6,9,14,20,21,22,25,27,28,32,34,45,47,60,62,76,78,92,94,106,108,121,123,138,139,140,142,143,145,146,147],alter:6,altern:[14,27,136,140,146],although:[3,5,6,8,14,24,26,27,28],altough:6,alwai:[2,3,6,14,22,24,31,136,138,146],am62:7,am62_main_sec_mmr_main_0:38,am62_wkup_sec_mmr_wkup_0:38,am62x:[0,31,148],am62x_dev_a53_rs_bw_limiter0:[32,33,44],am62x_dev_a53_ws_bw_limiter1:[32,33,44],am62x_dev_a53ss0:[32,33,44],am62x_dev_a53ss0_core_0:[32,33,44],am62x_dev_a53ss0_core_1:[32,33,44],am62x_dev_a53ss0_core_2:[32,33,44],am62x_dev_a53ss0_core_3:[32,33,44],am62x_dev_board0:[32,33,44],am62x_dev_clk_32k_rc_sel_dev_vd:[32,33,44],am62x_dev_cmp_event_introuter0:[32,33,36,42,44],am62x_dev_compute_cluster0:[33,44],am62x_dev_compute_cluster0_pbist_0:[33,44],am62x_dev_cpsw0:[32,33,36,44],am62x_dev_cpt2_aggr0:[32,33,44],am62x_dev_cpt2_aggr1:[32,33,44],am62x_dev_csi_rx_if0:[32,33,44],am62x_dev_dbgsuspendrouter0:[32,33,44],am62x_dev_dcc0:[32,33,44],am62x_dev_dcc1:[32,33,44],am62x_dev_dcc2:[32,33,44],am62x_dev_dcc3:[32,33,44],am62x_dev_dcc4:[32,33,44],am62x_dev_dcc5:[32,33,44],am62x_dev_dcc6:[32,33,44],am62x_dev_ddpa0:[32,33,44],am62x_dev_ddr16ss0:[32,33,44],am62x_dev_debugss0:[32,33,44],am62x_dev_debugss_wrap0:[32,33,44],am62x_dev_dmass0:[33,40,44],am62x_dev_dmass0_bcdma_0:[32,33,34,41,42,44],am62x_dev_dmass0_cbass_0:[32,33,44],am62x_dev_dmass0_intaggr_0:[32,33,36,42,44],am62x_dev_dmass0_ipcss_0:[32,33,44],am62x_dev_dmass0_pktdma_0:[32,33,34,41,42,44],am62x_dev_dmass0_ringacc_0:[32,33,36,41,42],am62x_dev_dphy_rx0:[32,33,44],am62x_dev_dss0:[32,33,44],am62x_dev_ecap0:[32,33,44],am62x_dev_ecap1:[32,33,44],am62x_dev_ecap2:[32,33,44],am62x_dev_elm0:[32,33,44],am62x_dev_emif_cfg_iso_vd:[33,44],am62x_dev_emif_data_iso_vd:[33,44],am62x_dev_epwm0:[32,33,36,44],am62x_dev_epwm1:[32,33,44],am62x_dev_epwm2:[32,33,44],am62x_dev_eqep0:[32,33,44],am62x_dev_eqep1:[32,33,44],am62x_dev_eqep2:[32,33,44],am62x_dev_esm0:[32,33,44],am62x_dev_fss0:[33,44],am62x_dev_fss0_fsas_0:[32,33,44],am62x_dev_fss0_ospi_0:[32,33,44],am62x_dev_gicss0:[32,33,36,44],am62x_dev_gpio0:[32,33,36,44],am62x_dev_gpio1:[32,33,36,44],am62x_dev_gpmc0:[32,33,44],am62x_dev_gpu0:[32,33,44],am62x_dev_gpu_rs_bw_limiter2:[32,33,44],am62x_dev_gpu_ws_bw_limiter3:[32,33,44],am62x_dev_i2c0:[32,33,44],am62x_dev_i2c1:[32,33,44],am62x_dev_i2c2:[32,33,44],am62x_dev_i2c3:[32,33,44],am62x_dev_icssm0:[32,33,36,44],am62x_dev_led0:[32,33,44],am62x_dev_mailbox0:[33,44],am62x_dev_main2mcu_vd:[33,44],am62x_dev_main_gpiomux_introuter0:[32,33,36,42,44],am62x_dev_main_usb0_iso_vd:[33,44],am62x_dev_main_usb1_iso_vd:[33,44],am62x_dev_mcan0:[32,33,44],am62x_dev_mcasp0:[32,33,44],am62x_dev_mcasp1:[32,33,44],am62x_dev_mcasp2:[32,33,44],am62x_dev_mcrc64_0:[32,33,44],am62x_dev_mcspi0:[32,33,44],am62x_dev_mcspi1:[32,33,44],am62x_dev_mcspi2:[32,33,44],am62x_dev_mcu2main_vd:[33,44],am62x_dev_mcu_dcc0:[32,33,44],am62x_dev_mcu_gpio0:[32,33,36,44],am62x_dev_mcu_i2c0:[32,33,44],am62x_dev_mcu_m4fss0:[33,44],am62x_dev_mcu_m4fss0_cbass_0:[32,33,44],am62x_dev_mcu_m4fss0_core0:[32,33,36,44],am62x_dev_mcu_mcan0:[32,33,44],am62x_dev_mcu_mcan1:[32,33,44],am62x_dev_mcu_mcrc64_0:[32,33,44],am62x_dev_mcu_mcspi0:[32,33,44],am62x_dev_mcu_mcspi1:[32,33,44],am62x_dev_mcu_mcu_16ff0:[32,33,44],am62x_dev_mcu_rti0:[32,33,44],am62x_dev_mcu_timer0:[32,33,44],am62x_dev_mcu_timer1:[32,33,44],am62x_dev_mcu_timer2:[32,33,44],am62x_dev_mcu_timer3:[32,33,44],am62x_dev_mcu_uart0:[32,33,44],am62x_dev_mmcsd0:[32,33,44],am62x_dev_mmcsd1:[32,33,44],am62x_dev_mmcsd2:[32,33,44],am62x_dev_pbist0:[32,33,44],am62x_dev_pbist1:[32,33,44],am62x_dev_psc0:[32,33,44],am62x_dev_psc0_fw_0:[32,33,44],am62x_dev_pscss0:[33,44],am62x_dev_r5fss0:[33,44],am62x_dev_r5fss0_core0:[32,33,36,44],am62x_dev_r5fss0_ss0:[33,44],am62x_dev_rti0:[32,33,44],am62x_dev_rti15:[32,33,44],am62x_dev_rti1:[32,33,44],am62x_dev_rti2:[32,33,44],am62x_dev_rti3:[32,33,44],am62x_dev_sa3_ss0:[33,40],am62x_dev_sa3_ss0_dmss_eccaggr_0:[32,33],am62x_dev_sa3_ss0_intaggr_0:[32,33,36,42],am62x_dev_sa3_ss0_pktdma_0:[32,33,34,41,42],am62x_dev_sa3_ss0_ringacc_0:[32,33,36,41,42],am62x_dev_sa3_ss0_sa_ul_0:[32,33],am62x_dev_sms0:[33,44],am62x_dev_spinlock0:[32,33,44],am62x_dev_stm0:[32,33,44],am62x_dev_timer0:[32,33,36,44],am62x_dev_timer1:[32,33,36,44],am62x_dev_timer2:[32,33,36,44],am62x_dev_timer3:[32,33,36,44],am62x_dev_timer4:[32,33,44],am62x_dev_timer5:[32,33,44],am62x_dev_timer6:[32,33,44],am62x_dev_timer7:[32,33,44],am62x_dev_timesync_event_router0:[32,33,36,42,44],am62x_dev_uart0:[32,33,44],am62x_dev_uart1:[32,33,44],am62x_dev_uart2:[32,33,44],am62x_dev_uart3:[32,33,44],am62x_dev_uart4:[32,33,44],am62x_dev_uart5:[32,33,44],am62x_dev_uart6:[32,33,44],am62x_dev_usb0:[32,33,44],am62x_dev_usb1:[32,33,44],am62x_dev_wkup_deepsleep_sources0:[32,33,44],am62x_dev_wkup_esm0:[32,33,36,44],am62x_dev_wkup_gtc0:[32,33,36,44],am62x_dev_wkup_i2c0:[32,33,44],am62x_dev_wkup_mcu_gpiomux_introuter0:[32,33,36,42,44],am62x_dev_wkup_pbist0:[32,33,44],am62x_dev_wkup_psc0:[32,33,44],am62x_dev_wkup_rtcss0:[32,33,44],am62x_dev_wkup_rti0:[32,33,44],am62x_dev_wkup_timer0:[32,33,44],am62x_dev_wkup_timer1:[32,33,44],am62x_dev_wkup_uart0:[32,33,44],am62x_dev_wkup_vtm0:[32,33,44],am64:[25,28,147],am64_main_sec_mmr_main_0:52,am64x:[0,31,148],am64x_dev_a53ss0:[45,46,59],am64x_dev_a53ss0_core_0:[45,46,59],am64x_dev_a53ss0_core_1:[45,46,59],am64x_dev_adc0:[45,46,59],am64x_dev_board0:[45,46,59],am64x_dev_cmp_event_introuter0:[45,46,50,56,59],am64x_dev_compute_cluster0:[46,59],am64x_dev_compute_cluster0_pbist_0:[46,59],am64x_dev_cpsw0:[45,46,50,59],am64x_dev_cpt2_aggr0:[45,46,59],am64x_dev_cpts0:[45,46,50,59],am64x_dev_dbgsuspendrouter0:[45,46,59],am64x_dev_dcc0:[45,46,59],am64x_dev_dcc1:[45,46,59],am64x_dev_dcc2:[45,46,59],am64x_dev_dcc3:[45,46,59],am64x_dev_dcc4:[45,46,59],am64x_dev_dcc5:[45,46,59],am64x_dev_ddpa0:[45,46,59],am64x_dev_ddr16ss0:[45,46,59],am64x_dev_debugss_wrap0:[45,46,59],am64x_dev_dmass0:[46,54,59],am64x_dev_dmass0_bcdma_0:[45,46,47,55,56,59],am64x_dev_dmass0_cbass_0:[45,46,59],am64x_dev_dmass0_intaggr_0:[45,46,50,56,59],am64x_dev_dmass0_ipcss_0:[45,46,59],am64x_dev_dmass0_pktdma_0:[45,46,47,55,56,59],am64x_dev_dmass0_ringacc_0:[45,46,50,55,56],am64x_dev_dmsc0:[46,59],am64x_dev_ecap0:[45,46,59],am64x_dev_ecap1:[45,46,59],am64x_dev_ecap2:[45,46,59],am64x_dev_elm0:[45,46,59],am64x_dev_emif_data_0_vd:[46,59],am64x_dev_epwm0:[45,46,50,59],am64x_dev_epwm1:[45,46,59],am64x_dev_epwm2:[45,46,59],am64x_dev_epwm3:[45,46,50,59],am64x_dev_epwm4:[45,46,59],am64x_dev_epwm5:[45,46,59],am64x_dev_epwm6:[45,46,50,59],am64x_dev_epwm7:[45,46,59],am64x_dev_epwm8:[45,46,59],am64x_dev_eqep0:[45,46,59],am64x_dev_eqep1:[45,46,59],am64x_dev_eqep2:[45,46,59],am64x_dev_esm0:[45,46,59],am64x_dev_fsirx0:[45,46,59],am64x_dev_fsirx1:[45,46,59],am64x_dev_fsirx2:[45,46,59],am64x_dev_fsirx3:[45,46,59],am64x_dev_fsirx4:[45,46,59],am64x_dev_fsirx5:[45,46,59],am64x_dev_fsitx0:[45,46,59],am64x_dev_fsitx1:[45,46,59],am64x_dev_fss0:[46,59],am64x_dev_fss0_fsas_0:[45,46,59],am64x_dev_fss0_ospi_0:[45,46,59],am64x_dev_gicss0:[45,46,50,59],am64x_dev_gpio0:[45,46,50,59],am64x_dev_gpio1:[45,46,50,59],am64x_dev_gpmc0:[45,46,59],am64x_dev_gtc0:[45,46,50,59],am64x_dev_i2c0:[45,46,59],am64x_dev_i2c1:[45,46,59],am64x_dev_i2c2:[45,46,59],am64x_dev_i2c3:[45,46,59],am64x_dev_led0:[45,46,59],am64x_dev_mailbox0:[46,59],am64x_dev_main2mcu_vd:[46,59],am64x_dev_main_gpiomux_introuter0:[45,46,50,56,59],am64x_dev_mcan0:[45,46,59],am64x_dev_mcan1:[45,46,59],am64x_dev_mcspi0:[45,46,59],am64x_dev_mcspi1:[45,46,59],am64x_dev_mcspi2:[45,46,59],am64x_dev_mcspi3:[45,46,59],am64x_dev_mcspi4:[45,46,59],am64x_dev_mcu2main_vd:[46,59],am64x_dev_mcu_dcc0:[45,46,59],am64x_dev_mcu_esm0:[45,46,50,59],am64x_dev_mcu_gpio0:[45,46,50,59],am64x_dev_mcu_i2c0:[45,46,59],am64x_dev_mcu_i2c1:[45,46,59],am64x_dev_mcu_m4fss0:[46,59],am64x_dev_mcu_m4fss0_cbass_0:[45,46,59],am64x_dev_mcu_m4fss0_core0:[45,46,50,59],am64x_dev_mcu_mcrc64_0:[45,46,59],am64x_dev_mcu_mcspi0:[45,46,59],am64x_dev_mcu_mcspi1:[45,46,59],am64x_dev_mcu_mcu_gpiomux_introuter0:[45,46,50,56,59],am64x_dev_mcu_psc0:[45,46,59],am64x_dev_mcu_rti0:[45,46,59],am64x_dev_mcu_timer0:[45,46,59],am64x_dev_mcu_timer1:[45,46,59],am64x_dev_mcu_timer2:[45,46,59],am64x_dev_mcu_timer3:[45,46,59],am64x_dev_mcu_uart0:[45,46,59],am64x_dev_mcu_uart1:[45,46,59],am64x_dev_mmcsd0:[45,46,59],am64x_dev_mmcsd1:[45,46,59],am64x_dev_pbist0:[45,46,59],am64x_dev_pbist1:[45,46,59],am64x_dev_pbist2:[45,46,59],am64x_dev_pbist3:[45,46,59],am64x_dev_pcie0:[45,46,50,59],am64x_dev_pru_icssg0:[45,46,50,59],am64x_dev_pru_icssg1:[45,46,50,59],am64x_dev_psc0:[45,46,59],am64x_dev_r5fss0:[46,59],am64x_dev_r5fss0_core0:[45,46,50,59],am64x_dev_r5fss0_core1:[45,46,50,59],am64x_dev_r5fss1:[46,59],am64x_dev_r5fss1_core0:[45,46,50,59],am64x_dev_r5fss1_core1:[45,46,50,59],am64x_dev_rti0:[45,46,59],am64x_dev_rti10:[45,46,59],am64x_dev_rti11:[45,46,59],am64x_dev_rti1:[45,46,59],am64x_dev_rti8:[45,46,59],am64x_dev_rti9:[45,46,59],am64x_dev_sa2_ul0:[45,46,59],am64x_dev_serdes_10g0:[45,46,59],am64x_dev_spinlock0:[45,46,59],am64x_dev_stm0:[45,46,59],am64x_dev_timer0:[45,46,50,59],am64x_dev_timer10:[45,46,59],am64x_dev_timer11:[45,46,59],am64x_dev_timer1:[45,46,50,59],am64x_dev_timer2:[45,46,50,59],am64x_dev_timer3:[45,46,50,59],am64x_dev_timer4:[45,46,59],am64x_dev_timer5:[45,46,59],am64x_dev_timer6:[45,46,59],am64x_dev_timer7:[45,46,59],am64x_dev_timer8:[45,46,59],am64x_dev_timer9:[45,46,59],am64x_dev_timermgr0:[45,46,59],am64x_dev_timesync_event_introuter0:[45,46,50,56,59],am64x_dev_uart0:[45,46,59],am64x_dev_uart1:[45,46,59],am64x_dev_uart2:[45,46,59],am64x_dev_uart3:[45,46,59],am64x_dev_uart4:[45,46,59],am64x_dev_uart5:[45,46,59],am64x_dev_uart6:[45,46,59],am64x_dev_usb0:[45,46,59],am64x_dev_vtm0:[45,46,59],am65x:[0,31,139,140,143,144,146,148],am65x_sr2:[27,91,140],am65xx:2,am6:[5,14,26,27,91],am6_dev_board0:[60,61,75,76,77,90],am6_dev_cal0:[60,61,66,75,76,77,81,90],am6_dev_cbass0:[60,61,66,75,76,77,81,90],am6_dev_cbass_debug0:[60,61,66,75,76,77,81,90],am6_dev_cbass_fw0:[60,61,66,75,76,77,81,90],am6_dev_cbass_infra0:[60,61,66,75,76,77,81,90],am6_dev_ccdebugss0:[60,61,66,75,76,77,81,90],am6_dev_cmpevent_intrtr0:[60,61,66,72,75,76,77,81,87,90],am6_dev_compute_cluster_a53_0:[60,61,75,76,77,90],am6_dev_compute_cluster_a53_1:[60,61,75,76,77,90],am6_dev_compute_cluster_a53_2:[60,61,75,76,77,90],am6_dev_compute_cluster_a53_3:[60,61,75,76,77,90],am6_dev_compute_cluster_cpac0:[60,61,75,77,90],am6_dev_compute_cluster_cpac1:[60,61,75,77,90],am6_dev_compute_cluster_cpac_pbist0:[61,75,77,90],am6_dev_compute_cluster_cpac_pbist1:[61,75,77,90],am6_dev_compute_cluster_msmc0:[60,61,75,76,77,90],am6_dev_compute_cluster_pbist0:[61,75,76,77,90],am6_dev_cpt2_aggr0:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_main_cal0_0:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_main_dss_2:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[60,61,75,76,77,90],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[60,61,75,76,77,90],am6_dev_ctrl_mmr0:[60,61,66,75,76,77,81,90],am6_dev_dcc0:[60,61,66,75,76,77,81,90],am6_dev_dcc1:[60,61,66,75,76,77,81,90],am6_dev_dcc2:[60,61,66,75,76,77,81,90],am6_dev_dcc3:[60,61,66,75,76,77,81,90],am6_dev_dcc4:[60,61,66,75,76,77,81,90],am6_dev_dcc5:[60,61,66,75,76,77,81,90],am6_dev_dcc6:[60,61,66,75,76,77,81,90],am6_dev_dcc7:[60,61,66,75,76,77,81,90],am6_dev_ddrss0:[60,61,66,75,76,77,81,90],am6_dev_debugss0:[60,61,66,75,76,77,81,90],am6_dev_debugss_wrap0:[60,61,75,76,77,90],am6_dev_debugsuspendrtr0:[60,61,75,76,77,90],am6_dev_dftss0:[60,61,75,76,77,90],am6_dev_dss0:[60,61,66,75,76,77,81,90],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[61,75,77,90],am6_dev_dummy_ip_lpsc_dmsc_vd:[61,75,77,90],am6_dev_dummy_ip_lpsc_emif_data_vd:[61,75,77,90],am6_dev_dummy_ip_lpsc_main2mcu_vd:[61,75,77,90],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[61,75,77,90],am6_dev_dummy_ip_lpsc_mcu2main_vd:[61,75,77,90],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[61,75,77,90],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[61,75,77,90],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[61,75,77,90],am6_dev_ecap0:[60,61,66,75,76,77,81,90],am6_dev_ecc_aggr0:[60,61,75,76,77,90],am6_dev_ecc_aggr1:[60,61,75,76,77,90],am6_dev_ecc_aggr2:[60,61,75,76,77,90],am6_dev_efuse0:[60,61,75,76,77,90],am6_dev_ehrpwm0:[60,61,66,75,76,77,81,90],am6_dev_ehrpwm1:[60,61,66,75,76,77,81,90],am6_dev_ehrpwm2:[60,61,66,75,76,77,81,90],am6_dev_ehrpwm3:[60,61,66,75,76,77,81,90],am6_dev_ehrpwm4:[60,61,66,75,76,77,81,90],am6_dev_ehrpwm5:[60,61,66,75,76,77,81,90],am6_dev_elm0:[60,61,66,75,76,77,81,90],am6_dev_eqep0:[60,61,66,75,76,77,81,90],am6_dev_eqep1:[60,61,66,75,76,77,81,90],am6_dev_eqep2:[60,61,66,75,76,77,81,90],am6_dev_esm0:[60,61,66,75,76,77,81,90],am6_dev_fss_mcu_0:[77,90],am6_dev_gic0:[60,61,66,75,76,77,81,90],am6_dev_gpio0:[60,61,66,75,76,77,81,90],am6_dev_gpio1:[60,61,66,75,76,77,81,90],am6_dev_gpiomux_intrtr0:[60,61,66,72,75,76,77,81,87,90],am6_dev_gpmc0:[60,61,66,75,76,77,81,90],am6_dev_gpu0:[60,61,66,75,76,77,81,90],am6_dev_gs80prg_mcu_wrap_wkup_0:[60,61,75,76,77,90],am6_dev_gs80prg_soc_wrap_wkup_0:[60,61,75,76,77,90],am6_dev_gtc0:[60,61,66,75,76,77,81,90],am6_dev_i2c0:[60,61,66,75,76,77,81,90],am6_dev_i2c1:[60,61,66,75,76,77,81,90],am6_dev_i2c2:[60,61,66,75,76,77,81,90],am6_dev_i2c3:[60,61,66,75,76,77,81,90],am6_dev_icemelter_wkup_0:[61,75,77,90],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[60,61,75,76,77,90],am6_dev_k3_led_main_0:[61,75,77,90],am6_dev_main2mcu_lvl_intrtr0:[60,61,66,72,75,76,77,81,87,90],am6_dev_main2mcu_pls_intrtr0:[60,61,66,72,75,76,77,81,87,90],am6_dev_mcasp0:[60,61,66,75,76,77,81,90],am6_dev_mcasp1:[60,61,66,75,76,77,81,90],am6_dev_mcasp2:[60,61,66,75,76,77,81,90],am6_dev_mcspi0:[60,61,66,75,76,77,81,90],am6_dev_mcspi1:[60,61,66,75,76,77,81,90],am6_dev_mcspi2:[60,61,66,75,76,77,81,90],am6_dev_mcspi3:[60,61,66,75,76,77,81,90],am6_dev_mcspi4:[60,61,75,76,77,90],am6_dev_mcu_adc0:[60,61,75,76,77,90],am6_dev_mcu_adc1:[60,61,75,76,77,90],am6_dev_mcu_armss0:[60,61,75,77,90],am6_dev_mcu_armss0_cpu0:[60,61,66,75,76,77,81,90],am6_dev_mcu_armss0_cpu1:[60,61,66,75,76,77,81,90],am6_dev_mcu_cbass0:[60,61,75,76,77,90],am6_dev_mcu_cbass_debug0:[60,61,75,76,77,90],am6_dev_mcu_cbass_fw0:[60,61,75,76,77,90],am6_dev_mcu_cpsw0:[60,61,66,75,76,77,81,90],am6_dev_mcu_cpt2_aggr0:[60,61,75,76,77,90],am6_dev_mcu_ctrl_mmr0:[60,61,75,76,77,90],am6_dev_mcu_dcc0:[60,61,75,76,77,90],am6_dev_mcu_dcc1:[60,61,75,76,77,90],am6_dev_mcu_dcc2:[60,61,75,76,77,90],am6_dev_mcu_debugss0:[60,61,75,76,77,90],am6_dev_mcu_ecc_aggr0:[60,61,75,76,77,90],am6_dev_mcu_ecc_aggr1:[60,61,75,76,77,90],am6_dev_mcu_efuse0:[60,61,75,76,77,90],am6_dev_mcu_esm0:[60,61,75,76,77,90],am6_dev_mcu_fss0_fsas_0:[61,75,77,90],am6_dev_mcu_fss0_hyperbus0:[60,61,75,76,77,90],am6_dev_mcu_fss0_ospi_0:[60,61,75,76,77,90],am6_dev_mcu_fss0_ospi_1:[60,61,75,76,77,90],am6_dev_mcu_i2c0:[60,61,75,76,77,90],am6_dev_mcu_mcan0:[60,61,75,76,77,90],am6_dev_mcu_mcan1:[60,61,75,76,77,90],am6_dev_mcu_mcspi0:[60,61,75,76,77,90],am6_dev_mcu_mcspi1:[60,61,75,76,77,90],am6_dev_mcu_mcspi2:[60,61,75,76,77,90],am6_dev_mcu_msram0:[60,61,75,76,77,90],am6_dev_mcu_navss0:[60,61,70,75,76,77,85,90],am6_dev_mcu_navss0_intr_aggr_0:[61,66,72,75,77,81,87,90],am6_dev_mcu_navss0_intr_router_0:[61,66,72,75,77,81,87,90],am6_dev_mcu_navss0_mcrc0:[61,66,75,77,81,90],am6_dev_mcu_navss0_proxy0:[61,69,72,75,77,84,87,90],am6_dev_mcu_navss0_ringacc0:[61,66,71,72,75,77,81,86,87,90],am6_dev_mcu_navss0_udmap0:[61,62,66,72,75,77,78,81,87,90],am6_dev_mcu_pbist0:[60,61,75,76,77,90],am6_dev_mcu_pdma0:[60,61,75,76,77,90],am6_dev_mcu_pdma1:[60,61,75,76,77,90],am6_dev_mcu_pll_mmr0:[60,61,75,76,77,90],am6_dev_mcu_psram0:[60,61,75,76,77,90],am6_dev_mcu_rom0:[60,61,75,76,77,90],am6_dev_mcu_rti0:[60,61,75,76,77,90],am6_dev_mcu_rti1:[60,61,75,76,77,90],am6_dev_mcu_sec_mmr0:[60,61,75,76,77,90],am6_dev_mcu_timer0:[60,61,75,76,77,90],am6_dev_mcu_timer1:[60,61,75,76,77,90],am6_dev_mcu_timer2:[60,61,75,76,77,90],am6_dev_mcu_timer3:[60,61,75,76,77,90],am6_dev_mcu_uart0:[60,61,75,76,77,90],am6_dev_mmcsd0:[60,61,66,75,76,77,81,90],am6_dev_mmcsd1:[60,61,66,75,76,77,81,90],am6_dev_mx_efuse_main_chain_main_0:[60,61,75,77,90],am6_dev_mx_efuse_mcu_chain_mcu_0:[60,61,75,77,90],am6_dev_mx_wakeup_reset_sync_wkup_0:[61,75,77,90],am6_dev_navss0:[60,61,66,70,75,76,77,81,85,90],am6_dev_navss0_cpts0:[61,66,75,77,81,90],am6_dev_navss0_intr_router_0:[61,66,72,75,77,81,87,90],am6_dev_navss0_mailbox0_cluster0:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster10:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster11:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster1:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster2:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster3:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster4:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster5:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster6:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster7:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster8:[61,66,75,77,81,90],am6_dev_navss0_mailbox0_cluster9:[61,66,75,77,81,90],am6_dev_navss0_mcrc0:[61,66,75,77,81,90],am6_dev_navss0_modss_inta0:[61,66,72,75,77,81,87,90],am6_dev_navss0_modss_inta1:[61,66,72,75,77,81,87,90],am6_dev_navss0_proxy0:[61,69,72,75,77,84,87,90],am6_dev_navss0_pvu0:[61,66,75,77,81,90],am6_dev_navss0_pvu1:[61,66,75,77,81,90],am6_dev_navss0_ringacc0:[61,66,71,72,75,77,81,86,87,90],am6_dev_navss0_timer_mgr0:[61,75,77,90],am6_dev_navss0_timer_mgr1:[61,75,77,90],am6_dev_navss0_udmap0:[61,62,66,72,75,77,78,81,87,90],am6_dev_navss0_udmass_inta0:[61,66,72,75,77,81,87,90],am6_dev_oldi_tx_core_main_0:[60,61,75,76,77,90],am6_dev_pbist0:[60,61,75,76,77,90],am6_dev_pbist1:[60,61,75,76,77,90],am6_dev_pcie0:[60,61,66,75,76,77,81,90],am6_dev_pcie1:[60,61,66,75,76,77,81,90],am6_dev_pdma0:[60,61,75,76,77,90],am6_dev_pdma1:[60,61,66,75,76,77,81,90],am6_dev_pdma_debug0:[60,61,75,76,77,90],am6_dev_pll_mmr0:[60,61,75,76,77,90],am6_dev_pllctrl0:[60,61,75,76,77,90],am6_dev_pru_icssg0:[60,61,66,75,76,77,81,90],am6_dev_pru_icssg1:[60,61,66,75,76,77,81,90],am6_dev_pru_icssg2:[60,61,66,75,76,77,81,90],am6_dev_psc0:[60,61,75,76,77,90],am6_dev_psramecc0:[60,61,75,76,77,90],am6_dev_rti0:[60,61,75,76,77,90],am6_dev_rti1:[60,61,75,76,77,90],am6_dev_rti2:[60,61,75,76,77,90],am6_dev_rti3:[60,61,75,76,77,90],am6_dev_sa2_ul0:[60,61,66,75,76,77,81,90,144],am6_dev_serdes0:[60,61,75,76,77,90],am6_dev_serdes1:[60,61,75,76,77,90],am6_dev_stm0:[60,61,75,76,77,90],am6_dev_timer0:[60,61,66,75,76,77,81,90],am6_dev_timer10:[60,61,66,75,76,77,81,90],am6_dev_timer11:[60,61,66,75,76,77,81,90],am6_dev_timer1:[60,61,66,75,76,77,81,90],am6_dev_timer2:[60,61,66,75,76,77,81,90],am6_dev_timer3:[60,61,66,75,76,77,81,90],am6_dev_timer4:[60,61,66,75,76,77,81,90],am6_dev_timer5:[60,61,66,75,76,77,81,90],am6_dev_timer6:[60,61,66,75,76,77,81,90],am6_dev_timer7:[60,61,66,75,76,77,81,90],am6_dev_timer8:[60,61,66,75,76,77,81,90],am6_dev_timer9:[60,61,66,75,76,77,81,90],am6_dev_timesync_intrtr0:[60,61,66,72,75,76,77,81,87,90],am6_dev_uart0:[60,61,66,75,76,77,81,90],am6_dev_uart1:[60,61,66,75,76,77,81,90],am6_dev_uart2:[60,61,66,75,76,77,81,90],am6_dev_usb3ss0:[60,61,66,75,76,77,81,90],am6_dev_usb3ss1:[60,61,66,75,76,77,81,90],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[61,75,77,90],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[61,75,77,90],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[61,75,77,90],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[61,75,77,90],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[61,75,77,90],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[61,75,77,90],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[61,75,77,90],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[61,75,77,90],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[61,75,77,90],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[61,75,77,90],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[61,75,77,90],am6_dev_wkup_cbass0:[60,61,75,76,77,90],am6_dev_wkup_cbass_fw0:[60,61,75,76,77,90],am6_dev_wkup_ctrl_mmr0:[60,61,75,76,77,90],am6_dev_wkup_dmsc0:[60,61,75,77,90],am6_dev_wkup_dmsc0_cortex_m3_0:[61,66,75,77,81,90],am6_dev_wkup_ecc_aggr0:[60,61,75,76,77,90],am6_dev_wkup_esm0:[60,61,66,75,76,77,81,90],am6_dev_wkup_gpio0:[60,61,66,75,76,77,81,90],am6_dev_wkup_gpiomux_intrtr0:[60,61,66,72,75,76,77,81,87,90],am6_dev_wkup_i2c0:[60,61,75,76,77,90],am6_dev_wkup_pllctrl0:[60,61,75,76,77,90],am6_dev_wkup_psc0:[60,61,75,76,77,90],am6_dev_wkup_uart0:[60,61,75,76,77,90],am6_dev_wkup_vtm0:[60,61,75,76,77,90],am6x:[2,143],among:[5,147],amount:[22,31],ani:[0,2,5,6,9,11,12,13,14,18,22,25,26,27,28,31,39,53,135,136,138,144,146,147],anoth:[2,5,6,13,14,15,17,23,27,31,40,54,62,70,78,85,94,101,108,115,123,130,138,139],anti:22,anyon:7,api:[0,1,2,4,9,10,11,12,13,21,22,25,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,139,140,141,142,143,144,145,147,148],appdata:146,append:[5,18,22,27,140,145],appli:[5,13,14,16,21,22,139,145,146],applic:[0,3,5,7,9,11,12,13,14,17,20,21,22,24,25,26,27,34,37,47,51,62,67,78,82,94,98,108,112,123,127,135,136,138,140,143,146,147],approach:[0,140],appropri:[5,6,14,25,145],aqcmpintr_level:[66,81],arbitrari:31,arch32:14,architectur:[9,24,27,135],area:[28,63,138],argument:[8,27,139,146,147],arm0:[37,51],arm:[0,31,67,82,98,112,127],arrai:[13,15,16,18,22,24,25,27,34,36,41,47,50,55,62,66,69,71,78,81,84,86,94,97,100,102,108,111,114,116,123,126,129,131,138,142,143,146],ascend:27,asel:12,asn1:[22,142,143,146],asn:22,assert:[6,14,21],assign:[10,12,13,17,24,31,34,36,41,47,50,55,62,65,66,69,71,78,80,81,84,86,91,94,97,100,102,108,111,114,116,123,126,129,131,138],associ:[17,21,24,26,32,45,60,76,92,106,121],assum:[10,12,13,27,136,146,147],assur:27,asymmetr:[20,140],atcm:14,atcm_en:14,atf:[35,49],attack:14,attempt:[5,6,12,14,21,22,27,31,135],attribut:[22,27,136,139],atyp:[27,31],audio:[98,112,127],auth_in_plac:22,auth_resource_own:28,authent:[0,2,7,22,25,26,28,31,140,144],authenticate_and_start_imag:14,authinplac:22,author:[25,146],automat:[3,5,21,25,139],avabl:144,avail:[0,2,3,5,13,14,15,16,19,20,21,23,25,26,27,28,31,136,138,142,147],availabler:144,avoid:[14,146,147],back:[2,3,10,11,12,16,24,25,35,49,65,80,96,110,125,139,144],backup:142,backward:[5,8,26,27,120,137],bad:31,bad_devic:31,base:[0,5,6,9,11,12,13,14,17,21,22,24,25,26,31,34,37,40,41,47,51,54,55,62,67,69,70,71,78,82,84,85,86,94,98,100,101,102,108,112,114,115,116,123,127,129,130,131,136,138,139,142,144,146],baseport:[8,24],basi:27,basic:[0,14,22],basicconstraint:[22,142,143,146],bc_lvl:[66,81],bcdma:[0,2,13],bcdma_chan_data_complet:[36,50],bcdma_chan_error:[36,50],bcdma_chan_ring_complet:[36,50],bcdma_rx:[40,54,130],bcdma_rx_chan_data_complet:[36,50,126],bcdma_rx_chan_error:[36,50,126],bcdma_rx_chan_ring_complet:[36,50,126],bcdma_tx:[40,54,130],bcdma_tx_chan_data_complet:[36,50,126],bcdma_tx_chan_error:[36,50,126],bcdma_tx_chan_ring_complet:[36,50,126],bcfg:22,bcfg_hash:22,becaus:[12,14,21,27,135],becom:[137,138,143],been:[2,5,16,21,27,31,138,147],beenabl:144,befor:[2,5,7,11,14,18,21,22,24,27,28,31,139,140,142,143,145,146],begin:[3,7,22,25],behav:[0,120],behavior:[3,6,8,27],behaviour:139,behind:[27,144],being:[2,5,6,9,13,14,22,24,26,28,34,42,47,56,62,72,78,87,94,103,108,117,123,132,135,136,139,143,146],belong:[5,31],below:[0,2,5,6,14,15,17,19,21,22,23,24,25,26,27,28,31,48,64,79,95,109,124,136,138,139,140,145,146,147],ber:22,best:5,better:[5,14],between:[2,6,9,12,14,21,27],beyond:[2,13,27],big:22,binari:[0,14,18,22,25,27,136,139,140,141,142,143,148],binary_fil:27,bit:[2,3,5,6,7,9,10,11,12,13,14,16,17,18,19,21,22,24,25,26,27,28,31,42,56,63,72,87,103,117,132,135,136,137,138,139,142,143,146],bit_count:143,bitfield:[6,9,10,11,12,13,25,27,135,137],blob:[2,7,22,24,25,27,140],block:[0,2,5,6,13,22,27,34,47,142,146],block_copy_chan:[34,41,47,55],block_everyon:[48,64,79,95,109,124],bmek:[18,142],bmpk:[18,142,143,146],bmpkh:[18,142],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,141,142,143,144,145,148],boardcfg:[0,19,22,25,26,27,28,48,64,79,95,109,124,140],boardcfg_abi_maj:24,boardcfg_abi_min:24,boardcfg_abi_rev:[24,28],boardcfg_cfg:24,boardcfg_control_magic_num:24,boardcfg_dbg_cfg:31,boardcfg_dbg_cfg_magic_num:24,boardcfg_desc_t:25,boardcfg_devgrp:24,boardcfg_dkek_cfg_magic_num:24,boardcfg_host_hierarchy_magic_num:24,boardcfg_max_main_host_count:24,boardcfg_max_mcu_host_count:24,boardcfg_msmc:3,boardcfg_msmc_magic_num:24,boardcfg_otp_cfg_magic_num:24,boardcfg_pm_devgrp:26,boardcfg_pm_siz:26,boardcfg_pmp_high:26,boardcfg_pmp_low:26,boardcfg_proc_acl_magic_num:24,boardcfg_rm_devgrp:27,boardcfg_rm_host_cfg:24,boardcfg_rm_host_cfg_magic_num:24,boardcfg_rm_resasg:24,boardcfg_rm_resasg_magic_num:24,boardcfg_rm_siz:27,boardcfg_rmp_high:27,boardcfg_rmp_low:27,boardcfg_sec:28,boardcfg_secproxy_magic_num:24,boardcfg_security_devgrp:28,boardcfg_security_s:28,boardcfg_securityp_high:28,boardcfg_securityp_low:28,boardcfg_siz:24,boardcfg_subhdr:24,boardcfghash:[22,140],boardcfgp_high:24,boardcfgp_low:24,boardconfig:[31,135,142,143],bodi:140,boot:[0,3,4,7,20,24,26,27,28,31,35,37,44,48,49,51,59,64,65,67,75,79,80,82,90,95,96,98,105,109,110,112,119,124,125,127,134,135,138,141,142,144,146,147,148],boot_cor:25,boot_seq:22,bootcor:22,bootcoreopts_clr:22,bootcoreopts_set:22,bootload:[0,3,25,37,51,67,82,98,112,127,135],bootpin:[37,51,67,82,98,112,127],bootvector:14,bootvector_hi:14,bootvector_lo:14,both:[0,2,5,9,11,14,22,24,25,26,27,28,139,140,142,146,147],boundari:27,bp_init_complet:31,brdcfg:[142,143],brddat:146,bring:[8,135,145],broadcast:27,btcm:14,btcm_en:14,buffer:[13,22,24],build:[25,31,57,73,88],built:[26,31],burnt:136,burst:[13,31],bus:[12,13,14,27],bus_intr_64:[74,89],bus_intr_65:[74,89],bus_intr_66:[74,89],bus_intr_67:[74,89],bus_spi_64:[74,89],bus_spi_65:[74,89],bus_spi_66:[74,89],bus_spi_67:[74,89],bus_spi_68:[74,89],bus_spi_69:[74,89],bus_spi_70:[74,89],bus_spi_71:[74,89],bus_spi_72:[74,89],bus_spi_73:[74,89],bus_spi_74:[74,89],bus_spi_75:[74,89],bus_spi_76:[74,89],bus_spi_77:[74,89],bus_spi_78:[74,89],bus_spi_79:[74,89],c47d9ca8d1aae57b8e8784a12f636b2b:146,c66:[14,112],c66_event_in_sync:111,c66_event_in_sync_4:118,c66_event_in_sync_5:118,c66_event_in_sync_6:118,c66_event_in_sync_7:118,c66ss0_core0:[113,118],c66ss1_core0:[113,118],c6x_0:110,c6x_0_0:[110,118],c6x_0_1:[110,118],c6x_1:110,c6x_1_0:[110,118],c6x_1_1:[110,118],c71ss0:113,c7x:[110,112,127],c7x_0:[110,118,125],c7x_0_0:[125,133],c7x_0_1:[125,133],c7x_1:[110,118,125],c7x_1_0:[125,133],c7x_1_1:[125,133],c89491b8edad0fb3:146,c89491b8edad0fb3a5f201ec4caff17bcde0ed5ac845b17da14e0749da22d4cb:146,cach:[3,24,48,64,79,95,109,124],cal0_rx:[70,85],calc_val:2,calcul:[12,20,140,145],call:[5,7,8,9,14,25,26,135,136,137,140,147],can:[0,2,5,6,7,8,9,11,12,13,14,17,18,19,21,22,23,24,25,26,27,28,31,32,33,37,45,46,48,51,60,61,62,64,67,76,77,78,79,82,92,93,94,95,98,106,107,108,109,112,121,122,123,124,127,135,136,137,138,142,143,144,146,147],cannot:[12,13,14,21,27,28,34,36,40,41,47,50,54,55,62,65,66,69,70,71,78,80,81,84,85,86,94,97,100,101,102,108,111,114,115,116,123,126,129,130,131,139,144,146],canon:22,capabl:[0,5,9,11,26,27,28,135],captur:[25,26,27],card:146,care:[6,26,135,140],carefulli:6,carri:[136,138],carveout:7,cast:146,categori:[138,139],caus:[3,27,142],cba:0,cba_permission_0:[48,64,79,95,109,124],cba_permission_1:[48,64,79,95,109,124],cba_permission_2:[48,64,79,95,109,124],cba_permission_x:[48,64,79,95,109,124],cbc:[22,140,145],ccboard0:146,cccccccccccccccccccccccccccccccc:146,ccdc_intr_pend:111,ccs1010:146,ccs:146,ccs_base:146,ccs_version:146,center:3,cer:22,ceritif:143,cert_addr_hi:19,cert_addr_lo:19,certain:[2,5,6,8,23,25,142],certif:[4,14,18,19,20,21,25,28,31,142,145],certifc:142,certifi:136,certificate_address_hi:14,certificate_address_lo:14,certtyp:25,cfg:[12,13,14,18,27,28],challeng:0,chanc:[142,143],chang:[5,9,13,31,140,145],channel:[2,9,10,11,12,17,24,27,31,66,81,97,111,126,139],chapter:[0,5,6,9,10,11,12,13,14,15,16,17,18,19,20,23,25,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,138,139,148],charact:146,character:26,characterist:136,chart:5,check:[5,12,13,14,21,22,24,27,28,135,136,139,142,146],chip:140,choic:[0,24],choos:[2,5,27,32,45,60,76,92,106,121,135,140,142,144,145,146],chose:2,chosen:[2,6,8,22,140,145],claim:[6,14,139,144],cleanup:14,clear:[6,9,11,13,14,21,22,26,31,147],clk32:5,clk:[5,31],clk_gate:14,clk_id:5,clk_stop:14,clkout:[37,51,67,82,98,112,127],clock:[0,4,14,31,37,51,67,82,91,98,112,127],clock_dis:31,clock_en:31,clock_set_par:31,clock_set_r:31,clockstatu:5,close:[5,21,142,146],closest:5,clstr_cfg:14,club:[22,143],cluster:[14,38,52,68,83,99,113,128,146],cmac:136,cnt:[12,142],code:[2,5,14,26,27,31,143,146,147],coher:[14,24,27],cold:138,collect:0,com:[22,27,142,143,146],combin:[0,3,9,12,18,21,22,26,27,29,48,64,79,95,109,124,140,142,146,148],come:[31,140],command:[4,5,14,20,25,146],comment:143,common:[13,16,17,20,25,27,31,62,78,94,108,123,146],commun:[0,3,21,26,35,43,58,74,89,96,104,110,118,125,133,135,146],comp:25,comp_opt:25,comp_siz:25,comp_typ:25,compact:[24,31],compait:120,compar:[22,135,138,140,146],comparison:[13,31],compat:[0,8,24,26,27,137],compatibl:2,compil:143,complet:[2,6,7,9,12,13,14,21,24,26,27,28,31,37,51,67,82,98,112,127,135,136,145,147],complex:[0,145],complianc:6,complic:14,compon:[0,3,25],component1:25,component2:25,component3:25,component4:25,component5:25,compos:146,comprehend:31,comptyp:25,compulsorili:147,comput:[35,49,65,80,96,110,125,136,142],compute_cluster0_c71ss0_0:128,compute_cluster0_c71ss1_0:128,compute_cluster0_clec:[118,133],compute_cluster0_gic500ss:[104,118,133],compute_cluster0_msmc_1mb:104,compute_cluster0_msmc_en:104,compute_cluster_j7ae_main_0_dmsc_wrap_0:128,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:113,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:99,compute_cluster_msmc0:[68,83,146],concaten:[143,146],concept:[0,14,135,139],concern:135,condit:[0,14],config:[3,11,14,17,19,25,31,135,142,143,146],config_flags_1:14,config_flags_1_clear:14,config_flags_1_set:14,config_security_keystore_s:[57,73,88],configflags_clr:22,configflags_set:22,configur:[0,1,2,3,4,8,9,15,16,18,19,20,21,23,30,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,141,143,144,145,148],configutaion:25,confirm:[5,14,144],confirugr:[57,73,88],conform:[27,139],confus:[38,52,68,83,99,113,128,135],conjunct:[6,14],connect:[5,7,9,26,36,37,50,51,66,67,81,82,97,98,111,112,126,127,146],consecut:14,consid:[2,3,10,12,13,14,26,27],consider:31,consist:[3,5,6,8,14,24,26,27,28],consol:[27,31],constant:13,constraint:[7,14,27],consum:27,contact:138,contain:[0,2,3,5,6,8,14,15,18,20,21,22,24,25,26,27,28,39,53,136,137,138,146],content:[0,3,17,22,27,31,142,146],context:[2,6,7,15,35,49,65,80,96,110,125,136,138],context_loss_count:6,contigu:[13,27,142],continu:[14,27,147],control:[0,4,9,10,13,17,21,22,24,27,28,32,35,44,45,49,59,60,65,75,76,80,90,92,96,105,106,110,119,121,125,134,135,136,139,144,147,148],control_flags_1:14,control_flags_1_clear:14,control_flags_1_set:14,conveni:[135,146],convent:[31,146],convert:[12,142],copi:[5,13,22,27,34,47,143],core:[0,2,3,7,14,22,23,25,28,31,136,137,138,139,145,146,147],core_halt:14,core_resume_hi:7,core_resume_lo:7,coredbgen:[22,146],coredbgsecen:[22,146],corepac:14,coresecdbgen:146,correct:[13,14,142],correctli:[2,28,147],correl:136,correspond:[2,5,9,10,12,13,14,22,25,32,45,48,60,64,76,79,92,95,106,109,121,124,135,137,139,140,142,146,147],corrupt:[24,142,143],cortex:[35,49,65,80,96,110,125],could:[8,14,24,27,135,138,143],count:[11,12,13,18,26,31,138,142,143],count_leading_zero:143,counter:[6,12,136,140],cover:[10,11,12,144],cpsw2_rx:[40,54],cpsw2_tx:[40,54],cpsw:[67,82,98,112,127],cpsw_rx_chan:[34,41,47,55],cpsw_tx_chan:[34,41,47,55],cpts0_comp:[66,81,97,111,126],cpts0_genf0:[66,81,97,111,126],cpts0_genf1:[66,81,97,111,126],cpts0_genf2:[66,81,97,111,126],cpts0_genf3:[66,81,97,111,126],cpts0_genf4:[66,81,97,111,126],cpts0_genf5:[66,81,97,111,126],cpts0_hw1_push:[66,81,97,111,126],cpts0_hw2_push:[66,81,97,111,126],cpts0_hw3_push:[66,81,97,111,126],cpts0_hw4_push:[66,81,97,111,126],cpts0_hw5_push:[66,81,97,111,126],cpts0_hw6_push:[66,81,97,111,126],cpts0_hw7_push:[66,81,97,111,126],cpts0_hw8_push:[66,81,97,111,126],cpts0_sync:[66,81,97,111,126],cpts_comp:[36,50,66,81,97,111,126],cpts_genf0:[36,50,66,81,97,111,126],cpts_genf1:[36,50,66,81,97,111,126],cpts_genf2:50,cpts_genf3:50,cpts_genf4:50,cpts_genf5:50,cpts_hw1_push:[36,50,97,111],cpts_hw2_push:[36,50,97,111],cpts_hw3_push:[36,50,66,81,97,111,126],cpts_hw4_push:[36,50,66,81,97,111,126],cpts_hw5_push:[36,50,97,111],cpts_hw6_push:[36,50,97,111],cpts_hw7_push:[36,50,97,111],cpts_hw8_push:[36,50,97,111],cpts_sync:[36,50,66,81,97,111,126],cpu1:14,cpu:[0,14,136],creat:[3,5,6,8,14,24,26,27,28,136,140,142],credenti:[12,28],credit:[11,13,24,31],criteria:27,critic:[0,2,3,14,75,90,105,119,134,135],crypto:[0,2,144],cryptograph:144,crystal:[37,51,67,82,98,112,127],cs_dap:146,cs_dap_0:146,csi_err_irq:[111,126],csi_interrupt:[111,126],csi_irq:[111,126],csi_level:[111,126],csi_rx:40,csi_tx:40,csl_efail:5,ctm_level:[66,81],ctrl:26,ctrl_mmr:14,ctrlmmr_:14,ctrlmmr_sec_clstrx_cfg:14,ctx_hi:7,ctx_lo:7,cumul:[26,27],current:[3,5,6,14,16,17,19,22,24,26,27,28,31,42,56,72,87,103,117,132,139,142,143,146],current_st:[5,6],custmpk:146,custom:[0,5,18,21,22,24,27,138,142,146],cycl:7,dalla:143,dat:146,data0_v:12,data1_v:12,data:[0,2,10,12,14,18,22,135,136,138,139,142,143,144,146,148],databas:136,dbg_en:14,dbg_niden:14,dbg_spiden:14,dbg_spniden:14,dbgauth:146,ddr:[7,37,51,67,82,98,112,127],ddrss_control:[97,111,126],ddrss_hs_phy_global_error:[97,111,126],ddrss_pll_freq_change_req:[97,111,126],ddrss_v2a_other_err_lvl:[97,111,126],ddrss_v2h_other_err_lvl:[66,81],deal:[135,138],deassert:14,debug:[0,4,7,14,18,21,48,64,79,95,109,124,135,141,148],debug_cert_addr:20,debug_cfg:24,debug_core_sel:22,debug_dis:22,debug_flag:7,debug_ful:[22,146],debug_preserv:22,debug_priv_level:[22,146],debug_publ:[22,146],debug_public_us:[22,146],debug_respons:18,debug_secure_us:[22,146],debug_unlock_cert:146,debugctrl:22,debugg:[21,146],debugss:21,debugtyp:[22,146],debuguid:[22,146],decid:7,decis:[22,142,146],decod:[19,22,31,142],decoupl:12,decrypt:[2,7,18,22,25,136,138,140,144,145],dedic:[0,24,144],def:25,defer:[28,31],defin:[0,2,7,8,9,10,11,12,13,17,22,24,25,26,27,28,31,32,33,45,46,57,60,61,65,73,76,77,80,88,92,93,106,107,120,121,122,135,136,137,139,140],definit:[2,8,24,27,146],deiniti:8,delai:[14,21],delay_before_iteration_loop_start_u:14,delay_per_iteration_u:14,deleg:[62,78,94,108,123],delegated_host:13,deliveri:138,demand:24,denot:137,dep:31,depend:[6,8,9,14,21,22,25,26,27,28,31,135,138,146],deprec:[139,140],depth:[13,135],der:[22,142,146],deriv:[0,4,24,26,48,64,79,95,109,124,141,144,148],desc:25,describ:[0,2,3,5,6,7,8,9,12,13,20,21,22,24,25,27,28,31,32,34,36,40,41,45,47,50,54,55,60,62,66,69,70,71,76,78,81,84,85,86,92,94,97,100,101,102,106,108,111,114,115,116,121,123,126,129,130,131,136,138,139,140,142,144,145,146,147],descript:[2,3,4,5,6,7,8,21,22,24,25,26,27,28,32,45,60,76,91,92,106,121,135,136,137,138,139,142,143,144,146,147],descriptor:[13,25,31],design:[3,5,28,31,147],desir:[2,5,6,9,14,28,135,136,139,140,147],desrib:0,dest_addr:25,destaddr:22,destin:[2,9,11,13,22,25,31],detail:[2,14,22,25,31,48,64,79,95,109,124,135,138,142,143,144],detect:[27,34,36,41,47,50,55,62,66,69,71,78,81,84,86,94,97,100,102,108,111,114,116,123,126,129,131,135],determin:[5,6,11,22,37,51,67,82,98,112,127,145,146],determinist:136,dev:[27,31],dev_a53_rs_bw_limiter0_clk_clk:32,dev_a53_ws_bw_limiter1_clk_clk:32,dev_a53ss0_a53_divh_clk4_obsclk_out_clk:32,dev_a53ss0_core_0_a53_core0_arm_clk_clk:[32,45],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[32,45],dev_a53ss0_core_2_a53_core2_arm_clk_clk:32,dev_a53ss0_core_3_a53_core3_arm_clk_clk:32,dev_a53ss0_corepac_arm_clk_clk:[32,45],dev_a53ss0_pll_ctrl_clk:[32,45],dev_a72ss0_a72_divh_clk8_obsclk_out_clk:121,dev_a72ss0_arm_clk_clk:[106,121],dev_a72ss0_core0_0_arm_clk_clk:92,dev_a72ss0_core0_1_arm_clk_clk:92,dev_a72ss0_core0_arm_clk_clk:[92,106,121],dev_a72ss0_core0_msmc_clk:92,dev_a72ss0_core0_pll_ctrl_clk:92,dev_a72ss0_core1_arm_clk_clk:[106,121],dev_a72ss0_msmc_clk:[106,121],dev_a72ss0_pll_ctrl_clk:[106,121],dev_aasrc0_rx0_sync:106,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:106,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:106,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:106,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:106,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:106,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:106,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:106,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:106,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:106,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:106,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:106,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:106,dev_aasrc0_rx1_sync:106,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:106,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:106,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:106,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:106,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:106,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:106,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:106,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:106,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:106,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:106,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:106,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:106,dev_aasrc0_rx2_sync:106,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:106,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:106,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:106,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:106,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:106,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:106,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:106,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:106,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:106,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:106,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:106,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:106,dev_aasrc0_rx3_sync:106,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:106,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:106,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:106,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:106,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:106,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:106,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:106,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:106,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:106,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:106,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:106,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:106,dev_aasrc0_sys_clk:106,dev_aasrc0_tx0_sync:106,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:106,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:106,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:106,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:106,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:106,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:106,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:106,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:106,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:106,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:106,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:106,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:106,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:106,dev_aasrc0_tx1_sync:106,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:106,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:106,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:106,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:106,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:106,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:106,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:106,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:106,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:106,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:106,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:106,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:106,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:106,dev_aasrc0_tx2_sync:106,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:106,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:106,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:106,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:106,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:106,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:106,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:106,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:106,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:106,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:106,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:106,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:106,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:106,dev_aasrc0_tx3_sync:106,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:106,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:106,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:106,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:106,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:106,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:106,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:106,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:106,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:106,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:106,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:106,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:106,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:106,dev_aasrc0_vbusp_clk:106,dev_adc0_adc_clk:45,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:45,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:45,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:45,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:45,dev_adc0_sys_clk:45,dev_adc0_vbus_clk:45,dev_aggr_atb0_dbg_clk:121,dev_ascpcie_buffer0_clkin0:106,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:106,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:106,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:106,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:106,dev_ascpcie_buffer0_clkin1:106,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:106,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:106,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:106,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:106,dev_ascpcie_buffer0_clkout0_n:106,dev_ascpcie_buffer0_clkout0_p:106,dev_ascpcie_buffer0_clkout1_n:106,dev_ascpcie_buffer0_clkout1_p:106,dev_ascpcie_buffer1_clkin0:106,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:106,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:106,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:106,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:106,dev_ascpcie_buffer1_clkin1:106,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:106,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:106,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:106,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:106,dev_ascpcie_buffer1_clkout0_n:106,dev_ascpcie_buffer1_clkout0_p:106,dev_ascpcie_buffer1_clkout1_n:106,dev_ascpcie_buffer1_clkout1_p:106,dev_atl0_atl_clk:[92,106,121],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[92,106,121],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:[92,121],dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:106,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:106,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[92,106,121],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:92,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[106,121],dev_atl0_atl_io_port_atclk_out:[92,106,121],dev_atl0_atl_io_port_atclk_out_1:[92,106,121],dev_atl0_atl_io_port_atclk_out_2:[92,106,121],dev_atl0_atl_io_port_atclk_out_3:[92,106,121],dev_atl0_atl_io_port_aw:121,dev_atl0_atl_io_port_aws_1:121,dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk0_out:121,dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk1_out:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_2:121,dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk0_out:121,dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk1_out:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_3:121,dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk0_out:121,dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk1_out:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk0_out:121,dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk1_out:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout:121,dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout_dup0:121,dev_atl0_atl_io_port_bw:121,dev_atl0_atl_io_port_bws_1:121,dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk0_out:121,dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk1_out:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_2:121,dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk0_out:121,dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk1_out:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_3:121,dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk0_out:121,dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk1_out:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk0_out:121,dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk1_out:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsx_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsr_pout:121,dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsx_pout:121,dev_atl0_vbus_clk:[92,106,121],dev_board0_audio_ext_refclk0_in:[32,92,106,121],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:106,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[32,92,106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[32,92,106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[32,92,106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[32,92,106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[32,92,106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[32,92,106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[106,121],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_board0_audio_ext_refclk0_out:[32,92,106,121],dev_board0_audio_ext_refclk1_in:[32,92,106,121],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:106,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[32,92,106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[32,92,106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[32,92,106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[32,92,106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[32,92,106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[32,92,106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[106,121],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_board0_audio_ext_refclk1_out:[32,92,106,121],dev_board0_audio_ext_refclk2_in:106,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:106,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:106,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk2_out:106,dev_board0_audio_ext_refclk3_in:106,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:106,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:106,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:106,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:106,dev_board0_audio_ext_refclk3_out:106,dev_board0_bus_ccdc0_pclk_out:[60,76],dev_board0_bus_cpts_rft_clk_out:[60,76],dev_board0_bus_dss0extpclkin_out:[60,76],dev_board0_bus_dss0pclk_in:[60,76],dev_board0_bus_ext_refclk1_out:[60,76],dev_board0_bus_gpmcclk_out:[60,76],dev_board0_bus_mcasp0aclkr_out:[60,76],dev_board0_bus_mcasp0aclkx_out:[60,76],dev_board0_bus_mcasp0ahclkr_out:[60,76],dev_board0_bus_mcasp0ahclkx_out:[60,76],dev_board0_bus_mcasp1aclkr_out:[60,76],dev_board0_bus_mcasp1aclkx_out:[60,76],dev_board0_bus_mcasp1ahclkr_out:[60,76],dev_board0_bus_mcasp1ahclkx_out:[60,76],dev_board0_bus_mcasp2aclkr_out:[60,76],dev_board0_bus_mcasp2aclkx_out:[60,76],dev_board0_bus_mcasp2ahclkr_out:[60,76],dev_board0_bus_mcasp2ahclkx_out:[60,76],dev_board0_bus_mcu_clkout_in:[60,76],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[60,76],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[60,76],dev_board0_bus_mcu_cpts_rft_clk_out:[60,76],dev_board0_bus_mcu_ext_refclk0_out:[60,76],dev_board0_bus_mcu_hyperbus_clk_in:60,dev_board0_bus_mcu_hyperbus_nclk_in:60,dev_board0_bus_mcu_obsclk_in:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[60,76],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_board0_bus_mcu_ospi0clk_in:[60,76],dev_board0_bus_mcu_ospi0dqs_out:[60,76],dev_board0_bus_mcu_ospi0lbclko_in:[60,76],dev_board0_bus_mcu_ospi1clk_in:[60,76],dev_board0_bus_mcu_ospi1dqs_out:[60,76],dev_board0_bus_mcu_ospi1lbclko_in:[60,76],dev_board0_bus_mcu_rgmii1_rclk_out:[60,76],dev_board0_bus_mcu_rgmii1_tclk_out:[60,76],dev_board0_bus_mcu_rmii1_refclk_out:[60,76],dev_board0_bus_mcu_scl0_in:60,dev_board0_bus_mcu_spi0clk_out:[60,76],dev_board0_bus_mcu_spi1clk_out:[60,76],dev_board0_bus_mcu_sysclkout_in:[60,76],dev_board0_bus_obsclk_in:[60,76],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[60,76],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[60,76],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[60,76],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[60,76],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[60,76],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[60,76],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[60,76],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[60,76],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[60,76],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[60,76],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_board0_bus_pcie1refclkm_out:60,dev_board0_bus_pcie1refclkp_out:60,dev_board0_bus_prg0_rgmii1_rclk_out:[60,76],dev_board0_bus_prg0_rgmii1_tclk_in:60,dev_board0_bus_prg0_rgmii1_tclk_out:76,dev_board0_bus_prg0_rgmii2_rclk_out:[60,76],dev_board0_bus_prg0_rgmii2_tclk_in:60,dev_board0_bus_prg0_rgmii2_tclk_out:76,dev_board0_bus_prg1_rgmii1_rclk_out:[60,76],dev_board0_bus_prg1_rgmii1_tclk_in:60,dev_board0_bus_prg1_rgmii1_tclk_out:76,dev_board0_bus_prg1_rgmii2_rclk_out:[60,76],dev_board0_bus_prg1_rgmii2_tclk_out:76,dev_board0_bus_prg2_rgmii1_rclk_out:[60,76],dev_board0_bus_prg2_rgmii1_tclk_in:60,dev_board0_bus_prg2_rgmii1_tclk_out:76,dev_board0_bus_prg2_rgmii2_rclk_out:[60,76],dev_board0_bus_prg2_rgmii2_tclk_in:60,dev_board0_bus_prg2_rgmii2_tclk_out:76,dev_board0_bus_refclk0m_in:60,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:60,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:60,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:60,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:60,dev_board0_bus_refclk0p_in:[60,76],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[60,76],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[60,76],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[60,76],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_board0_bus_refclk1m_in:60,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:60,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:60,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:60,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:60,dev_board0_bus_refclk1p_in:[60,76],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[60,76],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[60,76],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[60,76],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_board0_bus_scl0_in:60,dev_board0_bus_scl1_in:60,dev_board0_bus_scl2_in:60,dev_board0_bus_scl3_in:60,dev_board0_bus_spi0clk_out:[60,76],dev_board0_bus_spi1clk_out:[60,76],dev_board0_bus_spi2clk_out:[60,76],dev_board0_bus_spi3clk_out:[60,76],dev_board0_bus_sysclkout_in:[60,76],dev_board0_bus_usb0refclkm_out:60,dev_board0_bus_usb0refclkp_out:60,dev_board0_bus_wkup_scl0_in:60,dev_board0_bus_wkup_tck_out:[60,76],dev_board0_clkout0_in:[32,45],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk10:45,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk5:45,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:32,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:32,dev_board0_clkout_in:[92,106],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[92,106],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[92,106],dev_board0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_board0_cpts0_rft_clk_out:[45,92,106,121],dev_board0_csi0_rxclkn_out:121,dev_board0_csi0_rxclkp_out:121,dev_board0_csi0_txclkn_in:121,dev_board0_csi0_txclkp_in:121,dev_board0_csi1_rxclkn_out:121,dev_board0_csi1_rxclkp_out:121,dev_board0_csi1_txclkn_in:121,dev_board0_csi1_txclkp_in:121,dev_board0_ddr0_ck0_in:[32,106],dev_board0_ddr0_ck0_n_in:[32,106],dev_board0_ddr0_ck0_out:32,dev_board0_dsi0_txclkn_in:121,dev_board0_dsi0_txclkp_in:121,dev_board0_dsi1_txclkn_in:121,dev_board0_dsi1_txclkp_in:121,dev_board0_dsi_txclkn_in:106,dev_board0_dsi_txclkp_in:106,dev_board0_ext_refclk1_out:[32,45,92,106,121],dev_board0_fsi_rx0_clk_out:45,dev_board0_fsi_rx1_clk_out:45,dev_board0_fsi_rx2_clk_out:45,dev_board0_fsi_rx3_clk_out:45,dev_board0_fsi_rx4_clk_out:45,dev_board0_fsi_rx5_clk_out:45,dev_board0_fsi_tx0_clk_in:45,dev_board0_fsi_tx1_clk_in:45,dev_board0_gpmc0_clk_in:[32,45,92,106],dev_board0_gpmc0_clk_out:[92,106,121],dev_board0_gpmc0_clklb_in:[32,45],dev_board0_gpmc0_clklb_out:[32,45],dev_board0_gpmc0_clkout_in:[92,121],dev_board0_gpmc0_fclk_mux_in:[32,45,92,106,121],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[32,45],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[32,45],dev_board0_hfosc1_clk_out:[60,76,92,106,121],dev_board0_hyp0_rxflclk_in:121,dev_board0_hyp0_rxpmclk_out:121,dev_board0_hyp0_txflclk_out:121,dev_board0_hyp0_txpmclk_in:121,dev_board0_hyp1_rxflclk_in:121,dev_board0_hyp1_rxpmclk_out:121,dev_board0_hyp1_txflclk_out:121,dev_board0_hyp1_txpmclk_in:121,dev_board0_i2c0_scl_in:[32,45,121],dev_board0_i2c0_scl_out:[32,45,92,106,121],dev_board0_i2c1_scl_in:[32,45,121],dev_board0_i2c1_scl_out:[32,45,92,106,121],dev_board0_i2c2_scl_in:[32,45,121],dev_board0_i2c2_scl_out:[32,45,92,106,121],dev_board0_i2c3_scl_in:[32,45,121],dev_board0_i2c3_scl_out:[32,45,92,106,121],dev_board0_i2c4_scl_in:121,dev_board0_i2c4_scl_out:[92,106,121],dev_board0_i2c5_scl_in:121,dev_board0_i2c5_scl_out:[92,106,121],dev_board0_i2c6_scl_in:121,dev_board0_i2c6_scl_out:[92,106,121],dev_board0_i3c0_scl_in:[92,106],dev_board0_i3c0_scl_out:[92,106],dev_board0_led_clk_out:[45,92,106,121],dev_board0_mcan0_rx_out:121,dev_board0_mcan10_rx_out:121,dev_board0_mcan11_rx_out:121,dev_board0_mcan12_rx_out:121,dev_board0_mcan13_rx_out:121,dev_board0_mcan14_rx_out:121,dev_board0_mcan15_rx_out:121,dev_board0_mcan16_rx_out:121,dev_board0_mcan17_rx_out:121,dev_board0_mcan1_rx_out:121,dev_board0_mcan2_rx_out:121,dev_board0_mcan3_rx_out:121,dev_board0_mcan4_rx_out:121,dev_board0_mcan5_rx_out:121,dev_board0_mcan6_rx_out:121,dev_board0_mcan7_rx_out:121,dev_board0_mcan8_rx_out:121,dev_board0_mcan9_rx_out:121,dev_board0_mcasp0_aclkr_in:[32,92,106,121],dev_board0_mcasp0_aclkr_out:[32,92,106,121],dev_board0_mcasp0_aclkx_in:[32,92,106,121],dev_board0_mcasp0_aclkx_out:[32,92,106,121],dev_board0_mcasp0_afsr_in:32,dev_board0_mcasp0_afsr_out:[106,121],dev_board0_mcasp0_afsx_in:32,dev_board0_mcasp0_afsx_out:[106,121],dev_board0_mcasp10_aclkr_in:106,dev_board0_mcasp10_aclkr_out:106,dev_board0_mcasp10_aclkx_in:106,dev_board0_mcasp10_aclkx_out:106,dev_board0_mcasp10_afsr_out:106,dev_board0_mcasp10_afsx_out:106,dev_board0_mcasp11_aclkr_in:106,dev_board0_mcasp11_aclkr_out:106,dev_board0_mcasp11_aclkx_in:106,dev_board0_mcasp11_aclkx_out:106,dev_board0_mcasp11_afsr_out:106,dev_board0_mcasp11_afsx_out:106,dev_board0_mcasp1_aclkr_in:[32,92,106,121],dev_board0_mcasp1_aclkr_out:[32,92,106,121],dev_board0_mcasp1_aclkx_in:[32,92,106,121],dev_board0_mcasp1_aclkx_out:[32,92,106,121],dev_board0_mcasp1_afsr_in:32,dev_board0_mcasp1_afsr_out:[106,121],dev_board0_mcasp1_afsx_in:32,dev_board0_mcasp1_afsx_out:[106,121],dev_board0_mcasp2_aclkr_in:[32,92,106,121],dev_board0_mcasp2_aclkr_out:[32,92,106,121],dev_board0_mcasp2_aclkx_in:[32,92,106,121],dev_board0_mcasp2_aclkx_out:[32,92,106,121],dev_board0_mcasp2_afsr_in:32,dev_board0_mcasp2_afsr_out:[106,121],dev_board0_mcasp2_afsx_in:32,dev_board0_mcasp2_afsx_out:[106,121],dev_board0_mcasp3_aclkr_in:[106,121],dev_board0_mcasp3_aclkr_out:[106,121],dev_board0_mcasp3_aclkx_in:[106,121],dev_board0_mcasp3_aclkx_out:[106,121],dev_board0_mcasp3_afsr_out:[106,121],dev_board0_mcasp3_afsx_out:[106,121],dev_board0_mcasp4_aclkr_in:[106,121],dev_board0_mcasp4_aclkr_out:[106,121],dev_board0_mcasp4_aclkx_in:[106,121],dev_board0_mcasp4_aclkx_out:[106,121],dev_board0_mcasp4_afsr_out:[106,121],dev_board0_mcasp4_afsx_out:[106,121],dev_board0_mcasp5_aclkr_in:106,dev_board0_mcasp5_aclkr_out:106,dev_board0_mcasp5_aclkx_in:106,dev_board0_mcasp5_aclkx_out:106,dev_board0_mcasp5_afsr_out:106,dev_board0_mcasp5_afsx_out:106,dev_board0_mcasp6_aclkr_in:106,dev_board0_mcasp6_aclkr_out:106,dev_board0_mcasp6_aclkx_in:106,dev_board0_mcasp6_aclkx_out:106,dev_board0_mcasp6_afsr_out:106,dev_board0_mcasp6_afsx_out:106,dev_board0_mcasp7_aclkr_in:106,dev_board0_mcasp7_aclkr_out:106,dev_board0_mcasp7_aclkx_in:106,dev_board0_mcasp7_aclkx_out:106,dev_board0_mcasp7_afsr_out:106,dev_board0_mcasp7_afsx_out:106,dev_board0_mcasp8_aclkr_in:106,dev_board0_mcasp8_aclkr_out:106,dev_board0_mcasp8_aclkx_in:106,dev_board0_mcasp8_aclkx_out:106,dev_board0_mcasp8_afsr_out:106,dev_board0_mcasp8_afsx_out:106,dev_board0_mcasp9_aclkr_in:106,dev_board0_mcasp9_aclkr_out:106,dev_board0_mcasp9_aclkx_in:106,dev_board0_mcasp9_aclkx_out:106,dev_board0_mcasp9_afsr_out:106,dev_board0_mcasp9_afsx_out:106,dev_board0_mcu_clkout0_in:[92,106,121],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[92,106,121],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[92,106,121],dev_board0_mcu_cpts0_rft_clk_out:[92,106,121],dev_board0_mcu_ext_refclk0_out:[32,45,92,106,121],dev_board0_mcu_hyperbus0_ck_in:[92,106,121],dev_board0_mcu_hyperbus0_ckn_in:[92,106,121],dev_board0_mcu_i2c0_scl_in:[32,45,92,106,121],dev_board0_mcu_i2c0_scl_out:[32,45,92,106,121],dev_board0_mcu_i2c1_scl_in:[45,121],dev_board0_mcu_i2c1_scl_out:[45,92,106,121],dev_board0_mcu_i3c0_scl_in:[92,106,121],dev_board0_mcu_i3c0_scl_out:[92,106,121],dev_board0_mcu_i3c0_sda_out:121,dev_board0_mcu_i3c1_scl_in:106,dev_board0_mcu_i3c1_scl_out:106,dev_board0_mcu_mcan0_rx_out:121,dev_board0_mcu_mcan1_rx_out:121,dev_board0_mcu_mdio0_mdc_in:[92,106,121],dev_board0_mcu_obsclk0_in:[32,45,92,106,121],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[32,45,92,106,121],dev_board0_mcu_ospi0_clk_in:[92,106,121],dev_board0_mcu_ospi0_dqs_out:[92,106,121],dev_board0_mcu_ospi0_lbclko_in:[92,106,121],dev_board0_mcu_ospi0_lbclko_out:121,dev_board0_mcu_ospi1_clk_in:106,dev_board0_mcu_ospi1_dqs_out:[106,121],dev_board0_mcu_ospi1_lbclko_in:[106,121],dev_board0_mcu_ospi1_lbclko_out:121,dev_board0_mcu_rgmii1_rxc_out:[92,106,121],dev_board0_mcu_rgmii1_txc_in:[92,106,121],dev_board0_mcu_rgmii1_txc_out:106,dev_board0_mcu_rmii1_ref_clk_out:[92,106,121],dev_board0_mcu_spi0_clk_in:[32,45,92,106,121],dev_board0_mcu_spi0_clk_out:[45,121],dev_board0_mcu_spi1_clk_in:[32,45,92,106,121],dev_board0_mcu_spi1_clk_out:[45,121],dev_board0_mcu_sysclkout0_in:[32,45,92,106,121],dev_board0_mcu_timer_io0_in:[32,45],dev_board0_mcu_timer_io1_in:[32,45],dev_board0_mcu_timer_io2_in:[32,45],dev_board0_mcu_timer_io3_in:[32,45],dev_board0_mdio0_mdc_in:[32,92,106],dev_board0_mdio1_mdc_in:121,dev_board0_mlb0_mlbclk_out:106,dev_board0_mlb0_mlbcp_out:106,dev_board0_mmc0_clk_in:106,dev_board0_mmc0_clk_out:32,dev_board0_mmc0_clklb_in:32,dev_board0_mmc0_clklb_out:32,dev_board0_mmc1_clk_in:[32,45,92,106,121],dev_board0_mmc1_clk_out:[32,121],dev_board0_mmc1_clklb_in:[32,121],dev_board0_mmc1_clklb_out:[32,45,121],dev_board0_mmc2_clk_in:[32,106],dev_board0_mmc2_clk_out:32,dev_board0_mmc2_clklb_in:32,dev_board0_mmc2_clklb_out:32,dev_board0_obsclk0_in:[32,45,92,106,121],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[92,106,121],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:92,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:32,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[106,121],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[32,45],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[32,45,92,106,121],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:32,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:32,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:106,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[106,121],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:45,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[32,45],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[45,92,106],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[106,121],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[106,121],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:106,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[106,121],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:106,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[106,121],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:121,dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[92,121],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:106,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[32,45,92,106,121],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[32,45,92,106,121],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[32,45,92,106,121],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[32,45,92,106],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:121,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[92,106,121],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_board0_obsclk0_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:45,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:45,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:45,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:32,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:92,dev_board0_obsclk0_in_parent_navss512j7am_main_0_cpts0_genf3:121,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:106,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[92,106,121],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:32,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:32,dev_board0_obsclk1_in:[92,106,121],dev_board0_obsclk1_in_parent_board_0_hfosc1_clk_out:121,dev_board0_obsclk1_in_parent_gluelogic_hfosc0_clkout:121,dev_board0_obsclk1_in_parent_gluelogic_lpxosc_clkout:121,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:106,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:106,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:106,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:121,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:121,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:121,dev_board0_obsclk1_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_board0_obsclk1_in_parent_navss512j7am_main_0_cpts0_genf3:121,dev_board0_obsclk1_in_parent_obsclk1_mux_out0:121,dev_board0_obsclk2_in:92,dev_board0_ospi0_dqs_out:[32,45],dev_board0_ospi0_lbclko_in:[32,45],dev_board0_ospi0_lbclko_out:[32,45],dev_board0_pcie_refclk0n_in:106,dev_board0_pcie_refclk0n_out:106,dev_board0_pcie_refclk0n_out_in:106,dev_board0_pcie_refclk0p_in:106,dev_board0_pcie_refclk0p_out:106,dev_board0_pcie_refclk0p_out_in:106,dev_board0_pcie_refclk1n_in:106,dev_board0_pcie_refclk1n_out:106,dev_board0_pcie_refclk1n_out_in:106,dev_board0_pcie_refclk1p_in:106,dev_board0_pcie_refclk1p_out:106,dev_board0_pcie_refclk1p_out_in:106,dev_board0_pcie_refclk2n_in:106,dev_board0_pcie_refclk2n_out:106,dev_board0_pcie_refclk2p_in:106,dev_board0_pcie_refclk2p_out:106,dev_board0_pcie_refclk3n_in:106,dev_board0_pcie_refclk3n_out:106,dev_board0_pcie_refclk3p_in:106,dev_board0_pcie_refclk3p_out:106,dev_board0_prg0_mdio0_mdc_in:[45,106],dev_board0_prg0_rgmii1_rxc_out:[45,106],dev_board0_prg0_rgmii1_txc_in:[45,106],dev_board0_prg0_rgmii1_txc_out:[45,106],dev_board0_prg0_rgmii2_rxc_out:[45,106],dev_board0_prg0_rgmii2_txc_in:[45,106],dev_board0_prg0_rgmii2_txc_out:[45,106],dev_board0_prg1_mdio0_mdc_in:[45,106],dev_board0_prg1_rgmii1_rxc_out:[45,106],dev_board0_prg1_rgmii1_txc_in:[45,106],dev_board0_prg1_rgmii1_txc_out:[45,106],dev_board0_prg1_rgmii2_rxc_out:[45,106],dev_board0_prg1_rgmii2_txc_in:[45,106],dev_board0_prg1_rgmii2_txc_out:[45,106],dev_board0_rgmii1_rxc_out:[32,45,92,121],dev_board0_rgmii1_txc_in:[32,45,92,121],dev_board0_rgmii1_txc_out:[32,45],dev_board0_rgmii2_rxc_out:[32,45,92],dev_board0_rgmii2_txc_in:[32,45,92],dev_board0_rgmii2_txc_out:[32,45],dev_board0_rgmii3_rxc_out:[92,106],dev_board0_rgmii3_txc_in:92,dev_board0_rgmii4_rxc_out:[92,106],dev_board0_rgmii4_txc_in:92,dev_board0_rgmii5_rxc_out:106,dev_board0_rgmii6_rxc_out:106,dev_board0_rgmii7_rxc_out:106,dev_board0_rgmii8_rxc_out:106,dev_board0_rmii1_ref_clk_out:32,dev_board0_rmii2_ref_clk_out:32,dev_board0_rmii_ref_clk_out:[45,92,106,121],dev_board0_serdes0_refclk_n_in:121,dev_board0_serdes0_refclk_n_out:121,dev_board0_serdes0_refclk_p_in:121,dev_board0_serdes0_refclk_p_out:121,dev_board0_spi0_clk_in:[32,45,92,106,121],dev_board0_spi0_clk_out:[45,121],dev_board0_spi1_clk_in:[32,45,92,106,121],dev_board0_spi1_clk_out:[45,121],dev_board0_spi2_clk_in:[32,45,92,106,121],dev_board0_spi2_clk_out:[45,121],dev_board0_spi3_clk_in:[45,92,106,121],dev_board0_spi3_clk_out:[45,121],dev_board0_spi4_clk_in:45,dev_board0_spi4_clk_out:45,dev_board0_spi5_clk_in:[92,106,121],dev_board0_spi5_clk_out:121,dev_board0_spi6_clk_in:[92,106,121],dev_board0_spi6_clk_out:121,dev_board0_spi7_clk_in:[92,106,121],dev_board0_spi7_clk_out:121,dev_board0_sysclkout0_in:[32,45,92,106,121],dev_board0_tck_out:[32,45,92,106,121],dev_board0_timer_io0_in:[32,45],dev_board0_timer_io10_in:45,dev_board0_timer_io11_in:45,dev_board0_timer_io1_in:[32,45],dev_board0_timer_io2_in:[32,45],dev_board0_timer_io3_in:[32,45],dev_board0_timer_io4_in:[32,45],dev_board0_timer_io5_in:[32,45],dev_board0_timer_io6_in:[32,45],dev_board0_timer_io7_in:[32,45],dev_board0_timer_io8_in:45,dev_board0_timer_io9_in:45,dev_board0_trc_clk_in:[32,92,106,121],dev_board0_ufs0_ref_clk_in:106,dev_board0_vout0_extpclkin_out:[32,121],dev_board0_vout0_pclk_in:[32,121],dev_board0_vout1_extpclkin_out:106,dev_board0_vout1_pclk_in:106,dev_board0_vout2_extpclkin_out:106,dev_board0_vout2_pclk_in:106,dev_board0_vpfe0_pclk_out:106,dev_board0_wkup_clkout0_in:32,dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:32,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:32,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:32,dev_board0_wkup_clkout0_in_parent_gluelogic_lfosc0_clkout:32,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:32,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:32,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:32,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:32,dev_board0_wkup_i2c0_scl_in:[92,106,121],dev_board0_wkup_i2c0_scl_out:[92,106,121],dev_board0_wkup_lf_clkin_out:92,dev_c66ss0_core0_gem_clk2_out_clk:106,dev_c66ss0_core0_gem_clkin_clk:106,dev_c66ss0_core0_gem_pbist_rom_clk:106,dev_c66ss0_core0_gem_trc_clk:106,dev_c66ss0_introuter0_intr_clk:106,dev_c66ss1_core0_gem_clk2_out_clk:106,dev_c66ss1_core0_gem_clkin_clk:106,dev_c66ss1_core0_gem_pbist_rom_clk:106,dev_c66ss1_core0_gem_trc_clk:106,dev_c66ss1_introuter0_intr_clk:106,dev_c71ss0_c7x_clk:106,dev_c71ss0_mma_mma_clk:106,dev_c71ss0_mma_pll_ctrl_clk:106,dev_c71ss0_pll_ctrl_clk:106,dev_cal0_bus_clk:[60,76],dev_cal0_bus_cp_c_clk:[60,76],dev_cbass0_bus_main_sysclk0_2_clk:[60,76],dev_cbass0_bus_main_sysclk0_4_clk:[60,76],dev_cbass_debug0_bus_main_sysclk0_2_clk:[60,76],dev_cbass_debug0_bus_main_sysclk0_4_clk:[60,76],dev_cbass_fw0_bus_main_sysclk0_2_clk:[60,76],dev_cbass_fw0_bus_main_sysclk0_4_clk:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[60,76],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[60,76],dev_cbass_infra0_bus_main_sysclk0_2_clk:[60,76],dev_cbass_infra0_bus_main_sysclk0_4_clk:[60,76],dev_ccdebugss0_bus_atb0_clk:[60,76],dev_ccdebugss0_bus_atb1_clk:[60,76],dev_ccdebugss0_bus_cfg_clk:[60,76],dev_ccdebugss0_bus_dbg_clk:[60,76],dev_ccdebugss0_bus_sys_clk:[60,76],dev_clk_32k_rc_sel_dev_vd_clk:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_clk_32k_rc_sel_div_clkout:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:32,dev_cmp_event_introuter0_intr_clk:[32,45],dev_cmpevent_intrtr0_bus_intr_clk:[60,76],dev_cmpevent_intrtr0_intr_clk:[92,106,121],dev_codec0_vpu_aclk_clk:121,dev_codec0_vpu_bclk_clk:121,dev_codec0_vpu_cclk_clk:121,dev_codec0_vpu_pclk_clk:121,dev_compute_cluster0_c71ss0_0_c7x_clk:121,dev_compute_cluster0_c71ss0_0_c7x_divh_clk4_obsclk_out_clk:121,dev_compute_cluster0_c71ss0_0_pll_ctrl_clk:121,dev_compute_cluster0_c71ss1_0_c7x_clk:121,dev_compute_cluster0_c71ss1_0_pll_ctrl_clk:121,dev_compute_cluster0_cfg_wrap_clk4_clk:106,dev_compute_cluster0_clec_clk1_clk:[106,121],dev_compute_cluster0_clec_clk4_clk:106,dev_compute_cluster0_core_core_clk1_clk:[106,121],dev_compute_cluster0_core_core_psil_leaf_clk:[106,121],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:92,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:106,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:106,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:92,dev_compute_cluster0_debug_wrap_0_clk1_clk_clk:121,dev_compute_cluster0_debug_wrap_0_clk2_clk_clk:121,dev_compute_cluster0_debug_wrap_clk1_clk_clk:106,dev_compute_cluster0_debug_wrap_clk2_clk_clk:106,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:106,dev_compute_cluster0_en_msmc_domain_0_msmc_clk1_clk:121,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:106,dev_compute_cluster0_gic500ss_vclk_clk:[106,121],dev_compute_cluster0_pbist_wrap_0_divh_clk2_clk_clk:121,dev_compute_cluster0_pbist_wrap_0_divp_clk1_clk_clk:121,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:106,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[92,106],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:106,dev_compute_cluster0_tb_soc_gic_clk:92,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:92,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:92,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:92,dev_compute_cluster_a53_0_bus_arm0_clk:[60,76],dev_compute_cluster_a53_1_bus_arm0_clk:[60,76],dev_compute_cluster_a53_2_bus_arm1_clk:[60,76],dev_compute_cluster_a53_3_bus_arm1_clk:[60,76],dev_compute_cluster_cpac0_bus_arm0_clk:60,dev_compute_cluster_cpac1_bus_arm1_clk:60,dev_compute_cluster_msmc0_bus_msmc_clk:[60,76],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:60,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:60,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:60,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:60,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:76,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:76,dev_cpsw0_cppi_clk_clk:[32,45,92,106],dev_cpsw0_cpts_genf0:[32,45,92,106],dev_cpsw0_cpts_genf1:[32,45],dev_cpsw0_cpts_rft_clk:[32,45,92,106],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[45,92,106],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[32,45,92,106],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[92,106],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,92,106],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[92,106],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[92,106],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[45,92,106],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:92,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:106,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[32,45],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[32,45],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:32,dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:32,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:45,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:92,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:92,dev_cpsw0_gmii1_mr_clk:[32,45,92,106],dev_cpsw0_gmii1_mt_clk:[32,45,92,106],dev_cpsw0_gmii2_mr_clk:[32,45,92,106],dev_cpsw0_gmii2_mt_clk:[32,45,92,106],dev_cpsw0_gmii3_mr_clk:[92,106],dev_cpsw0_gmii3_mt_clk:[92,106],dev_cpsw0_gmii4_mr_clk:[92,106],dev_cpsw0_gmii4_mt_clk:[92,106],dev_cpsw0_gmii5_mr_clk:106,dev_cpsw0_gmii5_mt_clk:106,dev_cpsw0_gmii6_mr_clk:106,dev_cpsw0_gmii6_mt_clk:106,dev_cpsw0_gmii7_mr_clk:106,dev_cpsw0_gmii7_mt_clk:106,dev_cpsw0_gmii8_mr_clk:106,dev_cpsw0_gmii8_mt_clk:106,dev_cpsw0_gmii_rft_clk:[32,45,92,106],dev_cpsw0_mdio_mdclk_o:[32,92,106],dev_cpsw0_pre_rgmii1_tclk:92,dev_cpsw0_pre_rgmii2_tclk:92,dev_cpsw0_pre_rgmii3_tclk:92,dev_cpsw0_pre_rgmii4_tclk:92,dev_cpsw0_rgmii1_rxc_i:[32,45,92],dev_cpsw0_rgmii1_txc_i:[32,45],dev_cpsw0_rgmii1_txc_o:[32,45],dev_cpsw0_rgmii2_rxc_i:[32,45,92],dev_cpsw0_rgmii2_txc_i:[32,45],dev_cpsw0_rgmii2_txc_o:[32,45],dev_cpsw0_rgmii3_rxc_i:92,dev_cpsw0_rgmii4_rxc_i:92,dev_cpsw0_rgmii_mhz_250_clk:[32,45,92,106],dev_cpsw0_rgmii_mhz_50_clk:[32,45,92,106],dev_cpsw0_rgmii_mhz_5_clk:[32,45,92,106],dev_cpsw0_rmii1_mhz_50_clk:32,dev_cpsw0_rmii2_mhz_50_clk:32,dev_cpsw0_rmii_mhz_50_clk:[45,92,106],dev_cpsw0_serdes1_refclk:[92,106],dev_cpsw0_serdes1_rxclk:[92,106],dev_cpsw0_serdes1_rxfclk:[92,106],dev_cpsw0_serdes1_txclk:[92,106],dev_cpsw0_serdes1_txfclk:[92,106],dev_cpsw0_serdes1_txmclk:[92,106],dev_cpsw0_serdes2_refclk:[92,106],dev_cpsw0_serdes2_rxclk:[92,106],dev_cpsw0_serdes2_rxfclk:[92,106],dev_cpsw0_serdes2_txclk:[92,106],dev_cpsw0_serdes2_txfclk:[92,106],dev_cpsw0_serdes2_txmclk:[92,106],dev_cpsw0_serdes3_refclk:[92,106],dev_cpsw0_serdes3_rxclk:[92,106],dev_cpsw0_serdes3_rxfclk:[92,106],dev_cpsw0_serdes3_txclk:[92,106],dev_cpsw0_serdes3_txfclk:[92,106],dev_cpsw0_serdes3_txmclk:[92,106],dev_cpsw0_serdes4_refclk:[92,106],dev_cpsw0_serdes4_rxclk:[92,106],dev_cpsw0_serdes4_rxfclk:[92,106],dev_cpsw0_serdes4_txclk:[92,106],dev_cpsw0_serdes4_txfclk:[92,106],dev_cpsw0_serdes4_txmclk:[92,106],dev_cpsw0_serdes5_refclk:106,dev_cpsw0_serdes5_rxclk:106,dev_cpsw0_serdes5_rxfclk:106,dev_cpsw0_serdes5_txclk:106,dev_cpsw0_serdes5_txfclk:106,dev_cpsw0_serdes5_txmclk:106,dev_cpsw0_serdes6_refclk:106,dev_cpsw0_serdes6_rxclk:106,dev_cpsw0_serdes6_rxfclk:106,dev_cpsw0_serdes6_txclk:106,dev_cpsw0_serdes6_txfclk:106,dev_cpsw0_serdes6_txmclk:106,dev_cpsw0_serdes7_refclk:106,dev_cpsw0_serdes7_rxclk:106,dev_cpsw0_serdes7_rxfclk:106,dev_cpsw0_serdes7_txclk:106,dev_cpsw0_serdes7_txfclk:106,dev_cpsw0_serdes7_txmclk:106,dev_cpsw0_serdes8_refclk:106,dev_cpsw0_serdes8_rxclk:106,dev_cpsw0_serdes8_rxfclk:106,dev_cpsw0_serdes8_txclk:106,dev_cpsw0_serdes8_txfclk:106,dev_cpsw0_serdes8_txmclk:106,dev_cpsw1_cppi_clk_clk:121,dev_cpsw1_cpts_genf0:121,dev_cpsw1_cpts_rft_clk:121,dev_cpsw1_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:121,dev_cpsw1_cpts_rft_clk_parent_board_0_ext_refclk1_out:121,dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:121,dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:121,dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:121,dev_cpsw1_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:121,dev_cpsw1_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:121,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:121,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:121,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:121,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:121,dev_cpsw1_gmii1_mr_clk:121,dev_cpsw1_gmii1_mt_clk:121,dev_cpsw1_gmii_rft_clk:121,dev_cpsw1_mdio_mdclk_o:121,dev_cpsw1_rgmii1_rxc_i:121,dev_cpsw1_rgmii1_txc_o:121,dev_cpsw1_rgmii_mhz_250_clk:121,dev_cpsw1_rgmii_mhz_50_clk:121,dev_cpsw1_rgmii_mhz_5_clk:121,dev_cpsw1_rmii_mhz_50_clk:121,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:92,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:92,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:92,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:92,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:92,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:92,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:92,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:92,dev_cpt2_aggr0_bus_vclk_clk:[60,76],dev_cpt2_aggr0_vclk_clk:[32,45,92,106,121],dev_cpt2_aggr1_vclk_clk:[32,92,106,121],dev_cpt2_aggr2_vclk_clk:[92,106,121],dev_cpt2_aggr3_vclk_clk:[92,121],dev_cpt2_aggr4_vclk_clk:121,dev_cpt2_aggr5_vclk_clk:121,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[60,76],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[60,76],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[60,76],dev_cpts0_cpts_genf1:45,dev_cpts0_cpts_genf2:45,dev_cpts0_cpts_genf3:45,dev_cpts0_cpts_genf4:45,dev_cpts0_cpts_rft_clk:45,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:45,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:45,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:45,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:45,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:45,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:45,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:45,dev_cpts0_vbusp_clk:45,dev_csi_psilss0_main_clk:[106,121],dev_csi_rx_if0_main_clk_clk:[32,106,121],dev_csi_rx_if0_ppi_d_rx_ulps_esc:121,dev_csi_rx_if0_ppi_rx_byte_clk:[32,106,121],dev_csi_rx_if0_vbus_clk_clk:[32,106,121],dev_csi_rx_if0_vp_clk_clk:[32,106,121],dev_csi_rx_if1_main_clk_clk:[106,121],dev_csi_rx_if1_ppi_d_rx_ulps_esc:121,dev_csi_rx_if1_ppi_rx_byte_clk:[106,121],dev_csi_rx_if1_vbus_clk_clk:[106,121],dev_csi_rx_if1_vp_clk_clk:[106,121],dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:106,dev_csi_tx_if0_esc_clk_clk:106,dev_csi_tx_if0_main_clk_clk:106,dev_csi_tx_if0_vbus_clk_clk:106,dev_csi_tx_if_v2_0_dphy_txbyteclkhs_cl_clk:121,dev_csi_tx_if_v2_0_esc_clk_clk:121,dev_csi_tx_if_v2_0_main_clk_clk:121,dev_csi_tx_if_v2_0_vbus_clk_clk:121,dev_csi_tx_if_v2_1_dphy_txbyteclkhs_cl_clk:121,dev_csi_tx_if_v2_1_esc_clk_clk:121,dev_csi_tx_if_v2_1_main_clk_clk:121,dev_csi_tx_if_v2_1_vbus_clk_clk:121,dev_ctrl_mmr0_bus_vbusp_clk:[60,76],dev_dbgsuspendrouter0_intr_clk:[32,45],dev_dcc0_bus_dcc_clksrc0_clk:[60,76],dev_dcc0_bus_dcc_clksrc1_clk:[60,76],dev_dcc0_bus_dcc_clksrc2_clk:[60,76],dev_dcc0_bus_dcc_clksrc3_clk:[60,76],dev_dcc0_bus_dcc_clksrc4_clk:[60,76],dev_dcc0_bus_dcc_clksrc5_clk:[60,76],dev_dcc0_bus_dcc_clksrc6_clk:[60,76],dev_dcc0_bus_dcc_input00_clk:[60,76],dev_dcc0_bus_dcc_input01_clk:[60,76],dev_dcc0_bus_dcc_input02_clk:[60,76],dev_dcc0_bus_dcc_input10_clk:[60,76],dev_dcc0_bus_vbus_clk:[60,76],dev_dcc0_dcc_clksrc0_clk:[32,45,92,106,121],dev_dcc0_dcc_clksrc1_clk:[32,45,92,106,121],dev_dcc0_dcc_clksrc2_clk:[32,45,92,106,121],dev_dcc0_dcc_clksrc3_clk:[32,45,92,106,121],dev_dcc0_dcc_clksrc4_clk:[32,45,92,106,121],dev_dcc0_dcc_clksrc5_clk:[32,45,92,106,121],dev_dcc0_dcc_clksrc6_clk:[32,45,92,106,121],dev_dcc0_dcc_clksrc7_clk:[32,45,106,121],dev_dcc0_dcc_input00_clk:[32,45,92,106,121],dev_dcc0_dcc_input01_clk:[32,45,92,106,121],dev_dcc0_dcc_input02_clk:[32,45,92,106,121],dev_dcc0_dcc_input10_clk:[32,45,92,106,121],dev_dcc0_vbus_clk:[32,45,92,106,121],dev_dcc10_dcc_clksrc0_clk:106,dev_dcc10_dcc_clksrc1_clk:106,dev_dcc10_dcc_clksrc2_clk:106,dev_dcc10_dcc_clksrc3_clk:106,dev_dcc10_dcc_clksrc4_clk:106,dev_dcc10_dcc_clksrc5_clk:106,dev_dcc10_dcc_clksrc6_clk:106,dev_dcc10_dcc_clksrc7_clk:106,dev_dcc10_dcc_input00_clk:106,dev_dcc10_dcc_input01_clk:106,dev_dcc10_dcc_input02_clk:106,dev_dcc10_dcc_input10_clk:106,dev_dcc10_vbus_clk:106,dev_dcc11_dcc_clksrc0_clk:106,dev_dcc11_dcc_clksrc1_clk:106,dev_dcc11_dcc_clksrc2_clk:106,dev_dcc11_dcc_clksrc3_clk:106,dev_dcc11_dcc_clksrc4_clk:106,dev_dcc11_dcc_clksrc5_clk:106,dev_dcc11_dcc_clksrc6_clk:106,dev_dcc11_dcc_clksrc7_clk:106,dev_dcc11_dcc_input00_clk:106,dev_dcc11_dcc_input01_clk:106,dev_dcc11_dcc_input02_clk:106,dev_dcc11_dcc_input10_clk:106,dev_dcc11_vbus_clk:106,dev_dcc12_dcc_clksrc0_clk:106,dev_dcc12_dcc_clksrc1_clk:106,dev_dcc12_dcc_clksrc2_clk:106,dev_dcc12_dcc_clksrc3_clk:106,dev_dcc12_dcc_clksrc4_clk:106,dev_dcc12_dcc_clksrc5_clk:106,dev_dcc12_dcc_clksrc6_clk:106,dev_dcc12_dcc_clksrc7_clk:106,dev_dcc12_dcc_input00_clk:106,dev_dcc12_dcc_input01_clk:106,dev_dcc12_dcc_input02_clk:106,dev_dcc12_dcc_input10_clk:106,dev_dcc12_vbus_clk:106,dev_dcc1_bus_dcc_clksrc0_clk:[60,76],dev_dcc1_bus_dcc_clksrc1_clk:[60,76],dev_dcc1_bus_dcc_clksrc2_clk:[60,76],dev_dcc1_bus_dcc_clksrc3_clk:[60,76],dev_dcc1_bus_dcc_clksrc4_clk:[60,76],dev_dcc1_bus_dcc_clksrc5_clk:[60,76],dev_dcc1_bus_dcc_clksrc6_clk:[60,76],dev_dcc1_bus_dcc_clksrc7_clk:[60,76],dev_dcc1_bus_dcc_input00_clk:[60,76],dev_dcc1_bus_dcc_input01_clk:[60,76],dev_dcc1_bus_dcc_input02_clk:[60,76],dev_dcc1_bus_dcc_input10_clk:[60,76],dev_dcc1_bus_vbus_clk:[60,76],dev_dcc1_dcc_clksrc0_clk:[32,45,92,106,121],dev_dcc1_dcc_clksrc1_clk:[32,45,92,106,121],dev_dcc1_dcc_clksrc2_clk:[32,45,92,106,121],dev_dcc1_dcc_clksrc3_clk:[32,45,92,106,121],dev_dcc1_dcc_clksrc4_clk:[32,45,92,106,121],dev_dcc1_dcc_clksrc5_clk:[32,45,92,106,121],dev_dcc1_dcc_clksrc6_clk:[32,45,92,106,121],dev_dcc1_dcc_clksrc7_clk:[32,45,106,121],dev_dcc1_dcc_input00_clk:[32,45,92,106,121],dev_dcc1_dcc_input01_clk:[32,45,92,106,121],dev_dcc1_dcc_input02_clk:[32,45,92,106,121],dev_dcc1_dcc_input10_clk:[32,45,92,106,121],dev_dcc1_vbus_clk:[32,45,92,106,121],dev_dcc2_bus_dcc_clksrc0_clk:[60,76],dev_dcc2_bus_dcc_clksrc1_clk:[60,76],dev_dcc2_bus_dcc_clksrc2_clk:[60,76],dev_dcc2_bus_dcc_clksrc3_clk:[60,76],dev_dcc2_bus_dcc_clksrc4_clk:[60,76],dev_dcc2_bus_dcc_clksrc5_clk:[60,76],dev_dcc2_bus_dcc_clksrc6_clk:[60,76],dev_dcc2_bus_dcc_clksrc7_clk:[60,76],dev_dcc2_bus_dcc_input00_clk:[60,76],dev_dcc2_bus_dcc_input01_clk:[60,76],dev_dcc2_bus_dcc_input02_clk:[60,76],dev_dcc2_bus_dcc_input10_clk:[60,76],dev_dcc2_bus_vbus_clk:[60,76],dev_dcc2_dcc_clksrc0_clk:[32,45,92,106,121],dev_dcc2_dcc_clksrc1_clk:[32,45,106,121],dev_dcc2_dcc_clksrc2_clk:[32,45,92,106],dev_dcc2_dcc_clksrc3_clk:[32,45,92,106,121],dev_dcc2_dcc_clksrc4_clk:[32,45,92,106,121],dev_dcc2_dcc_clksrc5_clk:[32,45,92,106,121],dev_dcc2_dcc_clksrc6_clk:[32,45,92,106,121],dev_dcc2_dcc_clksrc7_clk:[32,45,92,106,121],dev_dcc2_dcc_input00_clk:[32,45,92,106,121],dev_dcc2_dcc_input01_clk:[32,45,92,106,121],dev_dcc2_dcc_input02_clk:[32,45,92,106,121],dev_dcc2_dcc_input10_clk:[32,45,92,106,121],dev_dcc2_vbus_clk:[32,45,92,106,121],dev_dcc3_bus_dcc_clksrc0_clk:[60,76],dev_dcc3_bus_dcc_clksrc1_clk:[60,76],dev_dcc3_bus_dcc_clksrc2_clk:[60,76],dev_dcc3_bus_dcc_clksrc3_clk:[60,76],dev_dcc3_bus_dcc_clksrc4_clk:[60,76],dev_dcc3_bus_dcc_clksrc5_clk:[60,76],dev_dcc3_bus_dcc_clksrc7_clk:[60,76],dev_dcc3_bus_dcc_input00_clk:[60,76],dev_dcc3_bus_dcc_input01_clk:[60,76],dev_dcc3_bus_dcc_input02_clk:[60,76],dev_dcc3_bus_dcc_input10_clk:[60,76],dev_dcc3_bus_vbus_clk:[60,76],dev_dcc3_dcc_clksrc0_clk:[32,45,92,106,121],dev_dcc3_dcc_clksrc1_clk:[32,45,106,121],dev_dcc3_dcc_clksrc2_clk:[45,92,106,121],dev_dcc3_dcc_clksrc3_clk:[32,45,92,106],dev_dcc3_dcc_clksrc4_clk:[32,45,92,106],dev_dcc3_dcc_clksrc5_clk:[32,45,92,106,121],dev_dcc3_dcc_clksrc6_clk:[32,45,92,106,121],dev_dcc3_dcc_clksrc7_clk:[32,45,92,106,121],dev_dcc3_dcc_input00_clk:[32,45,92,106,121],dev_dcc3_dcc_input01_clk:[32,45,92,106,121],dev_dcc3_dcc_input02_clk:[32,45,92,106,121],dev_dcc3_dcc_input10_clk:[32,45,92,106,121],dev_dcc3_vbus_clk:[32,45,92,106,121],dev_dcc4_bus_dcc_clksrc0_clk:[60,76],dev_dcc4_bus_dcc_clksrc2_clk:[60,76],dev_dcc4_bus_dcc_clksrc3_clk:[60,76],dev_dcc4_bus_dcc_clksrc4_clk:[60,76],dev_dcc4_bus_dcc_clksrc5_clk:[60,76],dev_dcc4_bus_dcc_clksrc6_clk:[60,76],dev_dcc4_bus_dcc_clksrc7_clk:[60,76],dev_dcc4_bus_dcc_input00_clk:[60,76],dev_dcc4_bus_dcc_input01_clk:[60,76],dev_dcc4_bus_dcc_input02_clk:[60,76],dev_dcc4_bus_dcc_input10_clk:[60,76],dev_dcc4_bus_vbus_clk:[60,76],dev_dcc4_dcc_clksrc0_clk:[32,45,92,106,121],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:45,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:45,dev_dcc4_dcc_clksrc1_clk:[32,45,92,106],dev_dcc4_dcc_clksrc2_clk:[32,45,92,106,121],dev_dcc4_dcc_clksrc3_clk:[32,45,92,106,121],dev_dcc4_dcc_clksrc4_clk:[32,45,92,106,121],dev_dcc4_dcc_clksrc5_clk:[32,45,92,106,121],dev_dcc4_dcc_clksrc6_clk:[32,45,92,106],dev_dcc4_dcc_clksrc7_clk:[32,45,92,106,121],dev_dcc4_dcc_input00_clk:[32,45,92,106,121],dev_dcc4_dcc_input01_clk:[32,45,92,106,121],dev_dcc4_dcc_input02_clk:[32,45,92,106,121],dev_dcc4_dcc_input10_clk:[32,45,92,106,121],dev_dcc4_vbus_clk:[32,45,92,106,121],dev_dcc5_bus_dcc_clksrc0_clk:[60,76],dev_dcc5_bus_dcc_clksrc1_clk:[60,76],dev_dcc5_bus_dcc_clksrc2_clk:[60,76],dev_dcc5_bus_dcc_clksrc3_clk:[60,76],dev_dcc5_bus_dcc_clksrc4_clk:[60,76],dev_dcc5_bus_dcc_clksrc5_clk:[60,76],dev_dcc5_bus_dcc_clksrc6_clk:[60,76],dev_dcc5_bus_dcc_clksrc7_clk:[60,76],dev_dcc5_bus_dcc_input00_clk:[60,76],dev_dcc5_bus_dcc_input01_clk:[60,76],dev_dcc5_bus_dcc_input02_clk:[60,76],dev_dcc5_bus_dcc_input10_clk:[60,76],dev_dcc5_bus_vbus_clk:[60,76],dev_dcc5_dcc_clksrc0_clk:[32,45,92,106],dev_dcc5_dcc_clksrc1_clk:[32,45,92,106,121],dev_dcc5_dcc_clksrc2_clk:[32,45,106,121],dev_dcc5_dcc_clksrc3_clk:[32,45,106,121],dev_dcc5_dcc_clksrc4_clk:[32,45,92,106,121],dev_dcc5_dcc_clksrc5_clk:[32,45,106],dev_dcc5_dcc_clksrc6_clk:[32,45,92,106,121],dev_dcc5_dcc_clksrc7_clk:[32,45,106,121],dev_dcc5_dcc_input00_clk:[32,45,92,106,121],dev_dcc5_dcc_input01_clk:[32,45,92,106,121],dev_dcc5_dcc_input02_clk:[32,45,92,106,121],dev_dcc5_dcc_input10_clk:[32,45,92,106,121],dev_dcc5_vbus_clk:[32,45,92,106,121],dev_dcc6_bus_dcc_clksrc0_clk:[60,76],dev_dcc6_bus_dcc_clksrc1_clk:[60,76],dev_dcc6_bus_dcc_clksrc2_clk:[60,76],dev_dcc6_bus_dcc_clksrc3_clk:[60,76],dev_dcc6_bus_dcc_clksrc4_clk:[60,76],dev_dcc6_bus_dcc_clksrc5_clk:[60,76],dev_dcc6_bus_dcc_clksrc6_clk:[60,76],dev_dcc6_bus_dcc_clksrc7_clk:[60,76],dev_dcc6_bus_dcc_input00_clk:[60,76],dev_dcc6_bus_dcc_input01_clk:[60,76],dev_dcc6_bus_dcc_input02_clk:[60,76],dev_dcc6_bus_dcc_input10_clk:[60,76],dev_dcc6_bus_vbus_clk:[60,76],dev_dcc6_dcc_clksrc0_clk:[32,92,106,121],dev_dcc6_dcc_clksrc1_clk:[32,92,106,121],dev_dcc6_dcc_clksrc2_clk:[32,92,106,121],dev_dcc6_dcc_clksrc3_clk:[32,92,106,121],dev_dcc6_dcc_clksrc4_clk:[32,92,106,121],dev_dcc6_dcc_clksrc5_clk:[32,92,106,121],dev_dcc6_dcc_clksrc6_clk:[32,92,106,121],dev_dcc6_dcc_clksrc7_clk:[32,92,106,121],dev_dcc6_dcc_input00_clk:[32,92,106,121],dev_dcc6_dcc_input01_clk:[32,92,106,121],dev_dcc6_dcc_input02_clk:[32,92,106,121],dev_dcc6_dcc_input10_clk:[32,92,106,121],dev_dcc6_vbus_clk:[32,92,106,121],dev_dcc7_bus_dcc_clksrc0_clk:[60,76],dev_dcc7_bus_dcc_clksrc1_clk:[60,76],dev_dcc7_bus_dcc_clksrc2_clk:[60,76],dev_dcc7_bus_dcc_clksrc3_clk:[60,76],dev_dcc7_bus_dcc_clksrc4_clk:[60,76],dev_dcc7_bus_dcc_clksrc5_clk:[60,76],dev_dcc7_bus_dcc_clksrc6_clk:[60,76],dev_dcc7_bus_dcc_clksrc7_clk:[60,76],dev_dcc7_bus_dcc_input00_clk:[60,76],dev_dcc7_bus_dcc_input01_clk:[60,76],dev_dcc7_bus_dcc_input02_clk:[60,76],dev_dcc7_bus_dcc_input10_clk:[60,76],dev_dcc7_bus_vbus_clk:[60,76],dev_dcc7_dcc_clksrc0_clk:[106,121],dev_dcc7_dcc_clksrc1_clk:[106,121],dev_dcc7_dcc_clksrc2_clk:[106,121],dev_dcc7_dcc_clksrc3_clk:106,dev_dcc7_dcc_clksrc4_clk:106,dev_dcc7_dcc_clksrc5_clk:[106,121],dev_dcc7_dcc_clksrc6_clk:[106,121],dev_dcc7_dcc_clksrc7_clk:[106,121],dev_dcc7_dcc_input00_clk:[106,121],dev_dcc7_dcc_input01_clk:[106,121],dev_dcc7_dcc_input02_clk:[106,121],dev_dcc7_dcc_input10_clk:[106,121],dev_dcc7_vbus_clk:[106,121],dev_dcc8_dcc_clksrc0_clk:[106,121],dev_dcc8_dcc_clksrc1_clk:[106,121],dev_dcc8_dcc_clksrc2_clk:[106,121],dev_dcc8_dcc_clksrc3_clk:[106,121],dev_dcc8_dcc_clksrc4_clk:[106,121],dev_dcc8_dcc_clksrc5_clk:106,dev_dcc8_dcc_clksrc6_clk:[106,121],dev_dcc8_dcc_clksrc7_clk:[106,121],dev_dcc8_dcc_input00_clk:[106,121],dev_dcc8_dcc_input01_clk:[106,121],dev_dcc8_dcc_input02_clk:[106,121],dev_dcc8_dcc_input10_clk:[106,121],dev_dcc8_vbus_clk:[106,121],dev_dcc9_dcc_clksrc0_clk:[106,121],dev_dcc9_dcc_clksrc1_clk:[106,121],dev_dcc9_dcc_clksrc2_clk:[106,121],dev_dcc9_dcc_clksrc3_clk:[106,121],dev_dcc9_dcc_clksrc4_clk:[106,121],dev_dcc9_dcc_clksrc5_clk:[106,121],dev_dcc9_dcc_clksrc6_clk:[106,121],dev_dcc9_dcc_clksrc7_clk:106,dev_dcc9_dcc_input00_clk:[106,121],dev_dcc9_dcc_input01_clk:[106,121],dev_dcc9_dcc_input02_clk:[106,121],dev_dcc9_dcc_input10_clk:[106,121],dev_dcc9_vbus_clk:[106,121],dev_ddpa0_ddpa_clk:[32,45],dev_ddr0_ddrss_cfg_clk:[106,121],dev_ddr0_ddrss_ddr_pll_clk:[92,106,121],dev_ddr0_ddrss_io_ck:106,dev_ddr0_ddrss_io_ck_n:106,dev_ddr0_ddrss_vbus_clk:[106,121],dev_ddr0_pll_ctrl_clk:[92,106,121],dev_ddr16ss0_ddrss_ddr_pll_clk:[32,45],dev_ddr16ss0_ddrss_tck:32,dev_ddr16ss0_pll_ctrl_clk:[32,45],dev_ddr1_ddrss_cfg_clk:121,dev_ddr1_ddrss_ddr_pll_clk:121,dev_ddr1_ddrss_vbus_clk:121,dev_ddr1_pll_ctrl_clk:121,dev_ddrss0_bus_ddrss_byp_4x_clk:[60,76],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[60,76],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[60,76],dev_ddrss0_bus_ddrss_cfg_clk:[60,76],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[60,76],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[60,76],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[60,76],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[60,76],dev_ddrss0_bus_ddrss_tclk:[60,76],dev_ddrss0_bus_ddrss_vbus_clk:[60,76],dev_debugss0_bus_atb0_clk:[60,76],dev_debugss0_bus_atb1_clk:[60,76],dev_debugss0_bus_atb2_clk:[60,76],dev_debugss0_bus_atb3_clk:[60,76],dev_debugss0_bus_atb4_clk:[60,76],dev_debugss0_bus_atb5_clk:[60,76],dev_debugss0_bus_cfg_clk:[60,76],dev_debugss0_bus_dbg_clk:[60,76],dev_debugss0_bus_sys_clk:[60,76],dev_debugss0_cfg_clk:32,dev_debugss0_dbg_clk:32,dev_debugss0_sys_clk:32,dev_debugss_wrap0_atb_clk:[32,45,92,106,121],dev_debugss_wrap0_bus_atb_clk:[60,76],dev_debugss_wrap0_bus_core_clk:[60,76],dev_debugss_wrap0_bus_jtag_tck:[60,76],dev_debugss_wrap0_bus_trexpt_clk:[60,76],dev_debugss_wrap0_core_clk:[32,45,92,106,121],dev_debugss_wrap0_cstpiu_traceclk:[32,92,106,121],dev_debugss_wrap0_jtag_tck:[32,45,92,106,121],dev_debugss_wrap0_trexpt_clk:[32,45,92,106,121],dev_debugsuspendrtr0_bus_intr_clk:[60,76],dev_debugsuspendrtr0_intr_clk:121,dev_decoder0_sys_clk:106,dev_dftss0_bus_vbusp_clk_clk:[60,76],dev_dmass0_bcdma_0_clk:[32,45],dev_dmass0_cbass_0_clk:[32,45],dev_dmass0_intaggr_0_clk:[32,45],dev_dmass0_ipcss_0_clk:[32,45],dev_dmass0_pktdma_0_clk:[32,45],dev_dmass0_ringacc_0_clk:[32,45],dev_dmpac0_clk:[106,121],dev_dmpac0_pll_dco_clk:106,dev_dmpac0_sde_0_clk:[106,121],dev_dmpac0_utc_0_psil_leaf_clk:121,dev_dmpac_vpac_psilss0_main_clk:121,dev_dphy_rx0_io_rx_cl_l_m:[32,121],dev_dphy_rx0_io_rx_cl_l_p:[32,121],dev_dphy_rx0_jtag_tck:[32,121],dev_dphy_rx0_main_clk_clk:[32,106,121],dev_dphy_rx0_ppi_d_rx_ulps_esc:121,dev_dphy_rx0_ppi_rx_byte_clk:[32,106,121],dev_dphy_rx1_io_rx_cl_l_m:121,dev_dphy_rx1_io_rx_cl_l_p:121,dev_dphy_rx1_jtag_tck:121,dev_dphy_rx1_main_clk_clk:[106,121],dev_dphy_rx1_ppi_d_rx_ulps_esc:121,dev_dphy_rx1_ppi_rx_byte_clk:[106,121],dev_dphy_tx0_ck_m:[106,121],dev_dphy_tx0_ck_p:[106,121],dev_dphy_tx0_clk:[106,121],dev_dphy_tx0_dphy_ref_clk:[106,121],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[106,121],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[106,121],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[106,121],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[106,121],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[106,121],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[106,121],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[106,121],dev_dphy_tx0_ip2_ppi_m_txclkesc_clk:121,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[106,121],dev_dphy_tx0_psm_clk:[106,121],dev_dphy_tx0_tap_tck:121,dev_dphy_tx1_ck_m:121,dev_dphy_tx1_ck_p:121,dev_dphy_tx1_clk:121,dev_dphy_tx1_dphy_ref_clk:121,dev_dphy_tx1_dphy_ref_clk_parent_board_0_hfosc1_clk_out:121,dev_dphy_tx1_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:121,dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:121,dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:121,dev_dphy_tx1_ip1_ppi_m_rxclkesc_clk:121,dev_dphy_tx1_ip1_ppi_m_txclkesc_clk:121,dev_dphy_tx1_ip1_ppi_txbyteclkhs_cl_clk:121,dev_dphy_tx1_ip2_ppi_txbyteclkhs_cl_clk:121,dev_dphy_tx1_psm_clk:121,dev_dphy_tx1_tap_tck:121,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:60,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:76,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:60,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:76,dev_dss0_bus_dpi_1_in_clk:[60,76],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[60,76],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:60,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:60,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:76,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:76,dev_dss0_bus_dpi_1_out_clk:[60,76],dev_dss0_bus_dss_func_clk:[60,76],dev_dss0_dpi0_ext_clksel:106,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:106,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:106,dev_dss0_dpi1_ext_clksel:106,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:106,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:106,dev_dss0_dpi_0_in_clk:32,dev_dss0_dpi_1_in_clk:32,dev_dss0_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:32,dev_dss0_dpi_1_in_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:32,dev_dss0_dpi_1_out_clk:32,dev_dss0_dss_func_clk:[32,106,121],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[106,121],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[106,121],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[106,121],dev_dss0_dss_inst0_dpi_0_in_clk:121,dev_dss0_dss_inst0_dpi_0_out_2x_clk:[106,121],dev_dss0_dss_inst0_dpi_0_out_clk:[106,121],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[106,121],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[106,121],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:121,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:106,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[106,121],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[106,121],dev_dss0_dss_inst0_dpi_1_out_clk:[106,121],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[106,121],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[106,121],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[106,121],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:121,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:106,dev_dss0_dss_inst0_dpi_2_in_clk:121,dev_dss0_dss_inst0_dpi_2_in_clk_parent_dpi0_ext_clksel_out0:121,dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:121,dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:121,dev_dss0_dss_inst0_dpi_2_out_clk:[106,121],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[106,121],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[106,121],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:121,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:106,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[106,121],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[106,121],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk_dup0:121,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:106,dev_dss0_dss_inst0_dpi_3_out_clk:[106,121],dev_dss0_dss_inst0_para_1_out_clk:121,dev_dss0_dss_inst0_para_3_out_clk:121,dev_dss_dsi0_dphy_0_rx_esc_clk:[106,121],dev_dss_dsi0_dphy_0_tx_esc_clk:[106,121],dev_dss_dsi0_dpi_0_clk:[106,121],dev_dss_dsi0_pll_ctrl_clk:[106,121],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[106,121],dev_dss_dsi0_sys_clk:[106,121],dev_dss_dsi1_dphy_0_rx_esc_clk:121,dev_dss_dsi1_dphy_0_tx_esc_clk:121,dev_dss_dsi1_dpi_0_clk:121,dev_dss_dsi1_pll_ctrl_clk:121,dev_dss_dsi1_ppi_0_txbyteclkhs_cl_clk:121,dev_dss_dsi1_sys_clk:121,dev_dss_edp0_aif_i2s_clk:[106,121],dev_dss_edp0_dpi_2_2x_clk:[106,121],dev_dss_edp0_dpi_2_clk:[106,121],dev_dss_edp0_dpi_3_clk:[106,121],dev_dss_edp0_dpi_4_clk:[106,121],dev_dss_edp0_dpi_5_clk:[106,121],dev_dss_edp0_dptx_mod_clk:[106,121],dev_dss_edp0_phy_ln0_refclk:[106,121],dev_dss_edp0_phy_ln0_rxclk:[106,121],dev_dss_edp0_phy_ln0_rxfclk:[106,121],dev_dss_edp0_phy_ln0_txclk:[106,121],dev_dss_edp0_phy_ln0_txfclk:[106,121],dev_dss_edp0_phy_ln0_txmclk:[106,121],dev_dss_edp0_phy_ln1_refclk:[106,121],dev_dss_edp0_phy_ln1_rxclk:[106,121],dev_dss_edp0_phy_ln1_rxfclk:[106,121],dev_dss_edp0_phy_ln1_txclk:[106,121],dev_dss_edp0_phy_ln1_txfclk:[106,121],dev_dss_edp0_phy_ln1_txmclk:[106,121],dev_dss_edp0_phy_ln2_refclk:[106,121],dev_dss_edp0_phy_ln2_rxclk:[106,121],dev_dss_edp0_phy_ln2_rxfclk:[106,121],dev_dss_edp0_phy_ln2_txclk:[106,121],dev_dss_edp0_phy_ln2_txfclk:[106,121],dev_dss_edp0_phy_ln2_txmclk:[106,121],dev_dss_edp0_phy_ln3_refclk:[106,121],dev_dss_edp0_phy_ln3_rxclk:[106,121],dev_dss_edp0_phy_ln3_rxfclk:[106,121],dev_dss_edp0_phy_ln3_txclk:[106,121],dev_dss_edp0_phy_ln3_txfclk:[106,121],dev_dss_edp0_phy_ln3_txmclk:[106,121],dev_dss_edp0_pll_ctrl_clk:[106,121],dev_ecap0_bus_vbus_clk:[60,76],dev_ecap0_vbus_clk:[32,45,92,106,121],dev_ecap1_vbus_clk:[32,45,92,106,121],dev_ecap2_vbus_clk:[32,45,92,106,121],dev_ecc_aggr0_bus_aggr_clk:[60,76],dev_ecc_aggr1_bus_aggr_clk:[60,76],dev_ecc_aggr2_bus_aggr_clk:[60,76],dev_efuse0_bus_efc0_ctl_fclk:60,dev_efuse0_bus_efc1_ctl_fclk:60,dev_efuse0_bus_vbusp_pll_clk_clk:[60,76],dev_ehrpwm0_bus_vbusp_clk:[60,76],dev_ehrpwm0_vbusp_clk:[92,106],dev_ehrpwm1_bus_vbusp_clk:[60,76],dev_ehrpwm1_vbusp_clk:[92,106],dev_ehrpwm2_bus_vbusp_clk:[60,76],dev_ehrpwm2_vbusp_clk:[92,106],dev_ehrpwm3_bus_vbusp_clk:[60,76],dev_ehrpwm3_vbusp_clk:[92,106],dev_ehrpwm4_bus_vbusp_clk:[60,76],dev_ehrpwm4_vbusp_clk:[92,106],dev_ehrpwm5_bus_vbusp_clk:[60,76],dev_ehrpwm5_vbusp_clk:[92,106],dev_elm0_bus_vbusp_clk:[60,76],dev_elm0_vbusp_clk:[32,45,92,106,121],dev_encoder0_sys_clk:106,dev_epwm0_vbusp_clk:[32,45,121],dev_epwm1_vbusp_clk:[32,45,121],dev_epwm2_vbusp_clk:[32,45,121],dev_epwm3_vbusp_clk:[45,121],dev_epwm4_vbusp_clk:[45,121],dev_epwm5_vbusp_clk:[45,121],dev_epwm6_vbusp_clk:45,dev_epwm7_vbusp_clk:45,dev_epwm8_vbusp_clk:45,dev_eqep0_bus_vbus_clk:[60,76],dev_eqep0_vbus_clk:[32,45,92,106,121],dev_eqep1_bus_vbus_clk:[60,76],dev_eqep1_vbus_clk:[32,45,92,106,121],dev_eqep2_bus_vbus_clk:[60,76],dev_eqep2_vbus_clk:[32,45,92,106,121],dev_esm0_bus_clk:[60,76],dev_esm0_clk:[32,45,92,106,121],dev_fsirx0_fsi_rx_ck:45,dev_fsirx0_fsi_rx_lpbk_ck:45,dev_fsirx0_fsi_rx_vbus_clk:45,dev_fsirx1_fsi_rx_ck:45,dev_fsirx1_fsi_rx_lpbk_ck:45,dev_fsirx1_fsi_rx_vbus_clk:45,dev_fsirx2_fsi_rx_ck:45,dev_fsirx2_fsi_rx_lpbk_ck:45,dev_fsirx2_fsi_rx_vbus_clk:45,dev_fsirx3_fsi_rx_ck:45,dev_fsirx3_fsi_rx_lpbk_ck:45,dev_fsirx3_fsi_rx_vbus_clk:45,dev_fsirx4_fsi_rx_ck:45,dev_fsirx4_fsi_rx_lpbk_ck:45,dev_fsirx4_fsi_rx_vbus_clk:45,dev_fsirx5_fsi_rx_ck:45,dev_fsirx5_fsi_rx_lpbk_ck:45,dev_fsirx5_fsi_rx_vbus_clk:45,dev_fsitx0_fsi_tx_ck:45,dev_fsitx0_fsi_tx_pll_clk:45,dev_fsitx0_fsi_tx_vbus_clk:45,dev_fsitx1_fsi_tx_ck:45,dev_fsitx1_fsi_tx_pll_clk:45,dev_fsitx1_fsi_tx_vbus_clk:45,dev_fss0_fsas_0_gclk:[32,45],dev_fss0_ospi_0_ospi_dqs_clk:[32,45],dev_fss0_ospi_0_ospi_hclk_clk:[32,45],dev_fss0_ospi_0_ospi_iclk_clk:[32,45],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[32,45],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[32,45],dev_fss0_ospi_0_ospi_oclk_clk:[32,45],dev_fss0_ospi_0_ospi_pclk_clk:[32,45],dev_fss0_ospi_0_ospi_rclk_clk:[32,45],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[32,45],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[32,45],dev_gic0_bus_vclk_clk:[60,76],dev_gicss0_vclk_clk:[32,45],dev_gpio0_bus_mmr_clk:[60,76],dev_gpio0_mmr_clk:[32,45,92,106,121],dev_gpio1_bus_mmr_clk:[60,76],dev_gpio1_mmr_clk:[32,45,106],dev_gpio2_mmr_clk:[92,106,121],dev_gpio3_mmr_clk:106,dev_gpio4_mmr_clk:[92,106,121],dev_gpio5_mmr_clk:106,dev_gpio6_mmr_clk:[92,106,121],dev_gpio7_mmr_clk:106,dev_gpiomux_intrtr0_bus_intr_clk:[60,76],dev_gpiomux_intrtr0_intr_clk:[92,106,121],dev_gpmc0_bus_func_clk:[60,76],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[60,76],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[60,76],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[60,76],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[60,76],dev_gpmc0_bus_pi_gpmc_ret_clk:[60,76],dev_gpmc0_bus_po_gpmc_dev_clk:[60,76],dev_gpmc0_bus_vbusp_clk:[60,76],dev_gpmc0_func_clk:[32,45,92,106,121],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[32,45,92,106,121],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[92,106,121],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[92,106,121],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[92,106,121],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[32,45],dev_gpmc0_pi_gpmc_ret_clk:[32,45,92,106,121],dev_gpmc0_po_gpmc_dev_clk:[32,45,92,106,121],dev_gpmc0_vbusm_clk:[32,45,121],dev_gpmc0_vbusp_clk:[92,106],dev_gpu0_bus_hyd_core_clk:[60,76],dev_gpu0_bus_mem_clk:[60,76],dev_gpu0_bus_sgx_core_clk:[60,76],dev_gpu0_bus_sys_clk:[60,76],dev_gpu0_gpu_0_gpu_pll_clk:106,dev_gpu0_gpu_clk:32,dev_gpu_rs_bw_limiter2_clk_clk:32,dev_gpu_ws_bw_limiter3_clk_clk:32,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[60,76],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[60,76],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[60,76],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[60,76],dev_gtc0_bus_vbusp_clk:[60,76],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[60,76],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[60,76],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[60,76],dev_gtc0_gtc_clk:[45,92,106,121],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[45,92,106,121],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[45,92,106,121],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[92,106,121],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[45,92,106,121],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[92,106,121],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[92,106,121],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[45,92,106,121],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:92,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[106,121],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:45,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:45,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:45,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:92,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:92,dev_gtc0_vbusp_clk:[45,92,106,121],dev_i2c0_bus_clk:[60,76],dev_i2c0_bus_piscl:60,dev_i2c0_bus_pisys_clk:[60,76],dev_i2c0_clk:[32,45,92,106,121],dev_i2c0_piscl:[32,45,92,106,121],dev_i2c0_pisys_clk:[32,45,92,106,121],dev_i2c0_porscl:[32,45,92,106,121],dev_i2c1_bus_clk:[60,76],dev_i2c1_bus_piscl:60,dev_i2c1_bus_pisys_clk:[60,76],dev_i2c1_clk:[32,45,92,106,121],dev_i2c1_piscl:[32,45,92,106,121],dev_i2c1_pisys_clk:[32,45,92,106,121],dev_i2c1_porscl:[32,45,92,106,121],dev_i2c2_bus_clk:[60,76],dev_i2c2_bus_piscl:60,dev_i2c2_bus_pisys_clk:[60,76],dev_i2c2_clk:[32,45,92,106,121],dev_i2c2_piscl:[32,45,92,106,121],dev_i2c2_pisys_clk:[32,45,92,106,121],dev_i2c2_porscl:[32,45,92,106,121],dev_i2c3_bus_clk:[60,76],dev_i2c3_bus_piscl:60,dev_i2c3_bus_pisys_clk:[60,76],dev_i2c3_clk:[32,45,92,106,121],dev_i2c3_piscl:[32,45,92,106,121],dev_i2c3_pisys_clk:[32,45,92,106,121],dev_i2c3_porscl:[32,45,92,106,121],dev_i2c4_clk:[92,106,121],dev_i2c4_piscl:[92,106,121],dev_i2c4_pisys_clk:[92,106,121],dev_i2c4_porscl:[92,106,121],dev_i2c5_clk:[92,106,121],dev_i2c5_piscl:[92,106,121],dev_i2c5_pisys_clk:[92,106,121],dev_i2c5_porscl:[92,106,121],dev_i2c6_clk:[92,106,121],dev_i2c6_piscl:[92,106,121],dev_i2c6_pisys_clk:[92,106,121],dev_i2c6_porscl:[92,106,121],dev_i3c0_i3c_pclk_clk:[92,106],dev_i3c0_i3c_scl_di:[92,106],dev_i3c0_i3c_scl_do:[92,106],dev_i3c0_i3c_sclk_clk:[92,106],dev_icssm0_core_clk:32,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:32,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:32,dev_icssm0_iep_clk:32,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:32,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:32,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:32,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:32,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:32,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:32,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:32,dev_icssm0_uclk_clk:32,dev_icssm0_vclk_clk:32,dev_id:13,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_gpu_pll_clk:121,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_pll_ctrl_clk:121,dev_j7am_32_64_atb_funnel0_dbg_clk:121,dev_j7am_32_64_atb_funnel1_dbg_clk:121,dev_j7am_32_64_atb_funnel2_dbg_clk:121,dev_j7am_bolt_pgd0_wkup_osc0_clk:121,dev_j7am_hwa_atb_funnel0_dbg_clk:121,dev_j7am_main_16ff0_wkup_osc0_clk:121,dev_j7am_pulsar_atb_funnel0_dbg_clk:121,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[60,76],dev_led0_led_clk:[45,92,106,121],dev_led0_vbus_clk:[32,92,106,121],dev_led0_vbusp_clk:45,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[60,76],dev_main2mcu_lvl_intrtr0_intr_clk:[106,121],dev_main2mcu_pls_intrtr0_bus_intr_clk:[60,76],dev_main2mcu_pls_intrtr0_intr_clk:[106,121],dev_main_gpiomux_introuter0_intr_clk:[32,45],dev_mcan0_mcanss_can_rxd:121,dev_mcan0_mcanss_cclk_clk:[32,45,92,106,121],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[32,45],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,92,106,121],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:45,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[32,92,106,121],dev_mcan0_mcanss_hclk_clk:[32,45,92,106,121],dev_mcan10_mcanss_can_rxd:121,dev_mcan10_mcanss_cclk_clk:[92,106,121],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan10_mcanss_hclk_clk:[92,106,121],dev_mcan11_mcanss_can_rxd:121,dev_mcan11_mcanss_cclk_clk:[92,106,121],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan11_mcanss_hclk_clk:[92,106,121],dev_mcan12_mcanss_can_rxd:121,dev_mcan12_mcanss_cclk_clk:[92,106,121],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan12_mcanss_hclk_clk:[92,106,121],dev_mcan13_mcanss_can_rxd:121,dev_mcan13_mcanss_cclk_clk:[92,106,121],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan13_mcanss_hclk_clk:[92,106,121],dev_mcan14_mcanss_can_rxd:121,dev_mcan14_mcanss_cclk_clk:[92,121],dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,121],dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,121],dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,121],dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,121],dev_mcan14_mcanss_hclk_clk:[92,121],dev_mcan15_mcanss_can_rxd:121,dev_mcan15_mcanss_cclk_clk:[92,121],dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,121],dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,121],dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,121],dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,121],dev_mcan15_mcanss_hclk_clk:[92,121],dev_mcan16_mcanss_can_rxd:121,dev_mcan16_mcanss_cclk_clk:[92,121],dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,121],dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,121],dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,121],dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,121],dev_mcan16_mcanss_hclk_clk:[92,121],dev_mcan17_mcanss_can_rxd:121,dev_mcan17_mcanss_cclk_clk:[92,121],dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,121],dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,121],dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,121],dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,121],dev_mcan17_mcanss_hclk_clk:[92,121],dev_mcan1_mcanss_can_rxd:121,dev_mcan1_mcanss_cclk_clk:[45,92,106,121],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:45,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,92,106,121],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[45,92,106,121],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:45,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan1_mcanss_hclk_clk:[45,92,106,121],dev_mcan2_mcanss_can_rxd:121,dev_mcan2_mcanss_cclk_clk:[92,106,121],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan2_mcanss_hclk_clk:[92,106,121],dev_mcan3_mcanss_can_rxd:121,dev_mcan3_mcanss_cclk_clk:[92,106,121],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan3_mcanss_hclk_clk:[92,106,121],dev_mcan4_mcanss_can_rxd:121,dev_mcan4_mcanss_cclk_clk:[92,106,121],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan4_mcanss_hclk_clk:[92,106,121],dev_mcan5_mcanss_can_rxd:121,dev_mcan5_mcanss_cclk_clk:[92,106,121],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan5_mcanss_hclk_clk:[92,106,121],dev_mcan6_mcanss_can_rxd:121,dev_mcan6_mcanss_cclk_clk:[92,106,121],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan6_mcanss_hclk_clk:[92,106,121],dev_mcan7_mcanss_can_rxd:121,dev_mcan7_mcanss_cclk_clk:[92,106,121],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan7_mcanss_hclk_clk:[92,106,121],dev_mcan8_mcanss_can_rxd:121,dev_mcan8_mcanss_cclk_clk:[92,106,121],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan8_mcanss_hclk_clk:[92,106,121],dev_mcan9_mcanss_can_rxd:121,dev_mcan9_mcanss_cclk_clk:[92,106,121],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[92,106,121],dev_mcan9_mcanss_hclk_clk:[92,106,121],dev_mcasp0_aux_clk:[32,92,106,121],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[92,121],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[92,106,121],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_mcasp0_bus_aux_clk:[60,76],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[60,76],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[60,76],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:60,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:76,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcasp0_bus_mcasp_ahclkr_pin:60,dev_mcasp0_bus_mcasp_ahclkx_pin:60,dev_mcasp0_bus_vbusp_clk:[60,76],dev_mcasp0_mcasp_aclkr_pin:[32,92,106,121],dev_mcasp0_mcasp_aclkr_pout:[32,92,106,121],dev_mcasp0_mcasp_aclkx_pin:[32,92,106,121],dev_mcasp0_mcasp_aclkx_pout:[32,92,106,121],dev_mcasp0_mcasp_afsr_pout:[32,121],dev_mcasp0_mcasp_afsx_pout:[32,121],dev_mcasp0_mcasp_ahclkr_pin:[32,92,106,121],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,92,121],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,92,121],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,92,106,121],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp0_mcasp_ahclkr_pout:[32,92,106,121],dev_mcasp0_mcasp_ahclkx_pin:[32,92,106,121],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,92,121],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,92,121],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,92,106,121],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp0_mcasp_ahclkx_pout:[32,92,106,121],dev_mcasp0_vbusp_clk:[32,92,106,121],dev_mcasp10_aux_clk:106,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:106,dev_mcasp10_mcasp_aclkr_pin:106,dev_mcasp10_mcasp_aclkr_pout:106,dev_mcasp10_mcasp_aclkx_pin:106,dev_mcasp10_mcasp_aclkx_pout:106,dev_mcasp10_mcasp_ahclkr_pin:106,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp10_mcasp_ahclkr_pout:106,dev_mcasp10_mcasp_ahclkx_pin:106,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp10_mcasp_ahclkx_pout:106,dev_mcasp10_vbusp_clk:106,dev_mcasp11_aux_clk:106,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:106,dev_mcasp11_mcasp_aclkr_pin:106,dev_mcasp11_mcasp_aclkr_pout:106,dev_mcasp11_mcasp_aclkx_pin:106,dev_mcasp11_mcasp_aclkx_pout:106,dev_mcasp11_mcasp_ahclkr_pin:106,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp11_mcasp_ahclkr_pout:106,dev_mcasp11_mcasp_ahclkx_pin:106,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp11_mcasp_ahclkx_pout:106,dev_mcasp11_vbusp_clk:106,dev_mcasp1_aux_clk:[32,92,106,121],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[92,121],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[92,106,121],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_mcasp1_bus_aux_clk:[60,76],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[60,76],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[60,76],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:60,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:76,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcasp1_bus_mcasp_ahclkr_pin:60,dev_mcasp1_bus_mcasp_ahclkx_pin:60,dev_mcasp1_bus_vbusp_clk:[60,76],dev_mcasp1_mcasp_aclkr_pin:[32,92,106,121],dev_mcasp1_mcasp_aclkr_pout:[32,92,106,121],dev_mcasp1_mcasp_aclkx_pin:[32,92,106,121],dev_mcasp1_mcasp_aclkx_pout:[32,92,106,121],dev_mcasp1_mcasp_afsr_pout:[32,121],dev_mcasp1_mcasp_afsx_pout:[32,121],dev_mcasp1_mcasp_ahclkr_pin:[32,92,106,121],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,92,121],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,92,121],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,92,106,121],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp1_mcasp_ahclkr_pout:[32,92,106,121],dev_mcasp1_mcasp_ahclkx_pin:[32,92,106,121],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,92,121],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,92,121],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,92,106,121],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp1_mcasp_ahclkx_pout:[32,92,106,121],dev_mcasp1_vbusp_clk:[32,92,106,121],dev_mcasp2_aux_clk:[32,92,106,121],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[92,121],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[92,106,121],dev_mcasp2_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_mcasp2_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_mcasp2_bus_aux_clk:[60,76],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[60,76],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[60,76],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:60,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:76,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcasp2_bus_mcasp_ahclkr_pin:60,dev_mcasp2_bus_mcasp_ahclkx_pin:60,dev_mcasp2_bus_vbusp_clk:[60,76],dev_mcasp2_mcasp_aclkr_pin:[32,92,106,121],dev_mcasp2_mcasp_aclkr_pout:[32,92,106,121],dev_mcasp2_mcasp_aclkx_pin:[32,92,106,121],dev_mcasp2_mcasp_aclkx_pout:[32,92,106,121],dev_mcasp2_mcasp_afsr_pout:[32,121],dev_mcasp2_mcasp_afsx_pout:[32,121],dev_mcasp2_mcasp_ahclkr_pin:[32,92,106,121],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,92,121],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,92,121],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,92,106,121],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp2_mcasp_ahclkr_pout:[32,92,106,121],dev_mcasp2_mcasp_ahclkx_pin:[32,92,106,121],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[92,106,121],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[92,106,121],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[92,106,121],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[92,106,121],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,92,121],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,92,121],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[92,106,121],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,92,106,121],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp2_mcasp_ahclkx_pout:[32,92,106,121],dev_mcasp2_vbusp_clk:[32,92,106,121],dev_mcasp3_aux_clk:[106,121],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[106,121],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[106,121],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[106,121],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[106,121],dev_mcasp3_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:121,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[106,121],dev_mcasp3_mcasp_aclkr_pin:[106,121],dev_mcasp3_mcasp_aclkr_pout:[106,121],dev_mcasp3_mcasp_aclkx_pin:[106,121],dev_mcasp3_mcasp_aclkx_pout:[106,121],dev_mcasp3_mcasp_afsr_pout:121,dev_mcasp3_mcasp_afsx_pout:121,dev_mcasp3_mcasp_ahclkr_pin:[106,121],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,121],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,121],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,121],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,121],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:121,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:121,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[106,121],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[106,121],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp3_mcasp_ahclkr_pout:[106,121],dev_mcasp3_mcasp_ahclkx_pin:[106,121],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,121],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,121],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,121],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,121],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:121,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:121,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[106,121],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[106,121],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp3_mcasp_ahclkx_pout:[106,121],dev_mcasp3_vbusp_clk:[106,121],dev_mcasp4_aux_clk:[106,121],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[106,121],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[106,121],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[106,121],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[106,121],dev_mcasp4_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:121,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[106,121],dev_mcasp4_mcasp_aclkr_pin:[106,121],dev_mcasp4_mcasp_aclkr_pout:[106,121],dev_mcasp4_mcasp_aclkx_pin:[106,121],dev_mcasp4_mcasp_aclkx_pout:[106,121],dev_mcasp4_mcasp_afsr_pout:121,dev_mcasp4_mcasp_afsx_pout:121,dev_mcasp4_mcasp_ahclkr_pin:[106,121],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,121],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,121],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,121],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,121],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:121,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:121,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[106,121],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[106,121],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp4_mcasp_ahclkr_pout:[106,121],dev_mcasp4_mcasp_ahclkx_pin:[106,121],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,121],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,121],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,121],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,121],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:121,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:121,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[106,121],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[106,121],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp4_mcasp_ahclkx_pout:[106,121],dev_mcasp4_vbusp_clk:[106,121],dev_mcasp5_aux_clk:106,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:106,dev_mcasp5_mcasp_aclkr_pin:106,dev_mcasp5_mcasp_aclkr_pout:106,dev_mcasp5_mcasp_aclkx_pin:106,dev_mcasp5_mcasp_aclkx_pout:106,dev_mcasp5_mcasp_ahclkr_pin:106,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp5_mcasp_ahclkr_pout:106,dev_mcasp5_mcasp_ahclkx_pin:106,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp5_mcasp_ahclkx_pout:106,dev_mcasp5_vbusp_clk:106,dev_mcasp6_aux_clk:106,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:106,dev_mcasp6_mcasp_aclkr_pin:106,dev_mcasp6_mcasp_aclkr_pout:106,dev_mcasp6_mcasp_aclkx_pin:106,dev_mcasp6_mcasp_aclkx_pout:106,dev_mcasp6_mcasp_ahclkr_pin:106,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp6_mcasp_ahclkr_pout:106,dev_mcasp6_mcasp_ahclkx_pin:106,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp6_mcasp_ahclkx_pout:106,dev_mcasp6_vbusp_clk:106,dev_mcasp7_aux_clk:106,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:106,dev_mcasp7_mcasp_aclkr_pin:106,dev_mcasp7_mcasp_aclkr_pout:106,dev_mcasp7_mcasp_aclkx_pin:106,dev_mcasp7_mcasp_aclkx_pout:106,dev_mcasp7_mcasp_ahclkr_pin:106,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp7_mcasp_ahclkr_pout:106,dev_mcasp7_mcasp_ahclkx_pin:106,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp7_mcasp_ahclkx_pout:106,dev_mcasp7_vbusp_clk:106,dev_mcasp8_aux_clk:106,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:106,dev_mcasp8_mcasp_aclkr_pin:106,dev_mcasp8_mcasp_aclkr_pout:106,dev_mcasp8_mcasp_aclkx_pin:106,dev_mcasp8_mcasp_aclkx_pout:106,dev_mcasp8_mcasp_ahclkr_pin:106,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp8_mcasp_ahclkr_pout:106,dev_mcasp8_mcasp_ahclkx_pin:106,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp8_mcasp_ahclkx_pout:106,dev_mcasp8_vbusp_clk:106,dev_mcasp9_aux_clk:106,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:106,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:106,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:106,dev_mcasp9_mcasp_aclkr_pin:106,dev_mcasp9_mcasp_aclkr_pout:106,dev_mcasp9_mcasp_aclkx_pin:106,dev_mcasp9_mcasp_aclkx_pout:106,dev_mcasp9_mcasp_ahclkr_pin:106,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp9_mcasp_ahclkr_pout:106,dev_mcasp9_mcasp_ahclkx_pin:106,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:106,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:106,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:106,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:106,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:106,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:106,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:106,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:106,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:106,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:106,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:106,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:106,dev_mcasp9_mcasp_ahclkx_pout:106,dev_mcasp9_vbusp_clk:106,dev_mcrc64_0_clk:32,dev_mcspi0_bus_clkspiref_clk:[60,76],dev_mcspi0_bus_io_clkspii_clk:[60,76],dev_mcspi0_bus_io_clkspio_clk:[60,76],dev_mcspi0_bus_vbusp_clk:[60,76],dev_mcspi0_clkspiref_clk:[32,45,92,106,121],dev_mcspi0_io_clkspii_clk:[45,121],dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:[45,121],dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:[45,121],dev_mcspi0_io_clkspio_clk:[32,45,92,106,121],dev_mcspi0_vbusp_clk:[32,45,92,106,121],dev_mcspi1_bus_clkspiref_clk:[60,76],dev_mcspi1_bus_io_clkspii_clk:[60,76],dev_mcspi1_bus_io_clkspio_clk:[60,76],dev_mcspi1_bus_vbusp_clk:[60,76],dev_mcspi1_clkspiref_clk:[32,45,92,106,121],dev_mcspi1_io_clkspii_clk:[45,121],dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:[45,121],dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:[45,121],dev_mcspi1_io_clkspio_clk:[32,45,92,106,121],dev_mcspi1_vbusp_clk:[32,45,92,106,121],dev_mcspi2_bus_clkspiref_clk:[60,76],dev_mcspi2_bus_io_clkspii_clk:[60,76],dev_mcspi2_bus_io_clkspio_clk:[60,76],dev_mcspi2_bus_vbusp_clk:[60,76],dev_mcspi2_clkspiref_clk:[32,45,92,106,121],dev_mcspi2_io_clkspii_clk:[45,121],dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:[45,121],dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:[45,121],dev_mcspi2_io_clkspio_clk:[32,45,92,106,121],dev_mcspi2_vbusp_clk:[32,45,92,106,121],dev_mcspi3_bus_clkspiref_clk:[60,76],dev_mcspi3_bus_io_clkspii_clk:[60,76],dev_mcspi3_bus_io_clkspio_clk:[60,76],dev_mcspi3_bus_vbusp_clk:[60,76],dev_mcspi3_clkspiref_clk:[45,92,106,121],dev_mcspi3_io_clkspii_clk:[45,92,106,121],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:45,dev_mcspi3_io_clkspii_clk_parent_spi3_clk_lpbk_mux_out0:121,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[45,92,106,121],dev_mcspi3_io_clkspio_clk:[45,92,106,121],dev_mcspi3_vbusp_clk:[45,92,106,121],dev_mcspi4_bus_clkspiref_clk:[60,76],dev_mcspi4_bus_io_clkspii_clk:76,dev_mcspi4_bus_io_clkspio_clk:76,dev_mcspi4_bus_vbusp_clk:[60,76],dev_mcspi4_clkspiref_clk:[45,92,106,121],dev_mcspi4_io_clkspii_clk:[45,92,106,121],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:45,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:45,dev_mcspi4_io_clkspio_clk:[45,92,106,121],dev_mcspi4_vbusp_clk:[45,92,106,121],dev_mcspi5_clkspiref_clk:[92,106,121],dev_mcspi5_io_clkspii_clk:121,dev_mcspi5_io_clkspii_clk_parent_board_0_spi5_clk_out:121,dev_mcspi5_io_clkspii_clk_parent_spi_main_5_io_clkspio_clk:121,dev_mcspi5_io_clkspio_clk:[92,106,121],dev_mcspi5_vbusp_clk:[92,106,121],dev_mcspi6_clkspiref_clk:[92,106,121],dev_mcspi6_io_clkspii_clk:121,dev_mcspi6_io_clkspii_clk_parent_board_0_spi6_clk_out:121,dev_mcspi6_io_clkspii_clk_parent_spi_main_6_io_clkspio_clk:121,dev_mcspi6_io_clkspio_clk:[92,106,121],dev_mcspi6_vbusp_clk:[92,106,121],dev_mcspi7_clkspiref_clk:[92,106,121],dev_mcspi7_io_clkspii_clk:121,dev_mcspi7_io_clkspii_clk_parent_board_0_spi7_clk_out:121,dev_mcspi7_io_clkspii_clk_parent_spi_main_7_io_clkspio_clk:121,dev_mcspi7_io_clkspio_clk:[92,106,121],dev_mcspi7_vbusp_clk:[92,106,121],dev_mcu_adc0_adc_clk:92,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:92,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:92,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:92,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:92,dev_mcu_adc0_bus_adc_clk:[60,76],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[60,76],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[60,76],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_adc0_bus_sys_clk:[60,76],dev_mcu_adc0_bus_vbus_clk:[60,76],dev_mcu_adc0_sys_clk:92,dev_mcu_adc0_vbus_clk:92,dev_mcu_adc12_16ffc0_adc_clk:106,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:106,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:106,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:106,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:106,dev_mcu_adc12_16ffc0_sys_clk:106,dev_mcu_adc12_16ffc0_vbus_clk:106,dev_mcu_adc12_16ffc1_adc_clk:106,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:106,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:106,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:106,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:106,dev_mcu_adc12_16ffc1_sys_clk:106,dev_mcu_adc12_16ffc1_vbus_clk:106,dev_mcu_adc12fc_16ffc0_adc_clk:121,dev_mcu_adc12fc_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc12fc_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc12fc_16ffc0_sys_clk:121,dev_mcu_adc12fc_16ffc0_vbus_clk:121,dev_mcu_adc12fc_16ffc1_adc_clk:121,dev_mcu_adc12fc_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc12fc_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc12fc_16ffc1_sys_clk:121,dev_mcu_adc12fc_16ffc1_vbus_clk:121,dev_mcu_adc1_adc_clk:92,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:92,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:92,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:92,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:92,dev_mcu_adc1_bus_adc_clk:[60,76],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[60,76],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[60,76],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_adc1_bus_sys_clk:[60,76],dev_mcu_adc1_bus_vbus_clk:[60,76],dev_mcu_adc1_sys_clk:92,dev_mcu_adc1_vbus_clk:92,dev_mcu_armss0_bus_interface_clk:60,dev_mcu_armss0_cpu0_bus_cpu_clk:[60,76],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[60,76],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[60,76],dev_mcu_armss0_cpu0_bus_interface_clk:[60,76],dev_mcu_armss0_cpu0_bus_interface_phas:[60,76],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[60,76],dev_mcu_armss0_cpu1_bus_cpu_clk:[60,76],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[60,76],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[60,76],dev_mcu_armss0_cpu1_bus_interface_clk:[60,76],dev_mcu_armss0_cpu1_bus_interface_phas:[60,76],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[60,76],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[60,76],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[60,76],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[60,76],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[60,76],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[60,76],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[60,76],dev_mcu_cpsw0_bus_cppi_clk_clk:[60,76],dev_mcu_cpsw0_bus_cpts_genf0_0:60,dev_mcu_cpsw0_bus_cpts_rft_clk:[60,76],dev_mcu_cpsw0_bus_gmii1_mr_clk:[60,76],dev_mcu_cpsw0_bus_gmii1_mt_clk:[60,76],dev_mcu_cpsw0_bus_gmii_rft_clk:[60,76],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[60,76],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[60,76],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[60,76],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[60,76],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[60,76],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[60,76],dev_mcu_cpsw0_cppi_clk_clk:[92,106,121],dev_mcu_cpsw0_cpts_genf0:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[92,106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[106,121],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:92,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:92,dev_mcu_cpsw0_gmii1_mr_clk:[92,106,121],dev_mcu_cpsw0_gmii1_mt_clk:[92,106,121],dev_mcu_cpsw0_gmii_rft_clk:[92,106,121],dev_mcu_cpsw0_mdio_mdclk_o:[92,106,121],dev_mcu_cpsw0_rgmii1_rxc_i:[92,106,121],dev_mcu_cpsw0_rgmii1_txc_i:106,dev_mcu_cpsw0_rgmii1_txc_o:[92,106,121],dev_mcu_cpsw0_rgmii_mhz_250_clk:[92,106,121],dev_mcu_cpsw0_rgmii_mhz_50_clk:[92,106,121],dev_mcu_cpsw0_rgmii_mhz_5_clk:[92,106,121],dev_mcu_cpsw0_rmii_mhz_50_clk:[92,106,121],dev_mcu_cpt2_aggr0_bus_vclk_clk:[60,76],dev_mcu_cpt2_aggr0_vclk_clk:[92,106,121],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[60,76],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[60,76],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[60,76],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[60,76],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[60,76],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[60,76],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[60,76],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[60,76],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[60,76],dev_mcu_dcc0_bus_dcc_input00_clk:[60,76],dev_mcu_dcc0_bus_dcc_input01_clk:[60,76],dev_mcu_dcc0_bus_dcc_input02_clk:[60,76],dev_mcu_dcc0_bus_dcc_input10_clk:[60,76],dev_mcu_dcc0_bus_vbus_clk:[60,76],dev_mcu_dcc0_dcc_clksrc0_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_clksrc1_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_clksrc2_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_clksrc3_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_clksrc4_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_clksrc5_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_clksrc6_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_clksrc7_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_input00_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_input01_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_input02_clk:[32,45,92,106,121],dev_mcu_dcc0_dcc_input10_clk:[32,45,92,106,121],dev_mcu_dcc0_vbus_clk:[32,45,92,106,121],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[60,76],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[60,76],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[60,76],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[60,76],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[60,76],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[60,76],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[60,76],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[60,76],dev_mcu_dcc1_bus_dcc_input00_clk:[60,76],dev_mcu_dcc1_bus_dcc_input01_clk:[60,76],dev_mcu_dcc1_bus_dcc_input02_clk:[60,76],dev_mcu_dcc1_bus_dcc_input10_clk:[60,76],dev_mcu_dcc1_bus_vbus_clk:[60,76],dev_mcu_dcc1_dcc_clksrc0_clk:[92,106,121],dev_mcu_dcc1_dcc_clksrc1_clk:[92,106,121],dev_mcu_dcc1_dcc_clksrc2_clk:[92,106,121],dev_mcu_dcc1_dcc_clksrc3_clk:[92,106,121],dev_mcu_dcc1_dcc_clksrc4_clk:[92,106,121],dev_mcu_dcc1_dcc_clksrc5_clk:[92,106,121],dev_mcu_dcc1_dcc_clksrc6_clk:[92,106,121],dev_mcu_dcc1_dcc_clksrc7_clk:[92,106,121],dev_mcu_dcc1_dcc_input00_clk:[92,106,121],dev_mcu_dcc1_dcc_input01_clk:[92,106,121],dev_mcu_dcc1_dcc_input02_clk:[92,106,121],dev_mcu_dcc1_dcc_input10_clk:[92,106,121],dev_mcu_dcc1_vbus_clk:[92,106,121],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[60,76],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[60,76],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[60,76],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[60,76],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[60,76],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[60,76],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[60,76],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[60,76],dev_mcu_dcc2_bus_dcc_input00_clk:[60,76],dev_mcu_dcc2_bus_dcc_input01_clk:[60,76],dev_mcu_dcc2_bus_dcc_input02_clk:[60,76],dev_mcu_dcc2_bus_dcc_input10_clk:[60,76],dev_mcu_dcc2_bus_vbus_clk:[60,76],dev_mcu_dcc2_dcc_clksrc0_clk:[92,106,121],dev_mcu_dcc2_dcc_clksrc1_clk:[92,106,121],dev_mcu_dcc2_dcc_clksrc2_clk:121,dev_mcu_dcc2_dcc_clksrc3_clk:[92,106,121],dev_mcu_dcc2_dcc_clksrc4_clk:[106,121],dev_mcu_dcc2_dcc_clksrc6_clk:[92,106,121],dev_mcu_dcc2_dcc_clksrc7_clk:[92,106,121],dev_mcu_dcc2_dcc_input00_clk:[92,106,121],dev_mcu_dcc2_dcc_input01_clk:[92,106,121],dev_mcu_dcc2_dcc_input02_clk:[92,106,121],dev_mcu_dcc2_dcc_input10_clk:[92,106,121],dev_mcu_dcc2_vbus_clk:[92,106,121],dev_mcu_debugss0_bus_atb0_clk:[60,76],dev_mcu_debugss0_bus_atb1_clk:[60,76],dev_mcu_debugss0_bus_atb2_clk:[60,76],dev_mcu_debugss0_bus_atb3_clk:[60,76],dev_mcu_debugss0_bus_cfg_clk:[60,76],dev_mcu_debugss0_bus_dbg_clk:[60,76],dev_mcu_debugss0_bus_sys_clk:[60,76],dev_mcu_ecc_aggr0_bus_aggr_clk:[60,76],dev_mcu_ecc_aggr1_bus_aggr_clk:[60,76],dev_mcu_efuse0_bus_efc0_ctl_fclk:60,dev_mcu_efuse0_bus_efc1_ctl_fclk:60,dev_mcu_efuse0_bus_efc2_ctl_fclk:60,dev_mcu_efuse0_bus_efc3_ctl_fclk:60,dev_mcu_efuse0_bus_vbusp_clk_clk:[60,76],dev_mcu_esm0_bus_clk:[60,76],dev_mcu_esm0_clk:[45,92,106,121],dev_mcu_fss0_fsas_0_gclk:[92,106,121],dev_mcu_fss0_hyperbus0_bus_cba_clk:[60,76],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[60,76],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[60,76],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[60,76],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:60,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:60,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:60,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[92,106,121],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[92,106,121],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[92,106,121],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[92,106,121],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[92,106,121],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[92,106,121],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[92,106,121],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:60,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:60,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:76,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:76,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:76,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[92,106,121],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[92,106,121],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[92,106,121],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[92,106,121],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[92,106,121],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[92,106,121],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[92,106,121],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[92,106,121],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[92,106,121],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[92,106,121],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:60,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:60,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:76,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:76,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:76,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[106,121],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[92,106,121],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[106,121],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[106,121],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[106,121],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[106,121],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[92,106,121],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[92,106,121],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[106,121],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[106,121],dev_mcu_gpio0_mmr_clk:[32,45],dev_mcu_gpio0_mmr_clk_parent_gluelogic_lfosc0_clkout:32,dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:32,dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_i2c0_bus_clk:[60,76],dev_mcu_i2c0_bus_piscl:60,dev_mcu_i2c0_bus_pisys_clk:[60,76],dev_mcu_i2c0_clk:[32,45,92,106,121],dev_mcu_i2c0_piscl:[32,45,92,106,121],dev_mcu_i2c0_pisys_clk:[32,45,92,106,121],dev_mcu_i2c0_porscl:[32,45,106,121],dev_mcu_i2c1_clk:[45,92,106,121],dev_mcu_i2c1_piscl:[45,92,106,121],dev_mcu_i2c1_pisys_clk:[45,92,106,121],dev_mcu_i2c1_porscl:[45,92,106,121],dev_mcu_i3c0_i3c_pclk_clk:[92,106,121],dev_mcu_i3c0_i3c_scl_di:[92,106,121],dev_mcu_i3c0_i3c_scl_do:[92,106,121],dev_mcu_i3c0_i3c_sclk_clk:[92,106,121],dev_mcu_i3c0_i3c_sda_di:121,dev_mcu_i3c1_i3c_pclk_clk:[92,106,121],dev_mcu_i3c1_i3c_scl_di:106,dev_mcu_i3c1_i3c_scl_do:106,dev_mcu_i3c1_i3c_sclk_clk:[92,106,121],dev_mcu_m4fss0_cbass_0_clk:[32,45],dev_mcu_m4fss0_core0_dap_clk:[32,45],dev_mcu_m4fss0_core0_vbus_clk:[32,45],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:45,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:45,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:32,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:32,dev_mcu_mcan0_bus_mcanss_cclk_clk:[60,76],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[60,76],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[60,76],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[60,76],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_mcan0_bus_mcanss_hclk_clk:[60,76],dev_mcu_mcan0_mcanss_can_rxd:121,dev_mcu_mcan0_mcanss_cclk_clk:[32,92,106,121],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,92,106,121],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,92,106,121],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:32,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:32,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[92,106,121],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[92,106,121],dev_mcu_mcan0_mcanss_hclk_clk:[32,92,106,121],dev_mcu_mcan1_bus_mcanss_cclk_clk:[60,76],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[60,76],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[60,76],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[60,76],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_mcan1_bus_mcanss_hclk_clk:[60,76],dev_mcu_mcan1_mcanss_can_rxd:121,dev_mcu_mcan1_mcanss_cclk_clk:[32,92,106,121],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,92,106,121],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,92,106,121],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:32,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:32,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[92,106,121],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[92,106,121],dev_mcu_mcan1_mcanss_hclk_clk:[32,92,106,121],dev_mcu_mcrc64_0_clk:[32,45],dev_mcu_mcspi0_bus_clkspiref_clk:[60,76],dev_mcu_mcspi0_bus_io_clkspii_clk:[60,76],dev_mcu_mcspi0_bus_io_clkspio_clk:[60,76],dev_mcu_mcspi0_bus_vbusp_clk:[60,76],dev_mcu_mcspi0_clkspiref_clk:[32,45,92,106,121],dev_mcu_mcspi0_io_clkspii_clk:[45,121],dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:[45,121],dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:[45,121],dev_mcu_mcspi0_io_clkspio_clk:[32,45,92,106,121],dev_mcu_mcspi0_vbusp_clk:[32,45,92,106,121],dev_mcu_mcspi1_bus_clkspiref_clk:[60,76],dev_mcu_mcspi1_bus_io_clkspii_clk:[60,76],dev_mcu_mcspi1_bus_io_clkspio_clk:[60,76],dev_mcu_mcspi1_bus_vbusp_clk:[60,76],dev_mcu_mcspi1_clkspiref_clk:[32,45,92,106,121],dev_mcu_mcspi1_io_clkspii_clk:[45,92,106,121],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:45,dev_mcu_mcspi1_io_clkspii_clk_parent_mcu_spi1_clk_lpbk_mux_out0:121,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[92,106,121],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:45,dev_mcu_mcspi1_io_clkspio_clk:[32,45,92,106,121],dev_mcu_mcspi1_vbusp_clk:[32,45,92,106,121],dev_mcu_mcspi2_bus_clkspiref_clk:[60,76],dev_mcu_mcspi2_bus_io_clkspii_clk:76,dev_mcu_mcspi2_bus_io_clkspio_clk:76,dev_mcu_mcspi2_bus_vbusp_clk:[60,76],dev_mcu_mcspi2_clkspiref_clk:[92,106,121],dev_mcu_mcspi2_io_clkspii_clk:[92,106,121],dev_mcu_mcspi2_io_clkspio_clk:[92,106,121],dev_mcu_mcspi2_vbusp_clk:[92,106,121],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:32,dev_mcu_mcu_gpiomux_introuter0_intr_clk:45,dev_mcu_msram0_bus_cclk_clk:[60,76],dev_mcu_msram0_bus_vclk_clk:[60,76],dev_mcu_navss0_bus_cpsw0clk:[60,76],dev_mcu_navss0_bus_modss_vd2clk:[60,76],dev_mcu_navss0_bus_pdma_mcu1clk:[60,76],dev_mcu_navss0_bus_udmass_vd2clk:60,dev_mcu_navss0_intr_0_intr_clk:[92,106],dev_mcu_navss0_intr_router_0_intr_clk:121,dev_mcu_navss0_mcrc_0_clk:[92,106,121],dev_mcu_navss0_modss_vd2clk:[92,106,121],dev_mcu_navss0_proxy0_clk_clk:[92,106,121],dev_mcu_navss0_ringacc0_sys_clk:[92,106,121],dev_mcu_navss0_udmap_0_sys_clk:[92,106,121],dev_mcu_navss0_udmass_inta_0_sys_clk:[92,106,121],dev_mcu_navss0_udmass_vd2clk:[92,106,121],dev_mcu_pbist0_bus_clk1_clk:[60,76],dev_mcu_pbist0_bus_clk2_clk:[60,76],dev_mcu_pbist0_bus_clk4_clk:[60,76],dev_mcu_pbist0_clk1_clk:[92,121],dev_mcu_pbist0_clk2_clk:[92,121],dev_mcu_pbist0_clk3_clk:[92,121],dev_mcu_pbist0_clk4_clk:[92,121],dev_mcu_pbist0_clk5_clk:[92,121],dev_mcu_pbist0_clk6_clk:[92,121],dev_mcu_pbist0_clk7_clk:[92,121],dev_mcu_pbist0_clk8_clk:[92,121],dev_mcu_pbist1_clk1_clk:[92,121],dev_mcu_pbist1_clk2_clk:[92,121],dev_mcu_pbist1_clk3_clk:[92,121],dev_mcu_pbist1_clk4_clk:[92,121],dev_mcu_pbist1_clk5_clk:[92,121],dev_mcu_pbist1_clk6_clk:[92,121],dev_mcu_pbist1_clk7_clk:[92,121],dev_mcu_pbist1_clk8_clk:[92,121],dev_mcu_pbist2_clk1_clk:92,dev_mcu_pbist2_clk2_clk:92,dev_mcu_pbist2_clk3_clk:92,dev_mcu_pbist2_clk4_clk:92,dev_mcu_pbist2_clk5_clk:92,dev_mcu_pbist2_clk6_clk:92,dev_mcu_pbist2_clk7_clk:92,dev_mcu_pbist2_clk8_clk:[92,121],dev_mcu_pdma0_bus_vclk:[60,76],dev_mcu_pdma1_bus_vclk:[60,76],dev_mcu_pll_mmr0_bus_vbusp_clk:[60,76],dev_mcu_psc0_clk:45,dev_mcu_psc0_slow_clk:45,dev_mcu_psram0_bus_clk_clk:[60,76],dev_mcu_r5fss0_core0_cpu_clk:[92,106,121],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[92,106,121],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[92,106,121],dev_mcu_r5fss0_core0_interface_clk:[92,106,121],dev_mcu_r5fss0_core0_interface_phas:[92,106,121],dev_mcu_r5fss0_core1_cpu_clk:[92,106,121],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[92,106,121],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[92,106,121],dev_mcu_r5fss0_core1_interface_clk:[92,106,121],dev_mcu_r5fss0_core1_interface_phas:[92,106,121],dev_mcu_rom0_bus_clk_clk:[60,76],dev_mcu_rti0_bus_rti_clk:[60,76],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_mcu_rti0_bus_vbusp_clk:[60,76],dev_mcu_rti0_rti_clk:[32,45,92,106,121],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:32,dev_mcu_rti0_vbusp_clk:[32,45,92,106,121],dev_mcu_rti1_bus_rti_clk:[60,76],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_mcu_rti1_bus_vbusp_clk:[60,76],dev_mcu_rti1_rti_clk:[92,106,121],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_rti1_vbusp_clk:[92,106,121],dev_mcu_sa2_ul0_pka_in_clk:[92,106],dev_mcu_sa2_ul0_x1_clk:[92,106],dev_mcu_sa2_ul0_x2_clk:[92,106],dev_mcu_sa3_ss0_dmss_eccaggr_0_x1_clk:121,dev_mcu_sa3_ss0_intaggr_0_x1_clk:121,dev_mcu_sa3_ss0_pktdma_0_x1_clk:121,dev_mcu_sa3_ss0_ringacc_0_x1_clk:121,dev_mcu_sa3_ss0_sa_ul_0_pka_in_clk:121,dev_mcu_sa3_ss0_sa_ul_0_x1_clk:121,dev_mcu_sa3_ss0_sa_ul_0_x2_clk:121,dev_mcu_sec_mmr0_bus_vbusp_clk:[60,76],dev_mcu_timer0_bus_timer_hclk_clk:[60,76],dev_mcu_timer0_bus_timer_tclk_clk:[60,76],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[60,76],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:60,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[60,76],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_mcu_timer0_timer_hclk_clk:[32,45,92,106,121],dev_mcu_timer0_timer_pwm:[32,45,92,106,121],dev_mcu_timer0_timer_tclk_clk:[32,45,92,106,121],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,92,106,121],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106,121],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[32,45],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106,121],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:45,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[92,121],dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:32,dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_timer1_bus_timer_hclk_clk:[60,76],dev_mcu_timer1_bus_timer_tclk_clk:[60,76],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[60,76],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:60,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[60,76],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_mcu_timer1_clksel_vd_clk:[92,106],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:92,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer1_timer_hclk_clk:[32,45,92,106,121],dev_mcu_timer1_timer_pwm:[32,45],dev_mcu_timer1_timer_tclk_clk:[32,45,92,106,121],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[92,106,121],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[32,45],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:45,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[92,106,121],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:32,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_timer2_bus_timer_hclk_clk:[60,76],dev_mcu_timer2_bus_timer_tclk_clk:[60,76],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[60,76],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:60,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[60,76],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_mcu_timer2_timer_hclk_clk:[32,45,92,106,121],dev_mcu_timer2_timer_pwm:[32,45,92,106,121],dev_mcu_timer2_timer_tclk_clk:[32,45,92,106,121],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,92,106,121],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106,121],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[32,45],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106,121],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:45,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[92,121],dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:32,dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_timer3_bus_timer_hclk_clk:[60,76],dev_mcu_timer3_bus_timer_tclk_clk:[60,76],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[60,76],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:60,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[60,76],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_mcu_timer3_clksel_vd_clk:[92,106],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:92,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer3_timer_hclk_clk:[32,45,92,106,121],dev_mcu_timer3_timer_pwm:[32,45],dev_mcu_timer3_timer_tclk_clk:[32,45,92,106,121],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[92,106,121],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[32,45],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:45,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[92,106,121],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:32,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_timer4_timer_hclk_clk:[92,106,121],dev_mcu_timer4_timer_pwm:[92,106,121],dev_mcu_timer4_timer_tclk_clk:[92,106,121],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106,121],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106,121],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[92,121],dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer5_clksel_vd_clk:[92,106],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:92,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer5_timer_hclk_clk:[92,106,121],dev_mcu_timer5_timer_tclk_clk:[92,106,121],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[92,106,121],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[92,106,121],dev_mcu_timer6_timer_hclk_clk:[92,106,121],dev_mcu_timer6_timer_pwm:[92,106,121],dev_mcu_timer6_timer_tclk_clk:[92,106,121],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106,121],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106,121],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[92,121],dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer7_clksel_vd_clk:[92,106],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:92,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer7_timer_hclk_clk:[92,106,121],dev_mcu_timer7_timer_tclk_clk:[92,106,121],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[92,106,121],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[92,106,121],dev_mcu_timer8_timer_hclk_clk:[92,106,121],dev_mcu_timer8_timer_pwm:[92,106,121],dev_mcu_timer8_timer_tclk_clk:[92,106,121],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106,121],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106,121],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[92,121],dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer9_clksel_vd_clk:[92,106],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[92,106],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[92,106],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:92,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_mcu_timer9_timer_hclk_clk:[92,106,121],dev_mcu_timer9_timer_tclk_clk:[92,106,121],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[92,106,121],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[92,106,121],dev_mcu_uart0_bus_fclk_clk:[60,76],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[60,76],dev_mcu_uart0_bus_vbusp_clk:[60,76],dev_mcu_uart0_fclk_clk:[32,45,92,106,121],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[92,106,121],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:92,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[106,121],dev_mcu_uart0_vbusp_clk:[32,45,92,106,121],dev_mcu_uart1_fclk_clk:45,dev_mcu_uart1_vbusp_clk:45,dev_mlb0_mlbss_amlb_clk:106,dev_mlb0_mlbss_hclk_clk:106,dev_mlb0_mlbss_mlb_clk:106,dev_mlb0_mlbss_pclk_clk:106,dev_mlb0_mlbss_sclk_clk:106,dev_mmcsd0_bus_emmcsdss_vbus_clk:[60,76],dev_mmcsd0_bus_emmcsdss_xin_clk:[60,76],dev_mmcsd0_emmcsdss_io_clk_i:32,dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:32,dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:32,dev_mmcsd0_emmcsdss_io_clk_o:32,dev_mmcsd0_emmcsdss_vbus_clk:32,dev_mmcsd0_emmcsdss_xin_clk:32,dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:32,dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:32,dev_mmcsd0_emmcss_io_clk:106,dev_mmcsd0_emmcss_vbus_clk:[45,92,106,121],dev_mmcsd0_emmcss_xin_clk:[45,92,106,121],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[92,106,121],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[92,106,121],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[45,106,121],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[92,106,121],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:92,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:45,dev_mmcsd1_bus_emmcsdss_vbus_clk:[60,76],dev_mmcsd1_bus_emmcsdss_xin_clk:[60,76],dev_mmcsd1_emmcsdss_io_clk_i:[32,45,92,106,121],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:32,dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[32,45],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:45,dev_mmcsd1_emmcsdss_io_clk_o:[32,45,92,106,121],dev_mmcsd1_emmcsdss_vbus_clk:[32,45,92,106,121],dev_mmcsd1_emmcsdss_xin_clk:[32,45,92,106,121],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[92,106,121],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[92,106,121],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,45,106,121],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[92,106,121],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:92,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[32,45],dev_mmcsd2_emmcsdss_io_clk_i:[32,106],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:32,dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:32,dev_mmcsd2_emmcsdss_io_clk_o:[32,106],dev_mmcsd2_emmcsdss_vbus_clk:[32,106],dev_mmcsd2_emmcsdss_xin_clk:[32,106],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:106,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:106,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,106],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:106,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:32,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:60,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:60,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:60,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:60,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:60,dev_navss0_bcdma_0_clk:121,dev_navss0_bus_cpts0_genf2_0:[60,76],dev_navss0_bus_cpts0_genf3_0:[60,76],dev_navss0_bus_cpts0_genf4_0:[60,76],dev_navss0_bus_cpts0_genf5_0:[60,76],dev_navss0_bus_icss_g0clk:[60,76],dev_navss0_bus_icss_g1clk:[60,76],dev_navss0_bus_icss_g2clk:[60,76],dev_navss0_bus_modss_vd2clk:60,dev_navss0_bus_msmc0clk:[60,76],dev_navss0_bus_nbss_vclk:[60,76],dev_navss0_bus_nbss_vd2clk:[60,76],dev_navss0_bus_pdma_main1clk:[60,76],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[60,76],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[60,76],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[60,76],dev_navss0_bus_udmass_vd2clk:60,dev_navss0_cpts0_genf2:[92,106,121],dev_navss0_cpts0_genf3:[92,106,121],dev_navss0_cpts0_genf4:92,dev_navss0_cpts_0_rclk:[92,106,121],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[92,106,121],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[92,106,121],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[92,106,121],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[92,106,121],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[92,106,121],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[92,106,121],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:92,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[106,121],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:92,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:92,dev_navss0_cpts_0_ts_genf0:[92,106,121],dev_navss0_cpts_0_ts_genf1:[92,106,121],dev_navss0_cpts_0_vbusp_gclk:[92,106,121],dev_navss0_dti_0_clk_clk:[92,106],dev_navss0_dti_0_ext0_dti_clk_clk:106,dev_navss0_dti_0_ext1_dti_clk_clk:106,dev_navss0_dti_0_ext2_dti_clk_clk:106,dev_navss0_dti_0_ext3_dti_clk_clk:106,dev_navss0_intr_0_intr_clk:121,dev_navss0_intr_router_0_intr_clk:[92,106],dev_navss0_mailbox1_0_vclk_clk:121,dev_navss0_mailbox1_10_vclk_clk:121,dev_navss0_mailbox1_11_vclk_clk:121,dev_navss0_mailbox1_1_vclk_clk:121,dev_navss0_mailbox1_2_vclk_clk:121,dev_navss0_mailbox1_3_vclk_clk:121,dev_navss0_mailbox1_4_vclk_clk:121,dev_navss0_mailbox1_5_vclk_clk:121,dev_navss0_mailbox1_6_vclk_clk:121,dev_navss0_mailbox1_7_vclk_clk:121,dev_navss0_mailbox1_8_vclk_clk:121,dev_navss0_mailbox1_9_vclk_clk:121,dev_navss0_mailbox_0_vclk_clk:[92,106,121],dev_navss0_mailbox_10_vclk_clk:[92,106,121],dev_navss0_mailbox_11_vclk_clk:[92,106,121],dev_navss0_mailbox_1_vclk_clk:[92,106,121],dev_navss0_mailbox_2_vclk_clk:[92,106,121],dev_navss0_mailbox_3_vclk_clk:[92,106,121],dev_navss0_mailbox_4_vclk_clk:[92,106,121],dev_navss0_mailbox_5_vclk_clk:[92,106,121],dev_navss0_mailbox_6_vclk_clk:[92,106,121],dev_navss0_mailbox_7_vclk_clk:[92,106,121],dev_navss0_mailbox_8_vclk_clk:[92,106,121],dev_navss0_mailbox_9_vclk_clk:[92,106,121],dev_navss0_mcrc_0_clk:[92,106,121],dev_navss0_modss_inta_0_sys_clk:[92,121],dev_navss0_modss_inta_1_sys_clk:[92,121],dev_navss0_modss_intaggr_0_sys_clk:106,dev_navss0_modss_intaggr_1_sys_clk:106,dev_navss0_modss_vd2clk:[92,106,121],dev_navss0_proxy_0_clk_clk:[92,106,121],dev_navss0_pvu_0_clk_clk:121,dev_navss0_pvu_1_clk_clk:121,dev_navss0_ringacc_0_sys_clk:[92,106,121],dev_navss0_spinlock_0_clk:[92,106,121],dev_navss0_tbu_0_clk_clk:[92,106],dev_navss0_tcu_0_clk_clk:106,dev_navss0_timermgr_0_eon_tick_evt:[92,106,121],dev_navss0_timermgr_0_vclk_clk:[92,106,121],dev_navss0_timermgr_1_eon_tick_evt:[92,106,121],dev_navss0_timermgr_1_vclk_clk:[92,106,121],dev_navss0_udmap_0_sys_clk:[92,106,121],dev_navss0_udmass_inta_0_sys_clk:[92,121],dev_navss0_udmass_intaggr_0_sys_clk:106,dev_navss0_udmass_vd2clk:[92,106,121],dev_navss0_virtss_vd2clk:[92,106,121],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:60,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:76,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:60,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:76,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[60,76],dev_pbist0_bus_clk1_clk:[60,76],dev_pbist0_bus_clk2_clk:[60,76],dev_pbist0_bus_clk4_clk:[60,76],dev_pbist0_clk1_clk:92,dev_pbist0_clk2_clk:92,dev_pbist0_clk3_clk:92,dev_pbist0_clk4_clk:92,dev_pbist0_clk5_clk:92,dev_pbist0_clk6_clk:92,dev_pbist0_clk7_clk:92,dev_pbist0_clk8_clk:[32,45,92,121],dev_pbist0_tclk_clk:32,dev_pbist10_clk8_clk:121,dev_pbist11_clk7_clk:121,dev_pbist1_bus_clk1_clk:[60,76],dev_pbist1_bus_clk2_clk:[60,76],dev_pbist1_bus_clk4_clk:[60,76],dev_pbist1_clk1_clk:92,dev_pbist1_clk2_clk:92,dev_pbist1_clk3_clk:92,dev_pbist1_clk4_clk:92,dev_pbist1_clk5_clk:92,dev_pbist1_clk6_clk:92,dev_pbist1_clk7_clk:92,dev_pbist1_clk8_clk:[32,45,92,121],dev_pbist1_tclk_clk:32,dev_pbist2_clk1_clk:92,dev_pbist2_clk2_clk:92,dev_pbist2_clk3_clk:92,dev_pbist2_clk4_clk:92,dev_pbist2_clk5_clk:92,dev_pbist2_clk6_clk:92,dev_pbist2_clk7_clk:92,dev_pbist2_clk8_clk:[45,92,121],dev_pbist3_clk8_clk:[45,121],dev_pbist4_clk8_clk:121,dev_pbist5_clk8_clk:121,dev_pcie0_bus_pcie_cba_clk:[60,76],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[60,76],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[60,76],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[60,76],dev_pcie0_bus_pcie_txi0_clk:[60,76],dev_pcie0_bus_pcie_txr0_clk:[60,76],dev_pcie0_bus_pcie_txr1_clk:[60,76],dev_pcie0_pcie_cba_clk:[45,106],dev_pcie0_pcie_cpts_rclk_clk:[45,106],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[45,106],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[45,106],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:106,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,106],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:45,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:45,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:45,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:106,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:106,dev_pcie0_pcie_lane0_refclk:[45,106],dev_pcie0_pcie_lane0_rxclk:[45,106],dev_pcie0_pcie_lane0_rxfclk:[45,106],dev_pcie0_pcie_lane0_txclk:[45,106],dev_pcie0_pcie_lane0_txfclk:[45,106],dev_pcie0_pcie_lane0_txmclk:[45,106],dev_pcie0_pcie_lane1_refclk:106,dev_pcie0_pcie_lane1_rxclk:106,dev_pcie0_pcie_lane1_rxfclk:106,dev_pcie0_pcie_lane1_txclk:106,dev_pcie0_pcie_lane1_txfclk:106,dev_pcie0_pcie_lane1_txmclk:106,dev_pcie0_pcie_pm_clk:[45,106],dev_pcie1_bus_pcie_cba_clk:[60,76],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[60,76],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[60,76],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[60,76],dev_pcie1_bus_pcie_txi0_clk:[60,76],dev_pcie1_bus_pcie_txr0_clk:[60,76],dev_pcie1_pcie_cba_clk:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[92,106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[106,121],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:92,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:92,dev_pcie1_pcie_lane0_refclk:[92,106,121],dev_pcie1_pcie_lane0_rxclk:[92,106,121],dev_pcie1_pcie_lane0_rxfclk:[92,106,121],dev_pcie1_pcie_lane0_txclk:[92,106,121],dev_pcie1_pcie_lane0_txfclk:[92,106,121],dev_pcie1_pcie_lane0_txmclk:[92,106,121],dev_pcie1_pcie_lane1_refclk:[92,106,121],dev_pcie1_pcie_lane1_rxclk:[92,106,121],dev_pcie1_pcie_lane1_rxfclk:[92,106,121],dev_pcie1_pcie_lane1_txclk:[92,106,121],dev_pcie1_pcie_lane1_txfclk:[92,106,121],dev_pcie1_pcie_lane1_txmclk:[92,106,121],dev_pcie1_pcie_lane2_refclk:[92,121],dev_pcie1_pcie_lane2_rxclk:[92,121],dev_pcie1_pcie_lane2_rxfclk:[92,121],dev_pcie1_pcie_lane2_txclk:[92,121],dev_pcie1_pcie_lane2_txfclk:[92,121],dev_pcie1_pcie_lane2_txmclk:[92,121],dev_pcie1_pcie_lane3_refclk:[92,121],dev_pcie1_pcie_lane3_rxclk:[92,121],dev_pcie1_pcie_lane3_rxfclk:[92,121],dev_pcie1_pcie_lane3_txclk:[92,121],dev_pcie1_pcie_lane3_txfclk:[92,121],dev_pcie1_pcie_lane3_txmclk:[92,121],dev_pcie1_pcie_pm_clk:[92,106,121],dev_pcie2_pcie_cba_clk:106,dev_pcie2_pcie_cpts_rclk_clk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:106,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:106,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:106,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:106,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:106,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:106,dev_pcie2_pcie_lane0_refclk:106,dev_pcie2_pcie_lane0_rxclk:106,dev_pcie2_pcie_lane0_rxfclk:106,dev_pcie2_pcie_lane0_txclk:106,dev_pcie2_pcie_lane0_txfclk:106,dev_pcie2_pcie_lane0_txmclk:106,dev_pcie2_pcie_lane1_refclk:106,dev_pcie2_pcie_lane1_rxclk:106,dev_pcie2_pcie_lane1_rxfclk:106,dev_pcie2_pcie_lane1_txclk:106,dev_pcie2_pcie_lane1_txfclk:106,dev_pcie2_pcie_lane1_txmclk:106,dev_pcie2_pcie_pm_clk:106,dev_pcie3_pcie_cba_clk:106,dev_pcie3_pcie_cpts_rclk_clk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:106,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:106,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:106,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:106,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:106,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:106,dev_pcie3_pcie_lane0_refclk:106,dev_pcie3_pcie_lane0_rxclk:106,dev_pcie3_pcie_lane0_rxfclk:106,dev_pcie3_pcie_lane0_txclk:106,dev_pcie3_pcie_lane0_txfclk:106,dev_pcie3_pcie_lane0_txmclk:106,dev_pcie3_pcie_lane1_refclk:106,dev_pcie3_pcie_lane1_rxclk:106,dev_pcie3_pcie_lane1_rxfclk:106,dev_pcie3_pcie_lane1_txclk:106,dev_pcie3_pcie_lane1_txfclk:106,dev_pcie3_pcie_lane1_txmclk:106,dev_pcie3_pcie_pm_clk:106,dev_pdma0_bus_vclk:[60,76],dev_pdma1_bus_vclk:[60,76],dev_pdma_debug0_bus_vclk:[60,76],dev_pll_mmr0_bus_vbusp_clk:[60,76],dev_pllctrl0_bus_pll_clkout_clk:[60,76],dev_pllctrl0_bus_pll_refclk_clk:[60,76],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_pllctrl0_bus_vbus_slv_refclk_clk:[60,76],dev_pru_icssg0_bus_core_clk:[60,76],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[60,76],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_pru_icssg0_bus_iep_clk:[60,76],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[60,76],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[60,76],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[60,76],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:60,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:60,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:60,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:60,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[60,76],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[60,76],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[60,76],dev_pru_icssg0_bus_uclk_clk:[60,76],dev_pru_icssg0_bus_vclk_clk:[60,76],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[60,76],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[60,76],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[60,76],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[60,76],dev_pru_icssg0_core_clk:[45,106],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[45,106],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:106,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:45,dev_pru_icssg0_iep_clk:[45,106],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[45,106],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[45,106],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:106,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[45,106],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:106,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:106,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[45,106],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:106,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:45,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:45,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:45,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:106,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:106,dev_pru_icssg0_pr1_mdio_mdclk_o:[45,106],dev_pru_icssg0_pr1_rgmii0_rxc_i:[45,106],dev_pru_icssg0_pr1_rgmii0_txc_i:[45,106],dev_pru_icssg0_pr1_rgmii0_txc_o:[45,106],dev_pru_icssg0_pr1_rgmii1_rxc_i:[45,106],dev_pru_icssg0_pr1_rgmii1_txc_i:[45,106],dev_pru_icssg0_pr1_rgmii1_txc_o:[45,106],dev_pru_icssg0_rgmii_mhz_250_clk:[45,106],dev_pru_icssg0_rgmii_mhz_50_clk:[45,106],dev_pru_icssg0_rgmii_mhz_5_clk:[45,106],dev_pru_icssg0_uclk_clk:[45,106],dev_pru_icssg0_vclk_clk:[45,106],dev_pru_icssg1_bus_core_clk:[60,76],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[60,76],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_pru_icssg1_bus_iep_clk:[60,76],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[60,76],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[60,76],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[60,76],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:60,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:60,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:60,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:60,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[60,76],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[60,76],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[60,76],dev_pru_icssg1_bus_uclk_clk:[60,76],dev_pru_icssg1_bus_vclk_clk:[60,76],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[60,76],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[60,76],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[60,76],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[60,76],dev_pru_icssg1_core_clk:[45,106],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[45,106],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:106,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:45,dev_pru_icssg1_iep_clk:[45,106],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[45,106],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[45,106],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:106,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[45,106],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:106,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:106,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[45,106],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:106,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:45,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:45,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:45,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:106,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:106,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:106,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:106,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:106,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:106,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:106,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:106,dev_pru_icssg1_pr1_mdio_mdclk_o:[45,106],dev_pru_icssg1_pr1_rgmii0_rxc_i:[45,106],dev_pru_icssg1_pr1_rgmii0_txc_i:[45,106],dev_pru_icssg1_pr1_rgmii0_txc_o:[45,106],dev_pru_icssg1_pr1_rgmii1_rxc_i:[45,106],dev_pru_icssg1_pr1_rgmii1_txc_i:[45,106],dev_pru_icssg1_pr1_rgmii1_txc_o:[45,106],dev_pru_icssg1_rgmii_mhz_250_clk:[45,106],dev_pru_icssg1_rgmii_mhz_50_clk:[45,106],dev_pru_icssg1_rgmii_mhz_5_clk:[45,106],dev_pru_icssg1_serdes0_refclk:106,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:106,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:106,dev_pru_icssg1_serdes0_rxclk:106,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:106,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:106,dev_pru_icssg1_serdes0_rxfclk:106,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:106,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:106,dev_pru_icssg1_serdes0_txclk:106,dev_pru_icssg1_serdes0_txfclk:106,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:106,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:106,dev_pru_icssg1_serdes0_txmclk:106,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:106,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:106,dev_pru_icssg1_serdes1_refclk:106,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:106,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:106,dev_pru_icssg1_serdes1_rxclk:106,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:106,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:106,dev_pru_icssg1_serdes1_rxfclk:106,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:106,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:106,dev_pru_icssg1_serdes1_txclk:106,dev_pru_icssg1_serdes1_txfclk:106,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:106,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:106,dev_pru_icssg1_serdes1_txmclk:106,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:106,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:106,dev_pru_icssg1_uclk_clk:[45,106],dev_pru_icssg1_vclk_clk:[45,106],dev_pru_icssg2_bus_core_clk:[60,76],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[60,76],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_pru_icssg2_bus_iep_clk:[60,76],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[60,76],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[60,76],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[60,76],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:60,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:60,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:60,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:60,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[60,76],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[60,76],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[60,76],dev_pru_icssg2_bus_uclk_clk:[60,76],dev_pru_icssg2_bus_vclk_clk:[60,76],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[60,76],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[60,76],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[60,76],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[60,76],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[60,76],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[60,76],dev_psc0_bus_clk:[60,76],dev_psc0_bus_slow_clk:[60,76],dev_psc0_clk:[32,45,92,106,121],dev_psc0_fw_0_clk:32,dev_psc0_slow_clk:[32,45,92,106,121],dev_psramecc0_bus_clk_clk:[60,76],dev_r5fss0_core0_cpu_clk:[32,45,92,106,121],dev_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_r5fss0_core0_interface_clk:[32,45,92,106,121],dev_r5fss0_core0_interface_phas:[92,106],dev_r5fss0_core1_cpu_clk:[45,92,106,121],dev_r5fss0_core1_interface_clk:[45,92,106,121],dev_r5fss0_core1_interface_phas:[92,106],dev_r5fss0_introuter0_intr_clk:106,dev_r5fss1_core0_cpu_clk:[45,106,121],dev_r5fss1_core0_interface_clk:[45,106,121],dev_r5fss1_core0_interface_phas:106,dev_r5fss1_core1_cpu_clk:[45,106,121],dev_r5fss1_core1_interface_clk:[45,106,121],dev_r5fss1_core1_interface_phas:106,dev_r5fss1_introuter0_intr_clk:106,dev_rti0_bus_rti_clk:[60,76],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[60,76],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[60,76],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[60,76],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_rti0_bus_vbusp_clk:[60,76],dev_rti0_rti_clk:[32,45,92,106,121],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[92,106,121],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[92,106,121],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[92,106,121],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:92,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:32,dev_rti0_vbusp_clk:[32,45,92,106,121],dev_rti10_rti_clk:45,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:45,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:45,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_rti10_vbusp_clk:45,dev_rti11_rti_clk:45,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:45,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:45,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_rti11_vbusp_clk:45,dev_rti15_rti_clk:[32,106,121],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[106,121],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[106,121],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[106,121],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[106,121],dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[32,106,121],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:32,dev_rti15_vbusp_clk:[32,106,121],dev_rti16_rti_clk:[106,121],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[106,121],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[106,121],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[106,121],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[106,121],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[106,121],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti16_vbusp_clk:[106,121],dev_rti17_rti_clk:121,dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out:121,dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup0:121,dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup1:121,dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup2:121,dev_rti17_rti_clk_parent_gluelogic_hfosc0_clkout:121,dev_rti17_rti_clk_parent_gluelogic_lpxosc_clkout:121,dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti17_vbusp_clk:121,dev_rti1_bus_rti_clk:[60,76],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[60,76],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[60,76],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[60,76],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_rti1_bus_vbusp_clk:[60,76],dev_rti1_rti_clk:[32,45,92,106,121],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[92,106,121],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[92,106,121],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[92,106,121],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:92,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:32,dev_rti1_vbusp_clk:[32,45,92,106,121],dev_rti24_rti_clk:106,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:106,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:106,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:106,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:106,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:106,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:106,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti24_vbusp_clk:106,dev_rti25_rti_clk:106,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:106,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:106,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:106,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:106,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:106,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:106,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti25_vbusp_clk:106,dev_rti28_rti_clk:[92,106,121],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[92,106,121],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[92,106,121],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[92,106,121],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:92,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti28_vbusp_clk:[92,106,121],dev_rti29_rti_clk:[92,106,121],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[92,106,121],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[92,106,121],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[92,106,121],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:92,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_rti29_vbusp_clk:[92,106,121],dev_rti2_bus_rti_clk:[60,76],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[60,76],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[60,76],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[60,76],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_rti2_bus_vbusp_clk:[60,76],dev_rti2_rti_clk:32,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:32,dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:32,dev_rti2_vbusp_clk:32,dev_rti30_rti_clk:[106,121],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[106,121],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[106,121],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[106,121],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[106,121],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[106,121],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti30_vbusp_clk:[106,121],dev_rti31_rti_clk:[106,121],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[106,121],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[106,121],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[106,121],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[106,121],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[106,121],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti31_vbusp_clk:[106,121],dev_rti3_bus_rti_clk:[60,76],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[60,76],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[60,76],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[60,76],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_rti3_bus_vbusp_clk:[60,76],dev_rti3_rti_clk:32,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:32,dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:32,dev_rti3_vbusp_clk:32,dev_rti8_rti_clk:45,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:45,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:45,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_rti8_vbusp_clk:45,dev_rti9_rti_clk:45,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:45,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:45,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:45,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_rti9_vbusp_clk:45,dev_sa2_cpsw_psilss0_main_2_clk:121,dev_sa2_cpsw_psilss0_main_clk:121,dev_sa2_ul0_bus_pka_in_clk:[60,76],dev_sa2_ul0_bus_x1_clk:[60,76],dev_sa2_ul0_bus_x2_clk:[60,76],dev_sa2_ul0_pka_in_clk:[45,106,121],dev_sa2_ul0_x1_clk:[45,106,121],dev_sa2_ul0_x2_clk:[45,106,121],dev_sa3_ss0_dmss_eccaggr_0_x1_clk:32,dev_sa3_ss0_intaggr_0_x1_clk:32,dev_sa3_ss0_pktdma_0_x1_clk:32,dev_sa3_ss0_ringacc_0_x1_clk:32,dev_sa3_ss0_sa_ul_0_pka_in_clk:32,dev_sa3_ss0_sa_ul_0_x1_clk:32,dev_sa3_ss0_sa_ul_0_x2_clk:32,dev_serdes0_bus_clk:[60,76],dev_serdes0_bus_ip2_ln0_txrclk:[60,76],dev_serdes0_bus_ip3_ln0_txrclk:[60,76],dev_serdes0_bus_li_refclk:[60,76],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[60,76],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[60,76],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[60,76],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_serdes0_bus_ln0_rxclk:[60,76],dev_serdes0_bus_ln0_txclk:[60,76],dev_serdes0_bus_refclkpn:60,dev_serdes0_bus_refclkpp:60,dev_serdes1_bus_clk:[60,76],dev_serdes1_bus_ip1_ln0_txrclk:[60,76],dev_serdes1_bus_ip2_ln0_txrclk:[60,76],dev_serdes1_bus_ip3_ln0_txrclk:[60,76],dev_serdes1_bus_ln0_rxclk:[60,76],dev_serdes1_bus_ln0_txclk:[60,76],dev_serdes1_bus_refclkpn:60,dev_serdes1_bus_refclkpp:60,dev_serdes1_bus_ri_refclk:[60,76],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[60,76],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[60,76],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[60,76],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_serdes_10g0_clk:[45,106,121],dev_serdes_10g0_cmn_refclk_m:121,dev_serdes_10g0_cmn_refclk_p:121,dev_serdes_10g0_core_ref_clk:[45,106,121],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:45,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[106,121],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[45,106,121],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[45,106,121],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[106,121],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:45,dev_serdes_10g0_ip1_ln0_refclk:[45,106,121],dev_serdes_10g0_ip1_ln0_rxclk:[45,106,121],dev_serdes_10g0_ip1_ln0_rxfclk:[45,106,121],dev_serdes_10g0_ip1_ln0_txclk:[45,106,121],dev_serdes_10g0_ip1_ln0_txfclk:[45,106,121],dev_serdes_10g0_ip1_ln0_txmclk:[45,106,121],dev_serdes_10g0_ip1_ln1_refclk:[106,121],dev_serdes_10g0_ip1_ln1_rxclk:[106,121],dev_serdes_10g0_ip1_ln1_rxfclk:[106,121],dev_serdes_10g0_ip1_ln1_txclk:[106,121],dev_serdes_10g0_ip1_ln1_txfclk:[106,121],dev_serdes_10g0_ip1_ln1_txmclk:[106,121],dev_serdes_10g0_ip1_ln2_refclk:[106,121],dev_serdes_10g0_ip1_ln2_rxclk:[106,121],dev_serdes_10g0_ip1_ln2_rxfclk:[106,121],dev_serdes_10g0_ip1_ln2_txclk:[106,121],dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln0_txclk:121,dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln2_txclk:121,dev_serdes_10g0_ip1_ln2_txfclk:[106,121],dev_serdes_10g0_ip1_ln2_txmclk:[106,121],dev_serdes_10g0_ip1_ln3_refclk:[106,121],dev_serdes_10g0_ip1_ln3_rxclk:[106,121],dev_serdes_10g0_ip1_ln3_rxfclk:[106,121],dev_serdes_10g0_ip1_ln3_txclk:[106,121],dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln1_txclk:121,dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln3_txclk:121,dev_serdes_10g0_ip1_ln3_txfclk:[106,121],dev_serdes_10g0_ip1_ln3_txmclk:[106,121],dev_serdes_10g0_ip2_ln0_refclk:[45,121],dev_serdes_10g0_ip2_ln0_rxclk:[45,121],dev_serdes_10g0_ip2_ln0_rxfclk:[45,121],dev_serdes_10g0_ip2_ln0_txclk:[45,121],dev_serdes_10g0_ip2_ln0_txfclk:[45,121],dev_serdes_10g0_ip2_ln0_txmclk:[45,121],dev_serdes_10g0_ip2_ln1_refclk:121,dev_serdes_10g0_ip2_ln1_rxclk:121,dev_serdes_10g0_ip2_ln1_rxfclk:121,dev_serdes_10g0_ip2_ln1_txclk:121,dev_serdes_10g0_ip2_ln1_txfclk:121,dev_serdes_10g0_ip2_ln1_txmclk:121,dev_serdes_10g0_ip2_ln2_refclk:121,dev_serdes_10g0_ip2_ln2_rxclk:121,dev_serdes_10g0_ip2_ln2_rxfclk:121,dev_serdes_10g0_ip2_ln2_txclk:121,dev_serdes_10g0_ip2_ln2_txfclk:121,dev_serdes_10g0_ip2_ln2_txmclk:121,dev_serdes_10g0_ip2_ln3_refclk:121,dev_serdes_10g0_ip2_ln3_rxclk:121,dev_serdes_10g0_ip2_ln3_rxfclk:121,dev_serdes_10g0_ip2_ln3_txclk:121,dev_serdes_10g0_ip2_ln3_txfclk:121,dev_serdes_10g0_ip2_ln3_txmclk:121,dev_serdes_10g0_ip3_ln0_refclk:106,dev_serdes_10g0_ip3_ln0_rxclk:106,dev_serdes_10g0_ip3_ln0_rxfclk:106,dev_serdes_10g0_ip3_ln0_txclk:106,dev_serdes_10g0_ip3_ln0_txfclk:106,dev_serdes_10g0_ip3_ln0_txmclk:106,dev_serdes_10g0_ip3_ln1_refclk:[106,121],dev_serdes_10g0_ip3_ln1_rxclk:[106,121],dev_serdes_10g0_ip3_ln1_rxfclk:[106,121],dev_serdes_10g0_ip3_ln1_txclk:[106,121],dev_serdes_10g0_ip3_ln1_txfclk:[106,121],dev_serdes_10g0_ip3_ln1_txmclk:[106,121],dev_serdes_10g0_ip3_ln2_refclk:106,dev_serdes_10g0_ip3_ln2_rxclk:106,dev_serdes_10g0_ip3_ln2_rxfclk:106,dev_serdes_10g0_ip3_ln2_txclk:106,dev_serdes_10g0_ip3_ln2_txfclk:106,dev_serdes_10g0_ip3_ln2_txmclk:106,dev_serdes_10g0_ip3_ln3_refclk:[106,121],dev_serdes_10g0_ip3_ln3_rxclk:[106,121],dev_serdes_10g0_ip3_ln3_rxfclk:[106,121],dev_serdes_10g0_ip3_ln3_txclk:[106,121],dev_serdes_10g0_ip3_ln3_txfclk:[106,121],dev_serdes_10g0_ip3_ln3_txmclk:[106,121],dev_serdes_10g0_ip4_ln0_refclk:121,dev_serdes_10g0_ip4_ln0_rxclk:121,dev_serdes_10g0_ip4_ln0_rxfclk:121,dev_serdes_10g0_ip4_ln0_txclk:121,dev_serdes_10g0_ip4_ln0_txfclk:121,dev_serdes_10g0_ip4_ln0_txmclk:121,dev_serdes_10g0_ip4_ln1_refclk:121,dev_serdes_10g0_ip4_ln1_rxclk:121,dev_serdes_10g0_ip4_ln1_rxfclk:121,dev_serdes_10g0_ip4_ln1_txclk:121,dev_serdes_10g0_ip4_ln1_txfclk:121,dev_serdes_10g0_ip4_ln1_txmclk:121,dev_serdes_10g0_ip4_ln2_refclk:121,dev_serdes_10g0_ip4_ln2_rxclk:121,dev_serdes_10g0_ip4_ln2_rxfclk:121,dev_serdes_10g0_ip4_ln2_txclk:121,dev_serdes_10g0_ip4_ln2_txfclk:121,dev_serdes_10g0_ip4_ln2_txmclk:121,dev_serdes_10g0_ip4_ln3_refclk:121,dev_serdes_10g0_ip4_ln3_rxclk:121,dev_serdes_10g0_ip4_ln3_rxfclk:121,dev_serdes_10g0_ip4_ln3_txclk:121,dev_serdes_10g0_ip4_ln3_txfclk:121,dev_serdes_10g0_ip4_ln3_txmclk:121,dev_serdes_10g0_ref_out_clk:106,dev_serdes_10g0_tap_tck:121,dev_serdes_10g1_clk:92,dev_serdes_10g1_core_ref_clk:92,dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:92,dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:92,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:92,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:92,dev_serdes_10g1_ip1_ln0_refclk:92,dev_serdes_10g1_ip1_ln0_rxclk:92,dev_serdes_10g1_ip1_ln0_rxfclk:92,dev_serdes_10g1_ip1_ln0_txclk:92,dev_serdes_10g1_ip1_ln0_txfclk:92,dev_serdes_10g1_ip1_ln0_txmclk:92,dev_serdes_10g1_ip1_ln1_refclk:92,dev_serdes_10g1_ip1_ln1_rxclk:92,dev_serdes_10g1_ip1_ln1_rxfclk:92,dev_serdes_10g1_ip1_ln1_txclk:92,dev_serdes_10g1_ip1_ln1_txfclk:92,dev_serdes_10g1_ip1_ln1_txmclk:92,dev_serdes_10g1_ip1_ln2_refclk:92,dev_serdes_10g1_ip1_ln2_rxclk:92,dev_serdes_10g1_ip1_ln2_rxfclk:92,dev_serdes_10g1_ip1_ln2_txclk:92,dev_serdes_10g1_ip1_ln2_txfclk:92,dev_serdes_10g1_ip1_ln2_txmclk:92,dev_serdes_10g1_ip1_ln3_refclk:92,dev_serdes_10g1_ip1_ln3_rxclk:92,dev_serdes_10g1_ip1_ln3_rxfclk:92,dev_serdes_10g1_ip1_ln3_txclk:92,dev_serdes_10g1_ip1_ln3_txfclk:92,dev_serdes_10g1_ip1_ln3_txmclk:92,dev_serdes_10g1_ip2_ln0_refclk:92,dev_serdes_10g1_ip2_ln0_rxclk:92,dev_serdes_10g1_ip2_ln0_rxfclk:92,dev_serdes_10g1_ip2_ln0_txclk:92,dev_serdes_10g1_ip2_ln0_txfclk:92,dev_serdes_10g1_ip2_ln0_txmclk:92,dev_serdes_10g1_ip2_ln1_refclk:92,dev_serdes_10g1_ip2_ln1_rxclk:92,dev_serdes_10g1_ip2_ln1_rxfclk:92,dev_serdes_10g1_ip2_ln1_txclk:92,dev_serdes_10g1_ip2_ln1_txfclk:92,dev_serdes_10g1_ip2_ln1_txmclk:92,dev_serdes_10g1_ip2_ln2_refclk:92,dev_serdes_10g1_ip2_ln2_rxclk:92,dev_serdes_10g1_ip2_ln2_rxfclk:92,dev_serdes_10g1_ip2_ln2_txclk:92,dev_serdes_10g1_ip2_ln2_txfclk:92,dev_serdes_10g1_ip2_ln2_txmclk:92,dev_serdes_10g1_ip2_ln3_refclk:92,dev_serdes_10g1_ip2_ln3_rxclk:92,dev_serdes_10g1_ip2_ln3_rxfclk:92,dev_serdes_10g1_ip2_ln3_txclk:92,dev_serdes_10g1_ip2_ln3_txfclk:92,dev_serdes_10g1_ip2_ln3_txmclk:92,dev_serdes_10g1_ip3_ln1_refclk:92,dev_serdes_10g1_ip3_ln1_rxclk:92,dev_serdes_10g1_ip3_ln1_rxfclk:92,dev_serdes_10g1_ip3_ln1_txclk:92,dev_serdes_10g1_ip3_ln1_txfclk:92,dev_serdes_10g1_ip3_ln1_txmclk:92,dev_serdes_10g1_ip3_ln3_refclk:92,dev_serdes_10g1_ip3_ln3_rxclk:92,dev_serdes_10g1_ip3_ln3_rxfclk:92,dev_serdes_10g1_ip3_ln3_txclk:92,dev_serdes_10g1_ip3_ln3_txfclk:92,dev_serdes_10g1_ip3_ln3_txmclk:92,dev_serdes_16g0_clk:106,dev_serdes_16g0_cmn_refclk1_m:106,dev_serdes_16g0_cmn_refclk1_p:106,dev_serdes_16g0_core_ref1_clk:106,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:106,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:106,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:106,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:106,dev_serdes_16g0_core_ref_clk:106,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:106,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:106,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:106,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:106,dev_serdes_16g0_ip1_ln0_refclk:106,dev_serdes_16g0_ip1_ln0_rxclk:106,dev_serdes_16g0_ip1_ln0_rxfclk:106,dev_serdes_16g0_ip1_ln0_txclk:106,dev_serdes_16g0_ip1_ln0_txfclk:106,dev_serdes_16g0_ip1_ln0_txmclk:106,dev_serdes_16g0_ip1_ln1_refclk:106,dev_serdes_16g0_ip1_ln1_rxclk:106,dev_serdes_16g0_ip1_ln1_rxfclk:106,dev_serdes_16g0_ip1_ln1_txclk:106,dev_serdes_16g0_ip1_ln1_txfclk:106,dev_serdes_16g0_ip1_ln1_txmclk:106,dev_serdes_16g0_ip2_ln0_refclk:106,dev_serdes_16g0_ip2_ln0_rxclk:106,dev_serdes_16g0_ip2_ln0_rxfclk:106,dev_serdes_16g0_ip2_ln0_txclk:106,dev_serdes_16g0_ip2_ln0_txfclk:106,dev_serdes_16g0_ip2_ln0_txmclk:106,dev_serdes_16g0_ip2_ln1_refclk:106,dev_serdes_16g0_ip2_ln1_rxclk:106,dev_serdes_16g0_ip2_ln1_rxfclk:106,dev_serdes_16g0_ip2_ln1_txclk:106,dev_serdes_16g0_ip2_ln1_txfclk:106,dev_serdes_16g0_ip2_ln1_txmclk:106,dev_serdes_16g0_ip3_ln1_refclk:106,dev_serdes_16g0_ip3_ln1_rxclk:106,dev_serdes_16g0_ip3_ln1_rxfclk:106,dev_serdes_16g0_ip3_ln1_txclk:106,dev_serdes_16g0_ip3_ln1_txfclk:106,dev_serdes_16g0_ip3_ln1_txmclk:106,dev_serdes_16g0_ref1_out_clk:106,dev_serdes_16g0_ref_der_out_clk:106,dev_serdes_16g0_ref_out_clk:106,dev_serdes_16g1_clk:106,dev_serdes_16g1_cmn_refclk1_m:106,dev_serdes_16g1_cmn_refclk1_p:106,dev_serdes_16g1_core_ref1_clk:106,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:106,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:106,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:106,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:106,dev_serdes_16g1_core_ref_clk:106,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:106,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:106,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:106,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:106,dev_serdes_16g1_ip1_ln0_refclk:106,dev_serdes_16g1_ip1_ln0_rxclk:106,dev_serdes_16g1_ip1_ln0_rxfclk:106,dev_serdes_16g1_ip1_ln0_txclk:106,dev_serdes_16g1_ip1_ln0_txfclk:106,dev_serdes_16g1_ip1_ln0_txmclk:106,dev_serdes_16g1_ip1_ln1_refclk:106,dev_serdes_16g1_ip1_ln1_rxclk:106,dev_serdes_16g1_ip1_ln1_rxfclk:106,dev_serdes_16g1_ip1_ln1_txclk:106,dev_serdes_16g1_ip1_ln1_txfclk:106,dev_serdes_16g1_ip1_ln1_txmclk:106,dev_serdes_16g1_ip2_ln0_refclk:106,dev_serdes_16g1_ip2_ln0_rxclk:106,dev_serdes_16g1_ip2_ln0_rxfclk:106,dev_serdes_16g1_ip2_ln0_txclk:106,dev_serdes_16g1_ip2_ln0_txfclk:106,dev_serdes_16g1_ip2_ln0_txmclk:106,dev_serdes_16g1_ip2_ln1_refclk:106,dev_serdes_16g1_ip2_ln1_rxclk:106,dev_serdes_16g1_ip2_ln1_rxfclk:106,dev_serdes_16g1_ip2_ln1_txclk:106,dev_serdes_16g1_ip2_ln1_txfclk:106,dev_serdes_16g1_ip2_ln1_txmclk:106,dev_serdes_16g1_ip3_ln1_refclk:106,dev_serdes_16g1_ip3_ln1_rxclk:106,dev_serdes_16g1_ip3_ln1_rxfclk:106,dev_serdes_16g1_ip3_ln1_txclk:106,dev_serdes_16g1_ip3_ln1_txfclk:106,dev_serdes_16g1_ip3_ln1_txmclk:106,dev_serdes_16g1_ip4_ln0_refclk:106,dev_serdes_16g1_ip4_ln0_rxclk:106,dev_serdes_16g1_ip4_ln0_rxfclk:106,dev_serdes_16g1_ip4_ln0_txclk:106,dev_serdes_16g1_ip4_ln0_txfclk:106,dev_serdes_16g1_ip4_ln0_txmclk:106,dev_serdes_16g1_ip4_ln1_refclk:106,dev_serdes_16g1_ip4_ln1_rxclk:106,dev_serdes_16g1_ip4_ln1_rxfclk:106,dev_serdes_16g1_ip4_ln1_txclk:106,dev_serdes_16g1_ip4_ln1_txfclk:106,dev_serdes_16g1_ip4_ln1_txmclk:106,dev_serdes_16g1_ref1_out_clk:106,dev_serdes_16g1_ref_der_out_clk:106,dev_serdes_16g1_ref_out_clk:106,dev_serdes_16g2_clk:106,dev_serdes_16g2_cmn_refclk1_m:106,dev_serdes_16g2_cmn_refclk1_p:106,dev_serdes_16g2_core_ref1_clk:106,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:106,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:106,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:106,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:106,dev_serdes_16g2_core_ref_clk:106,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:106,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:106,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:106,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:106,dev_serdes_16g2_ip2_ln0_refclk:106,dev_serdes_16g2_ip2_ln0_rxclk:106,dev_serdes_16g2_ip2_ln0_rxfclk:106,dev_serdes_16g2_ip2_ln0_txclk:106,dev_serdes_16g2_ip2_ln0_txfclk:106,dev_serdes_16g2_ip2_ln0_txmclk:106,dev_serdes_16g2_ip2_ln1_refclk:106,dev_serdes_16g2_ip2_ln1_rxclk:106,dev_serdes_16g2_ip2_ln1_rxfclk:106,dev_serdes_16g2_ip2_ln1_txclk:106,dev_serdes_16g2_ip2_ln1_txfclk:106,dev_serdes_16g2_ip2_ln1_txmclk:106,dev_serdes_16g2_ip3_ln1_refclk:106,dev_serdes_16g2_ip3_ln1_rxclk:106,dev_serdes_16g2_ip3_ln1_rxfclk:106,dev_serdes_16g2_ip3_ln1_txclk:106,dev_serdes_16g2_ip3_ln1_txfclk:106,dev_serdes_16g2_ip3_ln1_txmclk:106,dev_serdes_16g2_ip4_ln0_refclk:106,dev_serdes_16g2_ip4_ln0_rxclk:106,dev_serdes_16g2_ip4_ln0_rxfclk:106,dev_serdes_16g2_ip4_ln0_txclk:106,dev_serdes_16g2_ip4_ln0_txfclk:106,dev_serdes_16g2_ip4_ln0_txmclk:106,dev_serdes_16g2_ip4_ln1_refclk:106,dev_serdes_16g2_ip4_ln1_rxclk:106,dev_serdes_16g2_ip4_ln1_rxfclk:106,dev_serdes_16g2_ip4_ln1_txclk:106,dev_serdes_16g2_ip4_ln1_txfclk:106,dev_serdes_16g2_ip4_ln1_txmclk:106,dev_serdes_16g2_ref1_out_clk:106,dev_serdes_16g2_ref_der_out_clk:106,dev_serdes_16g2_ref_out_clk:106,dev_serdes_16g3_clk:106,dev_serdes_16g3_cmn_refclk1_m:106,dev_serdes_16g3_cmn_refclk1_p:106,dev_serdes_16g3_core_ref1_clk:106,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:106,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:106,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:106,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:106,dev_serdes_16g3_core_ref_clk:106,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:106,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:106,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:106,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:106,dev_serdes_16g3_ip2_ln0_refclk:106,dev_serdes_16g3_ip2_ln0_rxclk:106,dev_serdes_16g3_ip2_ln0_rxfclk:106,dev_serdes_16g3_ip2_ln0_txclk:106,dev_serdes_16g3_ip2_ln0_txfclk:106,dev_serdes_16g3_ip2_ln0_txmclk:106,dev_serdes_16g3_ip2_ln1_refclk:106,dev_serdes_16g3_ip2_ln1_rxclk:106,dev_serdes_16g3_ip2_ln1_rxfclk:106,dev_serdes_16g3_ip2_ln1_txclk:106,dev_serdes_16g3_ip2_ln1_txfclk:106,dev_serdes_16g3_ip2_ln1_txmclk:106,dev_serdes_16g3_ip3_ln1_refclk:106,dev_serdes_16g3_ip3_ln1_rxclk:106,dev_serdes_16g3_ip3_ln1_rxfclk:106,dev_serdes_16g3_ip3_ln1_txclk:106,dev_serdes_16g3_ip3_ln1_txfclk:106,dev_serdes_16g3_ip3_ln1_txmclk:106,dev_serdes_16g3_ref1_out_clk:106,dev_serdes_16g3_ref_der_out_clk:106,dev_serdes_16g3_ref_out_clk:106,dev_spinlock0_vclk_clk:[32,45],dev_stm0_atb_clk:[32,45,92,106,121],dev_stm0_bus_atb_clk:[60,76],dev_stm0_bus_core_clk:[60,76],dev_stm0_bus_vbusp_clk:[60,76],dev_stm0_core_clk:[32,45,92,106,121],dev_stm0_vbusp_clk:[32,45,92,106,121],dev_timer0_bus_timer_hclk_clk:[60,76],dev_timer0_bus_timer_tclk_clk:[60,76],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer0_timer_hclk_clk:[32,45,92,106,121],dev_timer0_timer_pwm:[32,45,92,106,121],dev_timer0_timer_tclk_clk:[32,45,92,106,121],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[45,92,106,121],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45,92,106,121],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,92,106,121],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer0_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:121,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45,92,106,121],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106,121],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:121,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:121,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106,121],dev_timer0_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:121,dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45],dev_timer10_bus_timer_hclk_clk:[60,76],dev_timer10_bus_timer_tclk_clk:[60,76],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer10_timer_hclk_clk:[45,92,106,121],dev_timer10_timer_pwm:[45,92,106,121],dev_timer10_timer_tclk_clk:[45,92,106,121],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[45,92,106,121],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[45,92,106,121],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,92,106,121],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer10_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:121,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:45,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:45,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[45,92,106,121],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:45,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[45,92,106,121],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106,121],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer10_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:121,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:121,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106,121],dev_timer10_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:121,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:45,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:45,dev_timer11_bus_timer_hclk_clk:[60,76],dev_timer11_bus_timer_tclk_clk:[60,76],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer11_clksel_vd_clk:[92,106],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer11_timer_hclk_clk:[45,92,106,121],dev_timer11_timer_pwm:45,dev_timer11_timer_tclk_clk:[45,92,106,121],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:45,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:45,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:45,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:45,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:45,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[92,106,121],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:45,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:45,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:45,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[92,106,121],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:45,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:45,dev_timer12_timer_hclk_clk:[92,106,121],dev_timer12_timer_pwm:[92,106,121],dev_timer12_timer_tclk_clk:[92,106,121],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[92,106,121],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[92,106,121],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer12_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:121,dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106,121],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106,121],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer12_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:121,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:121,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106,121],dev_timer12_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:121,dev_timer13_clksel_vd_clk:[92,106],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer13_timer_hclk_clk:[92,106,121],dev_timer13_timer_tclk_clk:[92,106,121],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[92,106,121],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[92,106,121],dev_timer14_timer_hclk_clk:[92,106,121],dev_timer14_timer_pwm:[92,106,121],dev_timer14_timer_tclk_clk:[92,106,121],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[92,106,121],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[92,106,121],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106,121],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer14_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:121,dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106,121],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106,121],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer14_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:121,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:121,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106,121],dev_timer14_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:121,dev_timer15_clksel_vd_clk:[92,106],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer15_timer_hclk_clk:[92,106,121],dev_timer15_timer_tclk_clk:[92,106,121],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[92,106,121],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[92,106,121],dev_timer16_timer_hclk_clk:[92,106,121],dev_timer16_timer_pwm:[92,106,121],dev_timer16_timer_tclk_clk:[92,106,121],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer16_timer_tclk_clk_parent_main_timer16_afs_sel_out0:121,dev_timer16_timer_tclk_clk_parent_main_timer_clksel_out16:121,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer17_clksel_vd_clk:[92,106],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer17_timer_hclk_clk:[92,106,121],dev_timer17_timer_tclk_clk:[92,106,121],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[92,106,121],dev_timer17_timer_tclk_clk_parent_main_timer17_afs_en_out0:121,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[92,106],dev_timer18_timer_hclk_clk:[92,106,121],dev_timer18_timer_pwm:[92,106,121],dev_timer18_timer_tclk_clk:[92,106,121],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer18_timer_tclk_clk_parent_main_timer18_afs_sel_out0:121,dev_timer18_timer_tclk_clk_parent_main_timer_clksel_out18:121,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer19_clksel_vd_clk:[92,106],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer19_timer_hclk_clk:[92,106,121],dev_timer19_timer_tclk_clk:[92,106,121],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[92,106,121],dev_timer19_timer_tclk_clk_parent_main_timer19_afs_en_out0:121,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[92,106],dev_timer1_bus_timer_hclk_clk:[60,76],dev_timer1_bus_timer_tclk_clk:[60,76],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer1_clksel_vd_clk:[92,106],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer1_timer_hclk_clk:[32,45,92,106,121],dev_timer1_timer_pwm:[32,45],dev_timer1_timer_tclk_clk:[32,45,92,106,121],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:45,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[92,106,121],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[92,106,121],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45],dev_timer2_bus_timer_hclk_clk:[60,76],dev_timer2_bus_timer_tclk_clk:[60,76],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer2_timer_hclk_clk:[32,45,92,106,121],dev_timer2_timer_pwm:[32,45,92,106,121],dev_timer2_timer_tclk_clk:[32,45,92,106,121],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[45,92,106,121],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45,92,106,121],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,92,106,121],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer2_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:121,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45,92,106,121],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106,121],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:121,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:121,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106,121],dev_timer2_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:121,dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45],dev_timer3_bus_timer_hclk_clk:[60,76],dev_timer3_bus_timer_tclk_clk:[60,76],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer3_clksel_vd_clk:[92,106],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer3_timer_hclk_clk:[32,45,92,106,121],dev_timer3_timer_pwm:[32,45],dev_timer3_timer_tclk_clk:[32,45,92,106,121],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:45,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[92,106,121],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[92,106,121],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45],dev_timer4_bus_timer_hclk_clk:[60,76],dev_timer4_bus_timer_tclk_clk:[60,76],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer4_timer_hclk_clk:[32,45,92,106,121],dev_timer4_timer_pwm:[32,45,92,106,121],dev_timer4_timer_tclk_clk:[32,45,92,106,121],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[45,92,106,121],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45,92,106,121],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,92,106,121],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer4_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:121,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45,92,106,121],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106,121],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:121,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:121,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106,121],dev_timer4_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:121,dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45],dev_timer5_bus_timer_hclk_clk:[60,76],dev_timer5_bus_timer_tclk_clk:[60,76],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer5_clksel_vd_clk:[92,106],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer5_timer_hclk_clk:[32,45,92,106,121],dev_timer5_timer_pwm:[32,45],dev_timer5_timer_tclk_clk:[32,45,92,106,121],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:45,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[92,106,121],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[92,106,121],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45],dev_timer6_bus_timer_hclk_clk:[60,76],dev_timer6_bus_timer_tclk_clk:[60,76],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer6_timer_hclk_clk:[32,45,92,106,121],dev_timer6_timer_pwm:[32,45,92,106,121],dev_timer6_timer_tclk_clk:[32,45,92,106,121],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[45,92,106,121],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45,92,106,121],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,92,106,121],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer6_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:121,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45,92,106,121],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106,121],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:121,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:121,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106,121],dev_timer6_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:121,dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45],dev_timer7_bus_timer_hclk_clk:[60,76],dev_timer7_bus_timer_tclk_clk:[60,76],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer7_clksel_vd_clk:[92,106],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer7_timer_hclk_clk:[32,45,92,106,121],dev_timer7_timer_pwm:[32,45],dev_timer7_timer_tclk_clk:[32,45,92,106,121],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:45,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[92,106,121],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[92,106,121],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45],dev_timer8_bus_timer_hclk_clk:[60,76],dev_timer8_bus_timer_tclk_clk:[60,76],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer8_timer_hclk_clk:[45,92,106,121],dev_timer8_timer_pwm:[45,92,106,121],dev_timer8_timer_tclk_clk:[45,92,106,121],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[45,92,106,121],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[45,92,106,121],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,92,106,121],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer8_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:121,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:45,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:45,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[45,92,106,121],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[106,121],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:45,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[92,121],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[45,92,106,121],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106,121],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:121,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:121,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106,121],dev_timer8_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:121,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:45,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:45,dev_timer9_bus_timer_hclk_clk:[60,76],dev_timer9_bus_timer_tclk_clk:[60,76],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[60,76],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[60,76],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[60,76],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[60,76],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[60,76],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[60,76],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[60,76],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[60,76],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[60,76],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[60,76],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[60,76],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[60,76],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[60,76],dev_timer9_clksel_vd_clk:[92,106],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[92,106],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[92,106],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[92,106],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[92,106],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:92,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:92,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:106,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[92,106],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:106,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:92,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:106,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:106,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[92,106],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[92,106],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[92,106],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:92,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:92,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:92,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:106,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:106,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[92,106],dev_timer9_timer_hclk_clk:[45,92,106,121],dev_timer9_timer_pwm:45,dev_timer9_timer_tclk_clk:[45,92,106,121],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:45,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:45,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:45,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:45,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:45,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[92,106,121],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:45,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:45,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:45,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:45,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:45,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:45,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:45,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[92,106,121],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:45,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:45,dev_timermgr0_vclk_clk:45,dev_timesync_event_introuter0_intr_clk:45,dev_timesync_event_router0_intr_clk:32,dev_timesync_intrtr0_bus_intr_clk:[60,76],dev_timesync_intrtr0_intr_clk:[106,121],dev_uart0_bus_fclk_clk:[60,76],dev_uart0_bus_vbusp_clk:[60,76],dev_uart0_fclk_clk:[32,45,92,106,121],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[32,45],dev_uart0_vbusp_clk:[32,45,92,106,121],dev_uart1_bus_fclk_clk:[60,76],dev_uart1_bus_vbusp_clk:[60,76],dev_uart1_fclk_clk:[32,45,92,106,121],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[32,45],dev_uart1_vbusp_clk:[32,45,92,106,121],dev_uart2_bus_fclk_clk:[60,76],dev_uart2_bus_vbusp_clk:[60,76],dev_uart2_fclk_clk:[32,45,92,106,121],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[32,45],dev_uart2_vbusp_clk:[32,45,92,106,121],dev_uart3_fclk_clk:[32,45,92,106,121],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[32,45],dev_uart3_vbusp_clk:[32,45,92,106,121],dev_uart4_fclk_clk:[32,45,92,106,121],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[32,45],dev_uart4_vbusp_clk:[32,45,92,106,121],dev_uart5_fclk_clk:[32,45,92,106,121],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[32,45],dev_uart5_vbusp_clk:[32,45,92,106,121],dev_uart6_fclk_clk:[32,45,92,106,121],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[32,45],dev_uart6_vbusp_clk:[32,45,92,106,121],dev_uart7_fclk_clk:[92,106,121],dev_uart7_vbusp_clk:[92,106,121],dev_uart8_fclk_clk:[92,106,121],dev_uart8_vbusp_clk:[92,106,121],dev_uart9_fclk_clk:[92,106,121],dev_uart9_vbusp_clk:[92,106,121],dev_ufs0_ufshci_hclk_clk:106,dev_ufs0_ufshci_mclk_clk:106,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:106,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:106,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:106,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:106,dev_ufs0_ufshci_mphy_refclk:106,dev_usb0_aclk_clk:[45,92,106,121],dev_usb0_buf_clk:[92,106,121],dev_usb0_bus_clk:32,dev_usb0_cfg_clk:32,dev_usb0_clk_lpm_clk:[45,92,106,121],dev_usb0_pclk_clk:[45,92,106,121],dev_usb0_pipe_refclk:[45,92,106,121],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:106,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:106,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:92,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:92,dev_usb0_pipe_rxclk:[45,92,106,121],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:106,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:106,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxclk:121,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxclk:121,dev_usb0_pipe_rxfclk:[45,92,106,121],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:106,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:106,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxfclk:121,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxfclk:121,dev_usb0_pipe_txclk:[45,92,106,121],dev_usb0_pipe_txfclk:[45,92,106,121],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:106,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:106,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txfclk:121,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txfclk:121,dev_usb0_pipe_txmclk:[45,92,106,121],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:106,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:106,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txmclk:121,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txmclk:121,dev_usb0_usb2_apb_pclk_clk:[32,45,92,106,121],dev_usb0_usb2_refclock_clk:[32,45,92,106,121],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[92,106,121],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[32,45,92,106,121],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:45,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:32,dev_usb0_usb2_tap_tck:[32,121],dev_usb1_aclk_clk:106,dev_usb1_buf_clk:106,dev_usb1_bus_clk:32,dev_usb1_cfg_clk:32,dev_usb1_clk_lpm_clk:106,dev_usb1_pclk_clk:106,dev_usb1_pipe_refclk:106,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:106,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:106,dev_usb1_pipe_rxclk:106,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:106,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:106,dev_usb1_pipe_rxfclk:106,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:106,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:106,dev_usb1_pipe_txclk:106,dev_usb1_pipe_txfclk:106,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:106,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:106,dev_usb1_pipe_txmclk:106,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:106,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:106,dev_usb1_usb2_apb_pclk_clk:[32,106],dev_usb1_usb2_refclock_clk:[32,106],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:106,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[32,106],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:32,dev_usb1_usb2_tap_tck:32,dev_usb3ss0_bus_bus_clk:[60,76],dev_usb3ss0_bus_hsic_clk_clk:[60,76],dev_usb3ss0_bus_phy2_refclk960m_clk:[60,76],dev_usb3ss0_bus_pipe3_txb_clk:[60,76],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:60,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:76,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[60,76],dev_usb3ss0_bus_ref_clk:[60,76],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[60,76],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:60,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:76,dev_usb3ss0_bus_susp_clk:[60,76],dev_usb3ss0_bus_utmi_clk_clk:[60,76],dev_usb3ss1_bus_bus_clk:[60,76],dev_usb3ss1_bus_hsic_clk_clk:[60,76],dev_usb3ss1_bus_phy2_refclk960m_clk:[60,76],dev_usb3ss1_bus_pipe3_txb_clk:[60,76],dev_usb3ss1_bus_ref_clk:[60,76],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[60,76],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:60,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:76,dev_usb3ss1_bus_susp_clk:[60,76],dev_usb3ss1_bus_utmi_clk_clk:[60,76],dev_vpac0_clk:106,dev_vpac0_ldc0_clk_clk:121,dev_vpac0_main_clk:121,dev_vpac0_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:121,dev_vpac0_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:121,dev_vpac0_msc_clk:121,dev_vpac0_nf_clk_clk:121,dev_vpac0_pll_dco_clk:106,dev_vpac0_psil_leaf_clk:121,dev_vpac0_viss0_clk_clk:121,dev_vpfe0_ccd_pclk_clk:106,dev_vpfe0_vpfe_clk:106,dev_vtm0_fix_ref2_clk:45,dev_vtm0_fix_ref_clk:45,dev_vtm0_vbusp_clk:45,dev_vusr_dual0_v0_clk:121,dev_vusr_dual0_v0_rxfl_clk:121,dev_vusr_dual0_v0_rxpm_clk:121,dev_vusr_dual0_v0_txfl_clk:121,dev_vusr_dual0_v0_txpm_clk:121,dev_vusr_dual0_v1_clk:121,dev_vusr_dual0_v1_rxfl_clk:121,dev_vusr_dual0_v1_rxpm_clk:121,dev_vusr_dual0_v1_txfl_clk:121,dev_vusr_dual0_v1_txpm_clk:121,dev_vusr_dual0_vusrx_ln0_refclk:121,dev_vusr_dual0_vusrx_ln0_rxclk:121,dev_vusr_dual0_vusrx_ln0_rxfclk:121,dev_vusr_dual0_vusrx_ln0_txclk:121,dev_vusr_dual0_vusrx_ln0_txfclk:121,dev_vusr_dual0_vusrx_ln0_txmclk:121,dev_vusr_dual0_vusrx_ln1_refclk:121,dev_vusr_dual0_vusrx_ln1_rxclk:121,dev_vusr_dual0_vusrx_ln1_rxfclk:121,dev_vusr_dual0_vusrx_ln1_txclk:121,dev_vusr_dual0_vusrx_ln1_txfclk:121,dev_vusr_dual0_vusrx_ln1_txmclk:121,dev_vusr_dual0_vusrx_ln2_refclk:121,dev_vusr_dual0_vusrx_ln2_rxclk:121,dev_vusr_dual0_vusrx_ln2_rxfclk:121,dev_vusr_dual0_vusrx_ln2_txclk:121,dev_vusr_dual0_vusrx_ln2_txfclk:121,dev_vusr_dual0_vusrx_ln2_txmclk:121,dev_vusr_dual0_vusrx_ln3_refclk:121,dev_vusr_dual0_vusrx_ln3_rxclk:121,dev_vusr_dual0_vusrx_ln3_rxfclk:121,dev_vusr_dual0_vusrx_ln3_txclk:121,dev_vusr_dual0_vusrx_ln3_txfclk:121,dev_vusr_dual0_vusrx_ln3_txmclk:121,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[60,76],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[60,76],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[60,76],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[60,76],dev_wkup_ddpa0_ddpa_clk:[92,106,121],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:32,dev_wkup_dmsc0_bus_dap_clk:60,dev_wkup_dmsc0_bus_ext_clk:60,dev_wkup_dmsc0_bus_func_32k_rc_clk:60,dev_wkup_dmsc0_bus_func_32k_rt_clk:60,dev_wkup_dmsc0_bus_func_mosc_clk:60,dev_wkup_dmsc0_bus_sec_efc_fclk:60,dev_wkup_dmsc0_bus_vbus_clk:60,dev_wkup_ecc_aggr0_bus_aggr_clk:[60,76],dev_wkup_esm0_bus_clk:[60,76],dev_wkup_esm0_clk:[32,92,106,121],dev_wkup_gpio0_bus_mmr_clk:[60,76],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[60,76],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[60,76],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[60,76],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[60,76],dev_wkup_gpio0_mmr_clk:[92,106,121],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:92,dev_wkup_gpio1_mmr_clk:[92,106,121],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:92,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:92,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:92,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:92,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[60,76],dev_wkup_gpiomux_intrtr0_intr_clk:[106,121],dev_wkup_gtc0_gtc_clk:32,dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:32,dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:32,dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:32,dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:32,dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:32,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:32,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:32,dev_wkup_gtc0_vbusp_clk:32,dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_i2c0_bus_clk:[60,76],dev_wkup_i2c0_bus_piscl:60,dev_wkup_i2c0_bus_pisys_clk:[60,76],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[60,76],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_wkup_i2c0_clk:[32,92,106,121],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_i2c0_piscl:[32,92,106,121],dev_wkup_i2c0_pisys_clk:[32,92,106,121],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[106,121],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[106,121],dev_wkup_i2c0_porscl:[32,92,106,121],dev_wkup_j7am_wakeup_16ff0_pll_ctrl_wkup_clk24_clk:121,dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_12p5m_clk:121,dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_32k_clk:121,dev_wkup_mcu_gpiomux_introuter0_intr_clk:32,dev_wkup_pbist0_clk8_clk:32,dev_wkup_pllctrl0_bus_pll_clkout_clk:[60,76],dev_wkup_pllctrl0_bus_pll_refclk_clk:[60,76],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[60,76],dev_wkup_porz_sync0_clk_12m_rc_clk:[92,106,121],dev_wkup_psc0_bus_clk:[60,76],dev_wkup_psc0_bus_slow_clk:[60,76],dev_wkup_psc0_clk:[32,92,106,121],dev_wkup_psc0_slow_clk:[32,92,106,121],dev_wkup_rtcss0_ana_osc32k_clk:32,dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:32,dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:32,dev_wkup_rtcss0_vclk_clk:32,dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_rti0_rti_clk:32,dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:32,dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:32,dev_wkup_rti0_vbusp_clk:32,dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_timer0_timer_hclk_clk:32,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_timer0_timer_tclk_clk:32,dev_wkup_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:32,dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:32,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:32,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:32,dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:32,dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:32,dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:32,dev_wkup_timer1_timer_hclk_clk:32,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_timer1_timer_tclk_clk:32,dev_wkup_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:32,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:32,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:32,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:32,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:32,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:32,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:32,dev_wkup_uart0_bus_fclk_clk:[60,76],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:60,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[60,76],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:76,dev_wkup_uart0_bus_vbusp_clk:[60,76],dev_wkup_uart0_fclk_clk:[32,92,106,121],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[92,106,121],dev_wkup_uart0_fclk_clk_parent_wkup_usart_clksel_out0:121,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[92,106],dev_wkup_uart0_vbusp_clk:[32,92,106,121],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_vtm0_bus_fix_ref_clk:[60,76],dev_wkup_vtm0_bus_vbusp_clk:[60,76],dev_wkup_vtm0_fix_ref2_clk:[32,92,106,121],dev_wkup_vtm0_fix_ref_clk:[32,92,106,121],dev_wkup_vtm0_vbusp_clk:[32,92,106,121],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:92,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:92,dev_wkup_wakeup0_wkup_rcosc_32k_clk:92,develop:[25,146],devgrp:[25,26,27,28,31],devgrp_00:[44,59,75,90,105,119,134,135],devgrp_01:[44,59,75,90,105,119,134,135],devgrp_02:135,devgrp_03:135,devgrp_04:135,devgrp_05:135,devgrp_06:135,devgrp_al:135,devgrp_boardcfg:31,devgrp_devic:31,devgrp_t:[24,26,27,28,135],devgrp_valid:31,devic:[4,5,8,9,10,11,12,13,14,15,16,18,20,21,22,24,25,28,31,35,42,49,56,57,65,72,73,80,87,88,91,96,103,110,117,125,132,137,139,141,143,144,147,148],device_id:[5,31],device_off:31,device_on:31,devstat:[26,37,51,67,82,98,112,127],diagram:[0,2,140,147],did:137,dies:14,differ:[0,2,5,7,12,21,22,24,25,26,27,35,37,49,51,65,67,80,82,96,98,110,112,125,127,136,137,138,139,140,142],differenti:[2,137,139],direct:[32,43,45,58,60,74,76,89,92,104,106,118,121,133,139,144],directli:[2,9,12,13,136],directori:[22,146],dirstring_typ:[22,142,143,146],disabl:[5,6,9,11,13,14,22,24,31,139,146,147],disable_main_nav_secure_proxi:24,discard:[12,21],discoveri:27,discuss:[24,135],dispc_intr_req_0:[66,81],dispc_intr_req_1:[66,81],disregard:2,distinct:146,distinguish:[14,22,142,146],distinguished_nam:[22,142,143,146],distribut:[2,147],div2:14,div3:14,div4:14,divid:[5,12,14,26],dkek:28,dkek_allowed_host:28,dkek_config:28,dm2dmsc:[96,104,110,118],dm2tif:[35,43,125,133],dma:[0,2,7,13,91,136],dma_event_intr:[66,81,97,111,126],dma_pvu0_exp_intr:97,dmass0_bcdma_0:[34,36,41,47,50,55],dmass0_pktdma_0:[34,41,47,55],dmass0_ringacc_0:[41,55],dmsc2dm:[96,104,110,118],dmsc:[0,3,10,12,14,17,21,25,27,28,33,46,47,48,49,50,54,55,61,62,64,65,66,69,70,71,77,78,79,80,81,84,85,86,93,94,95,96,97,100,101,102,107,108,109,110,111,114,115,116,122,136,142,147],document:[0,14,15,16,18,20,21,23,27,28,32,37,43,45,51,58,60,67,74,76,82,89,92,98,104,106,112,118,121,127,133,135,136,137,138,139,140,142,143,145,146,147,148],doe:[0,3,5,8,9,13,14,22,25,27,28,39,53,135,136,138,139,142,144,146],doesn:143,domain:[0,6,7,8,9,44,59,75,90,91,105,119,134,135,141,148],domgrp:120,domgrp_00:[120,137],domgrp_01:[120,137],domgrp_02:137,domgrp_03:137,domgrp_04:137,domgrp_05:137,domgrp_06:137,domgrp_compat:[8,120,137],domgrp_t:[8,137],don:[6,13,135],done:[5,14,37,51,67,82,98,112,127,136,139,143],doorbel:12,doubl:[24,142,143],down:[14,135],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[22,142,146],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:146,driven:0,driver:[5,6,9,11,26,27,31],dru:27,dsi_0_func_intr:[111,126],dsp:[0,6],dss0:37,dss1:37,dss:[67,82,112,127],dss_inst0_dispc_func_irq_proc0:[111,126],dss_inst0_dispc_func_irq_proc1:[111,126],dss_inst0_dispc_safety_error_irq_proc0:[111,126],dss_inst0_dispc_safety_error_irq_proc1:[111,126],dss_inst0_dispc_secure_irq_proc0:[111,126],dss_inst0_dispc_secure_irq_proc1:[111,126],dst_host_irq:9,dst_id:9,dst_thread:11,dual:[14,19,27,31,142],due:[2,5,6,13,14,24,27,31,136,138,140],dump:139,durat:14,dure:[7,13,14,22,25,27,31,37,44,51,57,59,67,73,75,82,88,90,98,105,112,119,127,134,135,138,146,147],each:[0,2,5,9,12,14,17,21,22,24,25,26,27,28,31,34,40,41,47,48,54,55,62,64,70,71,78,79,85,86,94,95,101,102,108,109,115,116,123,124,130,131,135,136,137,138,139,140,144,146],earli:[31,137],earlier:[0,135],earliest:31,early_can:137,eas:[32,45,60,76,92,106,121],easili:[7,31,138],eavesdropp:144,ecap_int:[66,81,97,111,126],ecc:[0,144],ecc_intr_err_pend:111,ecdsa:142,edit:27,editor:146,effect:[28,31,135,146],effici:[0,137],efus:[0,16,18,19,22,31,136,138,140,142,143,146],egress:144,einval:5,either:[2,12,14,18],el2:[35,49],element:[9,12,24,25,27,28],elimin:7,elm_porocpsinterrupt_lvl:[66,81,97,111,126],els:[5,22,143],elsiz:12,emailaddress:[22,142,143,146],embed:25,emmcsdss_intr:[66,81,97,111,126],emmcss_intr:[97,111,126],emploi:25,empti:[3,5,6,8,14,24,26,27,28],emu_ctrl:13,emu_ctrl_fre:13,emu_ctrl_soft:13,emul:13,emupack:146,enabl:[0,2,3,5,6,9,11,12,13,14,16,20,22,24,26,28,31,139,140,144,146],enable_saul_psil_global_config_writ:28,enc:[22,142],enc_aes_kei:142,enc_bmpk_signed_aes_kei:142,enc_smpk_signed_aes_kei:142,encod:[12,14,19,22,25,27,136,143,146],encrypt:[7,15,18,24,26,27,28,136,138,142],end:[0,3,5,22,27,31,48,64,79,95,109,124,135,142,146,147],end_address:17,endian:[14,22,146],enforc:[14,28,138,140,142,144,145,146],engin:[0,136,144],enodev:5,ensur:[0,5,22,24,26,27,28,140,147],enter:7,entir:[120,135],entiti:[0,5,6,11,14,24,27,28,35,42,43,49,56,58,65,72,74,80,87,89,96,103,104,110,117,118,125,132,133,139],entitl:0,entri:[7,12,13,19,27,42,56,72,87,103,117,132,138,147],enumer:[2,19,22,26,27,32,45,60,76,92,106,121],eoe:[13,66,81,97,111,126],epwm_etint:[66,81,97,111,126],epwm_synco_o:[36,50],epwm_tripzint:[66,81,97,111,126],eqep_int:[66,81,97,111,126],equal:[5,11,135,146],equival:[0,8],eras:15,err_level:111,errataid:12,error:[8,10,12,13,27,31,36,43,50,58,66,74,81,89,97,104,111,118,126,133,142],esd:27,esm_int_cfg_lvl:111,esm_int_hi_lvl:111,esm_int_low_lvl:111,esm_pls_event0:[36,50,66,81,97,111,126],esm_pls_event1:[36,50,66,81,97,111,126],esm_pls_event2:[36,50,66,81,97,111,126],especi:31,essenti:[3,5,6,8,14,24,26,27,28],establish:[14,140],etc:[0,14,31,135,139],evalu:5,even:[2,12,13,28,35,49,65,80,96,110,125,135,136,138,146],event:[0,8,9,10,12,13,14,26,27,31],event_pend_intr:[66,81,97,111,126],everi:[0,14,27,139],everyon:[48,64,79,95,109,124],everyth:135,evm:146,evnt_pend:[97,111,126],exact:[24,37,51,67,82,98,112,127],exactli:24,exampl:[2,3,6,18,22,24,25,26,27,135,137,139,143,144],exceed:5,except:[3,14,139,147],exchang:6,exclus:[0,6,31,135,140],exclusive_busi:31,exclusive_devic:31,excpet:7,exe:146,execut:[0,5,7,9,12,14,31,138,146],exist:[10,11,12,13,26,27],exit:[27,146],exp_intr:[66,81,126],expans:[10,11],expect:[2,14,24,26,27,135,138,142,146],explain:14,explicitli:[26,27,140],expon:31,expos:136,ext:[18,22,142],ext_boot_info:25,ext_otp:[22,142],extboot_boardcfg_desc:25,extboot_boardcfg_num_field:25,extboot_boardcfg_pm_pres:25,extboot_boardcfg_pm_valid:25,extboot_boardcfg_pres:25,extboot_boardcfg_rm_pres:25,extboot_boardcfg_rm_valid:25,extboot_boardcfg_security_pres:25,extboot_boardcfg_security_valid:25,extboot_boardcfg_valid:25,extboot_pres:25,extboot_statu:[3,25],extboot_valid:25,extboot_x509_comp:25,extboot_x509_t:25,extend:[0,3,4,5,13,19,24,25,31,91,141,148],extended_ch_typ:13,extens:[2,18,19,20,21,25,140,142,145],extern:[5,13,21,26],extra:5,extract:[20,138],extrem:[3,14,27],fact:6,factor:24,factori:[136,138,142],fail:[5,6,14,17,18,21,22,23,25,26,27,31],failur:[2,5,14,17,18,27,31],fals:[16,27,48,64,79,95,109,124],famili:[0,5,6,14,22,27,138,139,144,146,148],familiar:[135,136],faq:[141,148],far:[3,9],fashion:146,fast:[14,31],faster:[27,75,90,105,119,134],fault:[22,24],favour:139,fdepth:[13,31],fdq0:31,fdq1:31,fdq2:31,fdq3:31,featur:[0,2,5,24,27,28,144,147],fed:136,fek:[18,142],fenc:[24,27],fetch:[3,13,31],few:[0,22],field:[2,5,6,9,11,14,15,17,18,20,21,24,25,27,28,31,135,136,137,138,140,147],fieldvalid:22,fifo:13,figur:[0,140,142],file:[27,146],fill:[20,21,22,142,146],filter:31,finalstatu:5,find:[5,9,146],finer:5,firewal:[0,2,3,4,9,10,11,12,13,24,27,28,31,91,136,141,142,144,146,147,148],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,141,142,143,144,145,147,148],first:[2,7,14,26,27,28,135,145,146],fix:[24,26,27,28,138,140],flag:[5,6,7,8,26,27,28,44,59,75,90,105,119,120,134,136,146],flagsvalid:22,flat:28,flexbl:[20,21],flexibl:140,flow:[5,27,31,66,81,97,111,126,135,140,145],flow_index:13,flow_start:13,flowid_cnt:13,flowid_start:13,flush:14,fly:9,focu:137,folder:146,follow:[0,2,3,6,9,12,13,14,17,21,22,24,25,26,27,28,31,32,37,45,51,57,60,67,73,76,82,88,92,98,106,112,121,127,135,136,137,139,140,142,143,144,145,146],forc:14,form:[27,48,64,79,95,109,124,143],format:[0,2,11,14,18,19,20,21,22,24,26,27,28,29,135,137,139,142,143,146,148],formula:12,forwar:0,forward:[0,5],found:[5,22,27,31,139,142,146],foundat:25,foundpar:5,four:146,fraction:[24,37,51,67,82,98,112,127],fragment:137,framework:22,free:[0,9,13,14,147],freed:[9,11],freeli:144,freq:[5,37,51,67,82,98,112,127],freq_hz:5,frequenc:[2,26,31,37,51,67,82,98,112,127],from:[0,2,3,5,6,7,8,9,11,12,13,14,16,17,18,19,20,21,22,24,25,26,27,28,31,32,37,45,48,51,60,64,67,76,79,82,92,95,98,106,109,112,121,124,127,136,137,138,139,140,142,143,144,145,146,147],ftbool:[24,28],full:[3,5,6,8,14,22,24,26,27,28,135,140,144,146],fulli:11,fundament:14,further:[21,43,58,74,89,104,118,133,135,138,144,146],fuse:142,futur:[2,10,11,18,22,24,28,31,142],fwl:139,fwl_id:17,gain:144,gcfg:[13,31],gen_ign_bootvector:14,gen_level:111,gener:[0,6,9,12,13,15,17,18,23,27,31,44,59,75,90,105,119,120,134,135,136,137,138,140,142,144,146,148],generic_debug:31,generic_ipc:55,get:[2,3,5,6,13,19,26,31,135],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:14,get_processor_control:14,get_processor_wake_reason:14,get_reset_cfg:31,getuid:146,gevt:[36,50,66,81,97,111,126],gic500ss_main_0:[74,89],gic_output_waker_gic_pwr0_wake_request:111,gic_spi_64:104,gic_spi_65:104,gic_spi_66:104,gic_spi_67:104,gic_spi_68:104,gic_spi_69:104,gic_spi_70:104,gic_spi_71:104,gic_spi_72:104,gic_spi_73:104,gicss0:58,gicss0_common_0:43,give:[2,5,7,10,14,37,51,67,82,98,112,127,143],given:[0,5,18,26,135,136],glitch:[14,26],global:[9,12,31],global_ev:9,global_soft_lock:16,goe:[2,14],going:14,gpio:[27,36,50,66,81],gpio_bank:[36,50,66,81,97,111,126],gpmc_sinterrupt:[66,81,97,111,126],gpu:[35,43,112,127],gpu_0:[64,65,74,79,80,89,109,110,118,124,125,133],gpu_1:[65,74,80,89],gpu_irq:[66,81],gpu_pwrctrl_req:126,gqe843yqv0sag:[22,142,146],grant:[9,12,13],granular:[14,31,32,45,60,76,92,106,121,138],greater:[5,11,12,13,27],group:[24,25,28,31,91,141,148],gtc_push_ev:[36,50,66,81,97,111,126],guarante:[5,27,31],guid:[0,14,27,48,64,79,95,109,124,142,144],guidanc:[135,137],guidelin:27,had:[0,14],halt:[7,14],hand:[14,23,147],handl:[0,6,8,9,13,14,22,31,48,64,79,95,109,124],handler:[26,27,31],handov:[4,141,148],handover_msg_send:28,handover_processor:14,handover_to_host_id:[28,147],handshak:6,happen:[2,7,146],hard:14,hardwar:[0,3,5,6,7,8,13,14,16,21,135,136,139],has:[0,2,5,6,14,16,21,22,23,25,27,28,31,32,45,60,76,92,106,121,135,136,138,139,140,142,143,144,147],hash:[22,31,140,142,143,145,146],have:[0,2,3,5,6,9,11,13,14,22,24,25,27,28,31,32,44,45,48,59,60,64,75,76,79,90,92,95,105,106,109,119,121,124,134,136,137,138,139,142,144,146],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,25,26,27,28,136,139],help:[14,25,27,139,143,146],henc:14,henceforth:0,here:[7,14,22,28,32,45,60,76,92,106,121,135,140,142],heterogen:0,hex:[22,139,142,143,146],hexadecim:146,hfosc:[26,37,51,67,82,98,112,127],hierarchi:24,high:[2,3,7,12,13,24,26,28,135,140,143,144,146],high_prior:[74,89,104,118,133],higher:[14,18,19,146],highli:24,highlight:0,his:[22,146],hit:14,hlo:[7,9,135],hold:[5,14],holder:[22,142,146],hole:24,home:[27,146],hop:9,host:[0,2,3,5,6,7,8,9,10,11,12,13,14,17,19,23,24,26,27,31,34,36,38,41,43,47,48,50,52,55,58,62,64,66,68,69,71,74,78,79,81,83,84,86,89,91,94,95,97,99,100,102,104,108,109,111,113,114,116,118,123,124,126,128,129,131,133,136,138,144,146,147],host_cfg:27,host_cfg_entri:27,host_hierarchi:28,host_hierarchy_entri:28,host_id:[14,27,28,38,52,68,83,99,113,128],host_id_al:[27,65,80],host_perm:28,host_system_error:[97,111,126],how:[0,6,13,14,22,24,26,27,28,31,138,140,144,146],howev:[0,2,6,12,14,21,24,26,27,31,32,45,60,76,92,106,121,140,142,147],hpb_intr:111,hsdiv0:[37,51,98,112,127],hsdiv1:[37,51,67,82,98,112,127],hsdiv2:[37,51,67,82,98,112,127],hsdiv3:[37,51,67,82,98,112,127],hsdiv4:[37,51,67,82,98,112,127],hsdiv5:[37,51,98,112,127],hsdiv6:[37,51,98,112,127],hsdiv7:[37,51,98,112,127],hsdiv8:[37,51,98,112,127],hsm:[0,25,124,125,133],html:27,http:[22,27],huge:31,human:[3,31],hw_read_lock:16,hw_write_lock:16,hyp:[35,49],hypervisor:12,hypothet:[5,14],i00_lvl:[66,81],i01_lvl:[66,81],i02_lvl:[66,81],i03_lvl:[66,81],i04_lvl:[66,81],i05_lvl:[66,81],i06_lvl:[66,81],i07_lvl:[66,81],i08_lvl:[66,81],i09_lvl:[66,81],i10_lvl:[66,81],i11_lvl:[66,81],i12_lvl:[66,81],i13_lvl:[66,81],i14_lvl:[66,81],i15_lvl:[66,81],i2023:12,i2c:135,i3c__int:[97,111],ia_global_ev:31,ia_id:9,ia_vint:31,ia_vint_status_bit:31,icss:[6,65,80],icssg0_rx:[54,70,85],icssg0_tx:[54,70,85],icssg1_rx:[54,70,85],icssg1_tx:[54,70,85],icssg2_rx:[70,85],icssg2_tx:[70,85],icssg:[35,49,64,79,110],icssg_0:[35,43,49,58,65,74,80,89,110,118],icssg_0_rx_chan:[47,55],icssg_0_tx_chan:[47,55],icssg_1:[65,74,80,89],icssg_1_rx_chan:[47,55],icssg_1_tx_chan:[47,55],icssg_2:[65,74,80,89],identif:[35,43,49,58,65,74,80,89,96,104,110,118,125,133,135,137],identifi:[2,5,6,14,20,22,26,27,31,48,64,79,91,95,109,120,124,136,137,139,146],ids:[31,139],iec:22,ignor:[5,6,12,13,16,28,31,136,146],illustr:142,imag:[3,18,29,140,145,148],image_addr_hi:18,image_addr_lo:18,image_address_hi:14,image_address_lo:14,image_integr:143,image_s:14,images:[22,143],immedi:[24,31],impact:[0,14,31,135],implement:[0,2,3,5,6,8,9,12,14,24,26,27,28,32,45,60,76,92,106,121,139],impli:[14,26,32,45,48,60,64,76,79,92,95,106,109,121,124,135,138],improv:140,in_intr:[66,81,97,111,126],inact:[22,24],inc:143,includ:[0,2,5,6,7,9,13,22,25,135,139,146,147],inclus:27,incom:[32,45,60,76,92,106,121],increas:[12,135,140,145],increment:146,indefinit:144,independ:[0,3,6,14,28,138,140],index:[9,10,11,12,13,16,17,22,27,31,34,36,41,47,50,55,62,66,69,71,78,81,84,86,94,97,100,102,108,111,114,116,123,126,129,131,142,143],indic:[2,3,5,6,13,14,16,17,18,21,22,23,25,28,31,35,49,65,80,96,110,125,135,146],individu:[6,10,12,13,25,37,51,67,82,98,112,127,138,142,146],infifo_level:111,info:[3,13,17,25,31],inform:[0,3,5,6,7,9,10,11,12,13,14,15,16,18,19,20,22,23,24,25,27,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,142,146,147],infrastructur:3,ingress:144,ingroup_level:111,init:[31,37,44,51,59,67,75,82,90,98,105,112,119,127,134],init_err:[66,81],initalvector:22,initi:[2,3,5,14,22,28,31,44,59,75,90,105,119,134,136,139,140,142,145,147],initialvector:[22,140],inlin:27,inline_sort:27,inner:25,input:[5,9,12,13,15,18,25,26,27,31,32,34,37,40,41,45,47,51,54,55,60,62,67,69,70,71,76,78,82,84,85,86,92,94,98,100,101,102,106,108,112,114,115,116,121,123,127,129,130,131,136,137,142,145],insecur:24,insert:2,insid:[31,136,146],instal:146,instanc:[14,15,24,26,27,31,135,137,144],instead:[5,22,27,135,136,138,140,142,143,145],instrument:[0,4,143,146,148],insur:6,int_cal_l:[66,81],intact:2,intaggr_levi_pend:[36,50,97,111,126],intaggr_vintr_pend:[66,81,97,111,126],integ:[19,22,142,143,146],integ_check:2,integr:[0,18,24,25,27,28,140,145],intend:[3,28,35,49,65,80,96,110,125],intent:[2,17],intention:24,interact:[0,2,3,14],interchang:0,interconnect:[22,48,64,79,95,109,124,139],interest:[5,31,135],interfac:[0,4,14,20,31,36,50,66,81,97,111,126,136,139,148],intern:[5,9,12,13,14,17,18,25,27,48,64,79,95,109,124,147],interpret:[0,2,5,13,22,31,148],interrupt:[0,2,9,14,31,91],intial:25,intiti:22,intput:27,intr:[36,50,66,81,97,111,126],intr_224:[104,118,133],intr_225:[104,118,133],intr_226:[104,118,133],intr_227:[104,118,133],intr_64:[43,58,104,118,133],intr_65:[43,58,104,118,133],intr_66:[58,104,118,133],intr_67:[43,58,104,118,133],intr_69:104,intr_70:[104,118,133],intr_71:[104,118,133],intr_72:[104,118,133],intr_73:[104,118,133],intr_74:[104,118,133],intr_75:[118,133],intr_done_level:[66,81,97,111,126],intr_pend:[66,81,97,111,126],intr_spi:[66,81,97,111,126],intr_wwd:111,intrins:143,introduc:[0,135,139],introduct:148,invalid:[5,13,16,18,22,24,27,31,66,81,97,111,126,135],invalid_st:31,invas:[14,22,146],invoc:14,invok:[6,14,26,135,136,137,147],involv:[14,21,26,27],invovl:14,io_pvu0_exp_intr:97,io_tbu0_ras_intr:111,ir_input:31,ir_inst:27,ir_output:31,iram:147,irbit:146,irq:[4,6,12,13,31,43,58,74,89,97,104,111,118,126,133,139],irq_dst_host_irq:31,irq_dst_id:31,irq_global_ev:31,irq_ia_id:31,irq_ia_init:31,irq_ia_map_vint:31,irq_ia_oes_get:31,irq_ia_oes_set:31,irq_ia_unmap_vint:31,irq_init:31,irq_ir_cfg:31,irq_ir_clr:31,irq_ir_init:31,irq_releaes_respons:9,irq_releas:[9,31],irq_secondary_host:31,irq_set:[9,31],irq_set_respons:9,irq_src_id:31,irq_src_index:31,irq_vint:31,irq_vint_status_bit_index:31,irrespect:138,isc:[12,147],islana:[35,49],island:[0,35,49,65,80,96,110,125],iso:22,isol:[6,24,26,28],issu:[5,8,31,136],iter:[12,14],iterationcnt:[22,140],itm:[24,31],its:[2,5,10,12,13,14,22,25,136,143,144,146],itself:[0,14,25,144],itu:22,j7200:[14,25,31,143,148],j7200_dev_a72ss0_core0:[92,93,105],j7200_dev_a72ss0_core0_0:[92,93,105],j7200_dev_a72ss0_core0_1:[92,93,105],j7200_dev_atl0:[92,93,105],j7200_dev_board0:[92,93,105],j7200_dev_cmpevent_intrtr0:[92,93,97,103,105],j7200_dev_compute_cluster0:[92,93,105],j7200_dev_compute_cluster0_cfg_wrap:[93,105],j7200_dev_compute_cluster0_clec:[93,105],j7200_dev_compute_cluster0_core_cor:[93,105],j7200_dev_compute_cluster0_debug_wrap:[93,105],j7200_dev_compute_cluster0_divh2_divh0:[93,105],j7200_dev_compute_cluster0_divp_tft0:[93,105],j7200_dev_compute_cluster0_dmsc_wrap:[93,105],j7200_dev_compute_cluster0_en_msmc_domain:[93,105],j7200_dev_compute_cluster0_gic500ss:[93,97,105],j7200_dev_compute_cluster0_pbist_wrap:[92,93,105],j7200_dev_cpsw0:[92,93,97,105],j7200_dev_cpsw_tx_rgmii0:[92,93,105],j7200_dev_cpt2_aggr0:[92,93,105],j7200_dev_cpt2_aggr1:[92,93,105],j7200_dev_cpt2_aggr2:[92,93,105],j7200_dev_cpt2_aggr3:[92,93,105],j7200_dev_dcc0:[92,93,97,105],j7200_dev_dcc1:[92,93,97,105],j7200_dev_dcc2:[92,93,97,105],j7200_dev_dcc3:[92,93,97,105],j7200_dev_dcc4:[92,93,97,105],j7200_dev_dcc5:[92,93,97,105],j7200_dev_dcc6:[92,93,97,105],j7200_dev_ddr0:[92,93,97,105],j7200_dev_debugss_wrap0:[92,93,105],j7200_dev_ecap0:[92,93,97,105],j7200_dev_ecap1:[92,93,97,105],j7200_dev_ecap2:[92,93,97,105],j7200_dev_ehrpwm0:[92,93,97,105],j7200_dev_ehrpwm1:[92,93,97,105],j7200_dev_ehrpwm2:[92,93,97,105],j7200_dev_ehrpwm3:[92,93,97,105],j7200_dev_ehrpwm4:[92,93,97,105],j7200_dev_ehrpwm5:[92,93,97,105],j7200_dev_elm0:[92,93,97,105],j7200_dev_emif_data_0_vd:[93,105],j7200_dev_eqep0:[92,93,97,105],j7200_dev_eqep1:[92,93,97,105],j7200_dev_eqep2:[92,93,97,105],j7200_dev_esm0:[92,93,97,105],j7200_dev_ffi_main_infra_cbass_vd:[93,105],j7200_dev_ffi_main_ip_cbass_vd:[93,105],j7200_dev_ffi_main_rc_cbass_vd:[93,105],j7200_dev_gpio0:[92,93,97,105],j7200_dev_gpio2:[92,93,97,105],j7200_dev_gpio4:[92,93,97,105],j7200_dev_gpio6:[92,93,97,105],j7200_dev_gpiomux_intrtr0:[92,93,97,103,105],j7200_dev_gpmc0:[92,93,97,105],j7200_dev_gtc0:[92,93,97,105],j7200_dev_i2c0:[92,93,97,105],j7200_dev_i2c1:[92,93,97,105],j7200_dev_i2c2:[92,93,97,105],j7200_dev_i2c3:[92,93,97,105],j7200_dev_i2c4:[92,93,97,105],j7200_dev_i2c5:[92,93,97,105],j7200_dev_i2c6:[92,93,97,105],j7200_dev_i3c0:[92,93,97,105],j7200_dev_led0:[92,93,105],j7200_dev_main0:[93,105],j7200_dev_main2mcu_lvl_intrtr0:[93,97,103,105],j7200_dev_main2mcu_pls_intrtr0:[93,97,103,105],j7200_dev_main2wkupmcu_vd:[93,105],j7200_dev_mcan0:[92,93,97,105],j7200_dev_mcan10:[92,93,97,105],j7200_dev_mcan11:[92,93,97,105],j7200_dev_mcan12:[92,93,97,105],j7200_dev_mcan13:[92,93,97,105],j7200_dev_mcan14:[92,93,97,105],j7200_dev_mcan15:[92,93,97,105],j7200_dev_mcan16:[92,93,97,105],j7200_dev_mcan17:[92,93,97,105],j7200_dev_mcan1:[92,93,97,105],j7200_dev_mcan2:[92,93,97,105],j7200_dev_mcan3:[92,93,97,105],j7200_dev_mcan4:[92,93,97,105],j7200_dev_mcan5:[92,93,97,105],j7200_dev_mcan6:[92,93,97,105],j7200_dev_mcan7:[92,93,97,105],j7200_dev_mcan8:[92,93,97,105],j7200_dev_mcan9:[92,93,97,105],j7200_dev_mcasp0:[92,93,97,105],j7200_dev_mcasp1:[92,93,97,105],j7200_dev_mcasp2:[92,93,97,105],j7200_dev_mcspi0:[92,93,97,105],j7200_dev_mcspi1:[92,93,97,105],j7200_dev_mcspi2:[92,93,97,105],j7200_dev_mcspi3:[92,93,97,105],j7200_dev_mcspi4:[92,93,97,105],j7200_dev_mcspi5:[92,93,97,105],j7200_dev_mcspi6:[92,93,97,105],j7200_dev_mcspi7:[92,93,97,105],j7200_dev_mcu_adc0:[92,93,105],j7200_dev_mcu_adc1:[92,93,105],j7200_dev_mcu_cpsw0:[92,93,97,105],j7200_dev_mcu_cpt2_aggr0:[92,93,105],j7200_dev_mcu_dcc0:[92,93,105],j7200_dev_mcu_dcc1:[92,93,105],j7200_dev_mcu_dcc2:[92,93,105],j7200_dev_mcu_esm0:[92,93,105],j7200_dev_mcu_fss0:[93,105],j7200_dev_mcu_fss0_fsas_0:[92,93,105],j7200_dev_mcu_fss0_hyperbus1p0_0:[92,93,105],j7200_dev_mcu_fss0_ospi_0:[92,93,105],j7200_dev_mcu_fss0_ospi_1:[92,93,105],j7200_dev_mcu_i2c0:[92,93,105],j7200_dev_mcu_i2c1:[92,93,105],j7200_dev_mcu_i3c0:[92,93,105],j7200_dev_mcu_i3c1:[92,93,105],j7200_dev_mcu_mcan0:[92,93,105],j7200_dev_mcu_mcan1:[92,93,105],j7200_dev_mcu_mcspi0:[92,93,105],j7200_dev_mcu_mcspi1:[92,93,105],j7200_dev_mcu_mcspi2:[92,93,105],j7200_dev_mcu_navss0:[93,101,105],j7200_dev_mcu_navss0_intr_0:[92,93,97,103,105],j7200_dev_mcu_navss0_mcrc_0:[92,93,97,105],j7200_dev_mcu_navss0_modss:[92,93,105],j7200_dev_mcu_navss0_proxy0:[92,93,100,103,105],j7200_dev_mcu_navss0_ringacc0:[92,93,97,102,103,105],j7200_dev_mcu_navss0_udmap_0:[92,93,94,97,103,105],j7200_dev_mcu_navss0_udmass:[92,93,105],j7200_dev_mcu_navss0_udmass_inta_0:[92,93,97,103,105],j7200_dev_mcu_pbist0:[92,93,105],j7200_dev_mcu_pbist1:[92,93,105],j7200_dev_mcu_pbist2:[92,93,105],j7200_dev_mcu_r5fss0:[93,105],j7200_dev_mcu_r5fss0_core0:[92,93,97,105],j7200_dev_mcu_r5fss0_core1:[92,93,97,105],j7200_dev_mcu_rti0:[92,93,105],j7200_dev_mcu_rti1:[92,93,105],j7200_dev_mcu_sa2_ul0:[92,93,105],j7200_dev_mcu_timer0:[92,93,105],j7200_dev_mcu_timer1:[92,93,105],j7200_dev_mcu_timer1_clksel_vd:[92,93,105],j7200_dev_mcu_timer2:[92,93,105],j7200_dev_mcu_timer3:[92,93,105],j7200_dev_mcu_timer3_clksel_vd:[92,93,105],j7200_dev_mcu_timer4:[92,93,105],j7200_dev_mcu_timer5:[92,93,105],j7200_dev_mcu_timer5_clksel_vd:[92,93,105],j7200_dev_mcu_timer6:[92,93,105],j7200_dev_mcu_timer7:[92,93,105],j7200_dev_mcu_timer7_clksel_vd:[92,93,105],j7200_dev_mcu_timer8:[92,93,105],j7200_dev_mcu_timer9:[92,93,105],j7200_dev_mcu_timer9_clksel_vd:[92,93,105],j7200_dev_mcu_uart0:[92,93,105],j7200_dev_mmcsd0:[92,93,97,105],j7200_dev_mmcsd1:[92,93,97,105],j7200_dev_navss0:[92,93,97,101,105],j7200_dev_navss0_cpts_0:[92,93,97,105],j7200_dev_navss0_dti_0:[92,93,105],j7200_dev_navss0_intr_router_0:[92,93,97,103,105],j7200_dev_navss0_mailbox_0:[92,93,97,105],j7200_dev_navss0_mailbox_10:[92,93,97,105],j7200_dev_navss0_mailbox_11:[92,93,97,105],j7200_dev_navss0_mailbox_1:[92,93,97,105],j7200_dev_navss0_mailbox_2:[92,93,97,105],j7200_dev_navss0_mailbox_3:[92,93,97,105],j7200_dev_navss0_mailbox_4:[92,93,97,105],j7200_dev_navss0_mailbox_5:[92,93,97,105],j7200_dev_navss0_mailbox_6:[92,93,97,105],j7200_dev_navss0_mailbox_7:[92,93,97,105],j7200_dev_navss0_mailbox_8:[92,93,97,105],j7200_dev_navss0_mailbox_9:[92,93,97,105],j7200_dev_navss0_mcrc_0:[92,93,97,105],j7200_dev_navss0_modss:[92,93,105],j7200_dev_navss0_modss_inta_0:[92,93,97,103,105],j7200_dev_navss0_modss_inta_1:[92,93,97,103,105],j7200_dev_navss0_proxy_0:[92,93,100,103,105],j7200_dev_navss0_ringacc_0:[92,93,97,102,103,105],j7200_dev_navss0_spinlock_0:[92,93,105],j7200_dev_navss0_tbu_0:[92,93,105],j7200_dev_navss0_timermgr_0:[92,93,105],j7200_dev_navss0_timermgr_1:[92,93,105],j7200_dev_navss0_udmap_0:[92,93,94,97,103,105],j7200_dev_navss0_udmass:[92,93,105],j7200_dev_navss0_udmass_inta_0:[92,93,97,103,105],j7200_dev_navss0_virtss:[92,93,97,105],j7200_dev_pbist0:[92,93,105],j7200_dev_pbist1:[92,93,105],j7200_dev_pbist2:[92,93,105],j7200_dev_pcie1:[92,93,97,105],j7200_dev_psc0:[92,93,105],j7200_dev_r5fss0:[93,105],j7200_dev_r5fss0_core0:[92,93,97,105],j7200_dev_r5fss0_core1:[92,93,97,105],j7200_dev_rti0:[92,93,105],j7200_dev_rti1:[92,93,105],j7200_dev_rti28:[92,93,105],j7200_dev_rti29:[92,93,105],j7200_dev_serdes_10g1:[92,93,105],j7200_dev_stm0:[92,93,105],j7200_dev_timer0:[92,93,97,105],j7200_dev_timer10:[92,93,97,105],j7200_dev_timer11:[92,93,97,105],j7200_dev_timer11_clksel_vd:[92,93,105],j7200_dev_timer12:[92,93,97,105],j7200_dev_timer13:[92,93,97,105],j7200_dev_timer13_clksel_vd:[92,93,105],j7200_dev_timer14:[92,93,97,105],j7200_dev_timer15:[92,93,97,105],j7200_dev_timer15_clksel_vd:[92,93,105],j7200_dev_timer16:[92,93,97,105],j7200_dev_timer17:[92,93,97,105],j7200_dev_timer17_clksel_vd:[92,93,105],j7200_dev_timer18:[92,93,97,105],j7200_dev_timer19:[92,93,97,105],j7200_dev_timer19_clksel_vd:[92,93,105],j7200_dev_timer1:[92,93,97,105],j7200_dev_timer1_clksel_vd:[92,93,105],j7200_dev_timer2:[92,93,97,105],j7200_dev_timer3:[92,93,97,105],j7200_dev_timer3_clksel_vd:[92,93,105],j7200_dev_timer4:[92,93,97,105],j7200_dev_timer5:[92,93,97,105],j7200_dev_timer5_clksel_vd:[92,93,105],j7200_dev_timer6:[92,93,97,105],j7200_dev_timer7:[92,93,97,105],j7200_dev_timer7_clksel_vd:[92,93,105],j7200_dev_timer8:[92,93,97,105],j7200_dev_timer9:[92,93,97,105],j7200_dev_timer9_clksel_vd:[92,93,105],j7200_dev_timesync_intrtr0:[93,97,103,105],j7200_dev_uart0:[92,93,97,105],j7200_dev_uart1:[92,93,97,105],j7200_dev_uart2:[92,93,97,105],j7200_dev_uart3:[92,93,97,105],j7200_dev_uart4:[92,93,97,105],j7200_dev_uart5:[92,93,97,105],j7200_dev_uart6:[92,93,97,105],j7200_dev_uart7:[92,93,97,105],j7200_dev_uart8:[92,93,97,105],j7200_dev_uart9:[92,93,97,105],j7200_dev_usb0:[92,93,97,105],j7200_dev_wkup_ddpa0:[92,93,105],j7200_dev_wkup_dmsc0:[93,105],j7200_dev_wkup_esm0:[92,93,97,105],j7200_dev_wkup_gpio0:[92,93,97,105],j7200_dev_wkup_gpio1:[92,93,97,105],j7200_dev_wkup_gpiomux_intrtr0:[93,97,103,105],j7200_dev_wkup_i2c0:[92,93,105],j7200_dev_wkup_porz_sync0:[92,93,105],j7200_dev_wkup_psc0:[92,93,105],j7200_dev_wkup_uart0:[92,93,105],j7200_dev_wkup_vtm0:[92,93,105],j7200_dev_wkup_wakeup0:[92,93,105],j7200_dev_wkupmcu2main_vd:[93,105],j721e:[14,27,31,140,143,144,148],j721e_dev_a72ss0:[106,107,119],j721e_dev_a72ss0_core0:[106,107,119],j721e_dev_a72ss0_core1:[106,107,119],j721e_dev_aasrc0:[106,107,111,119],j721e_dev_ascpcie_buffer0:[106,107,119],j721e_dev_ascpcie_buffer1:[106,107,119],j721e_dev_atl0:[106,107,119],j721e_dev_board0:[106,107,119],j721e_dev_c66ss0:[107,119],j721e_dev_c66ss0_core0:[106,107,111,119],j721e_dev_c66ss0_introuter0:[106,107,111,117,119],j721e_dev_c66ss0_pbist0:[107,119],j721e_dev_c66ss1:[107,119],j721e_dev_c66ss1_core0:[106,107,111,119],j721e_dev_c66ss1_introuter0:[106,107,111,117,119],j721e_dev_c66ss1_pbist0:[107,119],j721e_dev_c71ss0:[106,107,119],j721e_dev_c71ss0_mma:[106,107,119],j721e_dev_c71x_0_pbist_vd:[107,119],j721e_dev_cmpevent_intrtr0:[106,107,111,117,119],j721e_dev_compute_cluster0:[107,111,119],j721e_dev_compute_cluster0_cfg_wrap:[106,107,119],j721e_dev_compute_cluster0_clec:[106,107,111,119],j721e_dev_compute_cluster0_core_cor:[106,107,119],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[106,107,119],j721e_dev_compute_cluster0_debug_wrap:[106,107,119],j721e_dev_compute_cluster0_divh2_divh0:[107,119],j721e_dev_compute_cluster0_divp_tft0:[107,119],j721e_dev_compute_cluster0_dmsc_wrap:[106,107,119],j721e_dev_compute_cluster0_en_msmc_domain:[106,107,119],j721e_dev_compute_cluster0_gic500ss:[106,107,111,119],j721e_dev_compute_cluster0_pbist_wrap:[106,107,119],j721e_dev_cpsw0:[106,107,111,119],j721e_dev_cpt2_aggr0:[106,107,119],j721e_dev_cpt2_aggr1:[106,107,119],j721e_dev_cpt2_aggr2:[106,107,119],j721e_dev_csi_psilss0:[106,107,119],j721e_dev_csi_rx_if0:[106,107,111,119],j721e_dev_csi_rx_if1:[106,107,111,119],j721e_dev_csi_tx_if0:[106,107,111,119],j721e_dev_dcc0:[106,107,111,119],j721e_dev_dcc10:[106,107,111,119],j721e_dev_dcc11:[106,107,111,119],j721e_dev_dcc12:[106,107,111,119],j721e_dev_dcc1:[106,107,111,119],j721e_dev_dcc2:[106,107,111,119],j721e_dev_dcc3:[106,107,111,119],j721e_dev_dcc4:[106,107,111,119],j721e_dev_dcc5:[106,107,111,119],j721e_dev_dcc6:[106,107,111,119],j721e_dev_dcc7:[106,107,111,119],j721e_dev_dcc8:[106,107,111,119],j721e_dev_dcc9:[106,107,111,119],j721e_dev_ddr0:[106,107,111,119],j721e_dev_debugss_wrap0:[106,107,119],j721e_dev_decoder0:[106,107,111,119],j721e_dev_dmpac0:[106,107,119],j721e_dev_dmpac0_sde_0:[106,107,119],j721e_dev_dphy_rx0:[106,107,119],j721e_dev_dphy_rx1:[106,107,119],j721e_dev_dphy_tx0:[106,107,119],j721e_dev_dss0:[106,107,111,119],j721e_dev_dss_dsi0:[106,107,111,119],j721e_dev_dss_edp0:[106,107,111,119],j721e_dev_ecap0:[106,107,111,119],j721e_dev_ecap1:[106,107,111,119],j721e_dev_ecap2:[106,107,111,119],j721e_dev_ehrpwm0:[106,107,111,119],j721e_dev_ehrpwm1:[106,107,111,119],j721e_dev_ehrpwm2:[106,107,111,119],j721e_dev_ehrpwm3:[106,107,111,119],j721e_dev_ehrpwm4:[106,107,111,119],j721e_dev_ehrpwm5:[106,107,111,119],j721e_dev_elm0:[106,107,111,119],j721e_dev_emif_data_0_vd:[107,119],j721e_dev_encoder0:[106,107,111,119],j721e_dev_eqep0:[106,107,111,119],j721e_dev_eqep1:[106,107,111,119],j721e_dev_eqep2:[106,107,111,119],j721e_dev_esm0:[106,107,111,119],j721e_dev_gpio0:[106,107,111,119],j721e_dev_gpio1:[106,107,111,119],j721e_dev_gpio2:[106,107,111,119],j721e_dev_gpio3:[106,107,111,119],j721e_dev_gpio4:[106,107,111,119],j721e_dev_gpio5:[106,107,111,119],j721e_dev_gpio6:[106,107,111,119],j721e_dev_gpio7:[106,107,111,119],j721e_dev_gpiomux_intrtr0:[106,107,111,117,119],j721e_dev_gpmc0:[106,107,111,119],j721e_dev_gpu0:[107,119],j721e_dev_gpu0_dft_pbist_0:[107,119],j721e_dev_gpu0_gpu_0:[106,107,119],j721e_dev_gpu0_gpucore_0:[107,119],j721e_dev_gtc0:[106,107,111,119],j721e_dev_i2c0:[106,107,111,119],j721e_dev_i2c1:[106,107,111,119],j721e_dev_i2c2:[106,107,111,119],j721e_dev_i2c3:[106,107,111,119],j721e_dev_i2c4:[106,107,111,119],j721e_dev_i2c5:[106,107,111,119],j721e_dev_i2c6:[106,107,111,119],j721e_dev_i3c0:[106,107,111,119],j721e_dev_led0:[106,107,119],j721e_dev_main2mcu_lvl_intrtr0:[106,107,111,117,119],j721e_dev_main2mcu_pls_intrtr0:[106,107,111,117,119],j721e_dev_main2wkupmcu_vd:[107,119],j721e_dev_mcan0:[106,107,111,119],j721e_dev_mcan10:[106,107,111,119],j721e_dev_mcan11:[106,107,111,119],j721e_dev_mcan12:[106,107,111,119],j721e_dev_mcan13:[106,107,111,119],j721e_dev_mcan1:[106,107,111,119],j721e_dev_mcan2:[106,107,111,119],j721e_dev_mcan3:[106,107,111,119],j721e_dev_mcan4:[106,107,111,119],j721e_dev_mcan5:[106,107,111,119],j721e_dev_mcan6:[106,107,111,119],j721e_dev_mcan7:[106,107,111,119],j721e_dev_mcan8:[106,107,111,119],j721e_dev_mcan9:[106,107,111,119],j721e_dev_mcasp0:[106,107,111,119],j721e_dev_mcasp10:[106,107,111,119],j721e_dev_mcasp11:[106,107,111,119],j721e_dev_mcasp1:[106,107,111,119],j721e_dev_mcasp2:[106,107,111,119],j721e_dev_mcasp3:[106,107,111,119],j721e_dev_mcasp4:[106,107,111,119],j721e_dev_mcasp5:[106,107,111,119],j721e_dev_mcasp6:[106,107,111,119],j721e_dev_mcasp7:[106,107,111,119],j721e_dev_mcasp8:[106,107,111,119],j721e_dev_mcasp9:[106,107,111,119],j721e_dev_mcspi0:[106,107,111,119],j721e_dev_mcspi1:[106,107,111,119],j721e_dev_mcspi2:[106,107,111,119],j721e_dev_mcspi3:[106,107,111,119],j721e_dev_mcspi4:[106,107,111,119],j721e_dev_mcspi5:[106,107,111,119],j721e_dev_mcspi6:[106,107,111,119],j721e_dev_mcspi7:[106,107,111,119],j721e_dev_mcu_adc12_16ffc0:[106,107,111,119],j721e_dev_mcu_adc12_16ffc1:[106,107,111,119],j721e_dev_mcu_cpsw0:[106,107,111,119],j721e_dev_mcu_cpt2_aggr0:[106,107,119],j721e_dev_mcu_dcc0:[106,107,111,119],j721e_dev_mcu_dcc1:[106,107,111,119],j721e_dev_mcu_dcc2:[106,107,111,119],j721e_dev_mcu_esm0:[106,107,111,119],j721e_dev_mcu_fss0:[107,119],j721e_dev_mcu_fss0_fsas_0:[106,107,111,119],j721e_dev_mcu_fss0_hyperbus1p0_0:[106,107,111,119],j721e_dev_mcu_fss0_ospi_0:[106,107,111,119],j721e_dev_mcu_fss0_ospi_1:[106,107,111,119],j721e_dev_mcu_i2c0:[106,107,111,119],j721e_dev_mcu_i2c1:[106,107,111,119],j721e_dev_mcu_i3c0:[106,107,111,119],j721e_dev_mcu_i3c1:[106,107,111,119],j721e_dev_mcu_mcan0:[106,107,111,119],j721e_dev_mcu_mcan1:[106,107,111,119],j721e_dev_mcu_mcspi0:[106,107,111,119],j721e_dev_mcu_mcspi1:[106,107,111,119],j721e_dev_mcu_mcspi2:[106,107,111,119],j721e_dev_mcu_navss0:[107,115,119],j721e_dev_mcu_navss0_intr_0:[106,107,111,117,119],j721e_dev_mcu_navss0_mcrc_0:[106,107,111,119],j721e_dev_mcu_navss0_modss:[106,107,119],j721e_dev_mcu_navss0_proxy0:[106,107,114,117,119],j721e_dev_mcu_navss0_ringacc0:[106,107,111,116,117,119],j721e_dev_mcu_navss0_udmap_0:[106,107,108,111,117,119],j721e_dev_mcu_navss0_udmass:[106,107,119],j721e_dev_mcu_navss0_udmass_inta_0:[106,107,111,117,119],j721e_dev_mcu_pbist0:[107,119],j721e_dev_mcu_pbist1:[107,119],j721e_dev_mcu_r5fss0:[107,119],j721e_dev_mcu_r5fss0_core0:[106,107,111,119],j721e_dev_mcu_r5fss0_core1:[106,107,111,119],j721e_dev_mcu_rti0:[106,107,119],j721e_dev_mcu_rti1:[106,107,119],j721e_dev_mcu_sa2_ul0:[106,107,111,119,144],j721e_dev_mcu_timer0:[106,107,111,119],j721e_dev_mcu_timer1:[106,107,111,119],j721e_dev_mcu_timer1_clksel_vd:[106,107,119],j721e_dev_mcu_timer2:[106,107,111,119],j721e_dev_mcu_timer3:[106,107,111,119],j721e_dev_mcu_timer3_clksel_vd:[106,107,119],j721e_dev_mcu_timer4:[106,107,111,119],j721e_dev_mcu_timer5:[106,107,111,119],j721e_dev_mcu_timer5_clksel_vd:[106,107,119],j721e_dev_mcu_timer6:[106,107,111,119],j721e_dev_mcu_timer7:[106,107,111,119],j721e_dev_mcu_timer7_clksel_vd:[106,107,119],j721e_dev_mcu_timer8:[106,107,111,119],j721e_dev_mcu_timer9:[106,107,111,119],j721e_dev_mcu_timer9_clksel_vd:[106,107,119],j721e_dev_mcu_uart0:[106,107,111,119],j721e_dev_mlb0:[106,107,111,119],j721e_dev_mmcsd0:[106,107,111,119],j721e_dev_mmcsd1:[106,107,111,119],j721e_dev_mmcsd2:[106,107,111,119],j721e_dev_navss0:[106,107,111,115,119],j721e_dev_navss0_cpts_0:[106,107,111,119],j721e_dev_navss0_dti_0:[106,107,119],j721e_dev_navss0_intr_router_0:[106,107,111,117,119],j721e_dev_navss0_mailbox_0:[106,107,111,119],j721e_dev_navss0_mailbox_10:[106,107,111,119],j721e_dev_navss0_mailbox_11:[106,107,111,119],j721e_dev_navss0_mailbox_1:[106,107,111,119],j721e_dev_navss0_mailbox_2:[106,107,111,119],j721e_dev_navss0_mailbox_3:[106,107,111,119],j721e_dev_navss0_mailbox_4:[106,107,111,119],j721e_dev_navss0_mailbox_5:[106,107,111,119],j721e_dev_navss0_mailbox_6:[106,107,111,119],j721e_dev_navss0_mailbox_7:[106,107,111,119],j721e_dev_navss0_mailbox_8:[106,107,111,119],j721e_dev_navss0_mailbox_9:[106,107,111,119],j721e_dev_navss0_mcrc_0:[106,107,111,119],j721e_dev_navss0_modss:[106,107,119],j721e_dev_navss0_modss_intaggr_0:[106,107,111,117,119],j721e_dev_navss0_modss_intaggr_1:[106,107,111,117,119],j721e_dev_navss0_proxy_0:[106,107,114,117,119],j721e_dev_navss0_ringacc_0:[106,107,111,116,117,119],j721e_dev_navss0_spinlock_0:[106,107,119],j721e_dev_navss0_tbu_0:[106,107,111,119],j721e_dev_navss0_tcu_0:[106,107,111,119],j721e_dev_navss0_timermgr_0:[106,107,119],j721e_dev_navss0_timermgr_1:[106,107,119],j721e_dev_navss0_udmap_0:[106,107,108,111,117,119],j721e_dev_navss0_udmass:[106,107,119],j721e_dev_navss0_udmass_intaggr_0:[106,107,111,117,119],j721e_dev_navss0_virtss:[106,107,119],j721e_dev_pbist0:[107,119],j721e_dev_pbist10:[107,119],j721e_dev_pbist1:[107,119],j721e_dev_pbist2:[107,119],j721e_dev_pbist3:[107,119],j721e_dev_pbist4:[107,119],j721e_dev_pbist5:[107,119],j721e_dev_pbist6:[107,119],j721e_dev_pbist7:[107,119],j721e_dev_pbist9:[107,119],j721e_dev_pcie0:[106,107,111,119],j721e_dev_pcie1:[106,107,111,119],j721e_dev_pcie2:[106,107,111,119],j721e_dev_pcie3:[106,107,111,119],j721e_dev_pru_icssg0:[106,107,111,119],j721e_dev_pru_icssg1:[106,107,111,119],j721e_dev_psc0:[106,107,119],j721e_dev_r5fss0:[107,119],j721e_dev_r5fss0_core0:[106,107,111,119],j721e_dev_r5fss0_core1:[106,107,111,119],j721e_dev_r5fss0_introuter0:[106,107,111,117,119],j721e_dev_r5fss1:[107,119],j721e_dev_r5fss1_core0:[106,107,111,119],j721e_dev_r5fss1_core1:[106,107,111,119],j721e_dev_r5fss1_introuter0:[106,107,111,117,119],j721e_dev_rti0:[106,107,119],j721e_dev_rti15:[106,107,119],j721e_dev_rti16:[106,107,119],j721e_dev_rti1:[106,107,119],j721e_dev_rti24:[106,107,111,119],j721e_dev_rti25:[106,107,111,119],j721e_dev_rti28:[106,107,119],j721e_dev_rti29:[106,107,119],j721e_dev_rti30:[106,107,119],j721e_dev_rti31:[106,107,119],j721e_dev_sa2_ul0:[106,107,111,119,144],j721e_dev_serdes_10g0:[106,107,119],j721e_dev_serdes_16g0:[106,107,119],j721e_dev_serdes_16g1:[106,107,119],j721e_dev_serdes_16g2:[106,107,119],j721e_dev_serdes_16g3:[106,107,119],j721e_dev_stm0:[106,107,119],j721e_dev_timer0:[106,107,111,119],j721e_dev_timer10:[106,107,111,119],j721e_dev_timer11:[106,107,111,119],j721e_dev_timer11_clksel_vd:[106,107,119],j721e_dev_timer12:[106,107,111,119],j721e_dev_timer13:[106,107,111,119],j721e_dev_timer13_clksel_vd:[106,107,119],j721e_dev_timer14:[106,107,111,119],j721e_dev_timer15:[106,107,111,119],j721e_dev_timer15_clksel_vd:[106,107,119],j721e_dev_timer16:[106,107,111,119],j721e_dev_timer17:[106,107,111,119],j721e_dev_timer17_clksel_vd:[106,107,119],j721e_dev_timer18:[106,107,111,119],j721e_dev_timer19:[106,107,111,119],j721e_dev_timer19_clksel_vd:[106,107,119],j721e_dev_timer1:[106,107,111,119],j721e_dev_timer1_clksel_vd:[106,107,119],j721e_dev_timer2:[106,107,111,119],j721e_dev_timer3:[106,107,111,119],j721e_dev_timer3_clksel_vd:[106,107,119],j721e_dev_timer4:[106,107,111,119],j721e_dev_timer5:[106,107,111,119],j721e_dev_timer5_clksel_vd:[106,107,119],j721e_dev_timer6:[106,107,111,119],j721e_dev_timer7:[106,107,111,119],j721e_dev_timer7_clksel_vd:[106,107,119],j721e_dev_timer8:[106,107,111,119],j721e_dev_timer9:[106,107,111,119],j721e_dev_timer9_clksel_vd:[106,107,119],j721e_dev_timesync_intrtr0:[106,107,111,117,119],j721e_dev_uart0:[106,107,111,119],j721e_dev_uart1:[106,107,111,119],j721e_dev_uart2:[106,107,111,119],j721e_dev_uart3:[106,107,111,119],j721e_dev_uart4:[106,107,111,119],j721e_dev_uart5:[106,107,111,119],j721e_dev_uart6:[106,107,111,119],j721e_dev_uart7:[106,107,111,119],j721e_dev_uart8:[106,107,111,119],j721e_dev_uart9:[106,107,111,119],j721e_dev_ufs0:[106,107,111,119],j721e_dev_usb0:[106,107,111,119],j721e_dev_usb1:[106,107,111,119],j721e_dev_vpac0:[106,107,119],j721e_dev_vpfe0:[106,107,111,119],j721e_dev_wkup_ddpa0:[106,107,119],j721e_dev_wkup_dmsc0:[107,119],j721e_dev_wkup_esm0:[106,107,111,119],j721e_dev_wkup_gpio0:[106,107,111,119],j721e_dev_wkup_gpio1:[106,107,111,119],j721e_dev_wkup_gpiomux_intrtr0:[106,107,111,117,119],j721e_dev_wkup_i2c0:[106,107,111,119],j721e_dev_wkup_porz_sync0:[106,107,119],j721e_dev_wkup_psc0:[106,107,119],j721e_dev_wkup_uart0:[106,107,111,119],j721e_dev_wkup_vtm0:[106,107,111,119],j721e_dev_wkupmcu2main_vd:[107,119],j721s2:[31,148],j721s2_dev_a72ss0:[121,122,134],j721s2_dev_a72ss0_core0:[121,122,134],j721s2_dev_a72ss0_core0_pbist_wrap:[122,134],j721s2_dev_a72ss0_core1:[121,122,134],j721s2_dev_aggr_atb0:[121,122,134],j721s2_dev_atl0:[121,122,134],j721s2_dev_board0:[121,122,134],j721s2_dev_c71x_0_pbist_vd:[122,134],j721s2_dev_c71x_1_pbist_vd:[122,134],j721s2_dev_cmpevent_intrtr0:[121,122,126,132,134],j721s2_dev_codec0:[121,122,126,134],j721s2_dev_compute_cluster0:[122,134],j721s2_dev_compute_cluster0_c71ss0_0:[121,122,134],j721s2_dev_compute_cluster0_c71ss0_mma_0:[122,134],j721s2_dev_compute_cluster0_c71ss0_pbist_wrap_0:[122,134],j721s2_dev_compute_cluster0_c71ss1_0:[121,122,134],j721s2_dev_compute_cluster0_c71ss1_pbist_wrap_0:[122,134],j721s2_dev_compute_cluster0_cfg_wrap_0:[122,134],j721s2_dev_compute_cluster0_clec:[121,122,126,134],j721s2_dev_compute_cluster0_core_cor:[121,122,134],j721s2_dev_compute_cluster0_ddr32ss_emif0_ew_0:[122,134],j721s2_dev_compute_cluster0_ddr32ss_emif1_ew_0:[122,134],j721s2_dev_compute_cluster0_debug_wrap_0:[121,122,134],j721s2_dev_compute_cluster0_divh2_divh0_0:[122,134],j721s2_dev_compute_cluster0_divh2_divh0_1:[122,134],j721s2_dev_compute_cluster0_divp_tft0_0:[122,134],j721s2_dev_compute_cluster0_divp_tft0_1:[122,134],j721s2_dev_compute_cluster0_dmsc_wrap_0:[122,134],j721s2_dev_compute_cluster0_en_msmc_domain_0:[121,122,134],j721s2_dev_compute_cluster0_gic500ss:[121,122,126,134],j721s2_dev_compute_cluster0_pbist_wrap_0:[121,122,134],j721s2_dev_cpsw1:[121,122,126,134],j721s2_dev_cpt2_aggr0:[121,122,134],j721s2_dev_cpt2_aggr1:[121,122,134],j721s2_dev_cpt2_aggr2:[121,122,134],j721s2_dev_cpt2_aggr3:[121,122,134],j721s2_dev_cpt2_aggr4:[121,122,134],j721s2_dev_cpt2_aggr5:[121,122,134],j721s2_dev_csi_psilss0:[121,122,134],j721s2_dev_csi_rx_if0:[121,122,126,134],j721s2_dev_csi_rx_if1:[121,122,126,134],j721s2_dev_csi_tx_if_v2_0:[121,122,126,134],j721s2_dev_csi_tx_if_v2_1:[121,122,126,134],j721s2_dev_dcc0:[121,122,126,134],j721s2_dev_dcc1:[121,122,126,134],j721s2_dev_dcc2:[121,122,126,134],j721s2_dev_dcc3:[121,122,126,134],j721s2_dev_dcc4:[121,122,126,134],j721s2_dev_dcc5:[121,122,126,134],j721s2_dev_dcc6:[121,122,126,134],j721s2_dev_dcc7:[121,122,126,134],j721s2_dev_dcc8:[121,122,126,134],j721s2_dev_dcc9:[121,122,126,134],j721s2_dev_ddr0:[121,122,126,134],j721s2_dev_ddr1:[121,122,126,134],j721s2_dev_debugss_wrap0:[121,122,134],j721s2_dev_debugsuspendrtr0:[121,122,134],j721s2_dev_dmpac0:[121,122,134],j721s2_dev_dmpac0_ctset_0:[122,134],j721s2_dev_dmpac0_intd_0:[122,126,134],j721s2_dev_dmpac0_sde_0:[121,122,134],j721s2_dev_dmpac0_utc_0:[121,122,134],j721s2_dev_dmpac_vpac_psilss0:[121,122,134],j721s2_dev_dphy_rx0:[121,122,134],j721s2_dev_dphy_rx1:[121,122,134],j721s2_dev_dphy_tx0:[121,122,134],j721s2_dev_dphy_tx1:[121,122,134],j721s2_dev_dss0:[121,122,126,134],j721s2_dev_dss_dsi0:[121,122,126,134],j721s2_dev_dss_dsi1:[121,122,126,134],j721s2_dev_dss_edp0:[121,122,126,134],j721s2_dev_ecap0:[121,122,126,134],j721s2_dev_ecap1:[121,122,126,134],j721s2_dev_ecap2:[121,122,126,134],j721s2_dev_elm0:[121,122,126,134],j721s2_dev_emif_data_0_vd:[122,134],j721s2_dev_emif_data_1_vd:[122,134],j721s2_dev_epwm0:[121,122,126,134],j721s2_dev_epwm1:[121,122,126,134],j721s2_dev_epwm2:[121,122,126,134],j721s2_dev_epwm3:[121,122,126,134],j721s2_dev_epwm4:[121,122,126,134],j721s2_dev_epwm5:[121,122,126,134],j721s2_dev_eqep0:[121,122,126,134],j721s2_dev_eqep1:[121,122,126,134],j721s2_dev_eqep2:[121,122,126,134],j721s2_dev_esm0:[121,122,126,134],j721s2_dev_ffi_main_ac_cbass_vd:[122,134],j721s2_dev_ffi_main_ac_qm_cbass_vd:[122,134],j721s2_dev_ffi_main_hc_cbass_vd:[122,134],j721s2_dev_ffi_main_infra_cbass_vd:[122,134],j721s2_dev_ffi_main_ip_cbass_vd:[122,134],j721s2_dev_ffi_main_rc_cbass_vd:[122,134],j721s2_dev_gpio0:[121,122,126,134],j721s2_dev_gpio2:[121,122,126,134],j721s2_dev_gpio4:[121,122,126,134],j721s2_dev_gpio6:[121,122,126,134],j721s2_dev_gpiomux_intrtr0:[121,122,126,132,134],j721s2_dev_gpmc0:[121,122,126,134],j721s2_dev_gtc0:[121,122,126,134],j721s2_dev_i2c0:[121,122,126,134],j721s2_dev_i2c1:[121,122,126,134],j721s2_dev_i2c2:[121,122,126,134],j721s2_dev_i2c3:[121,122,126,134],j721s2_dev_i2c4:[121,122,126,134],j721s2_dev_i2c5:[121,122,126,134],j721s2_dev_i2c6:[121,122,126,134],j721s2_dev_j7aep_gpu_bxs464_wrap0:[122,126,134],j721s2_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[122,134],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[121,122,126,134],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[122,134],j721s2_dev_j7am_32_64_atb_funnel0:[121,122,134],j721s2_dev_j7am_32_64_atb_funnel1:[121,122,134],j721s2_dev_j7am_32_64_atb_funnel2:[121,122,134],j721s2_dev_j7am_bolt_pgd0:[121,122,134],j721s2_dev_j7am_hwa_atb_funnel0:[121,122,134],j721s2_dev_j7am_main_16ff0:[121,122,134],j721s2_dev_j7am_pulsar_atb_funnel0:[121,122,134],j721s2_dev_led0:[121,122,134],j721s2_dev_main2mcu_lvl_intrtr0:[121,122,126,132,134],j721s2_dev_main2mcu_pls_intrtr0:[121,122,126,132,134],j721s2_dev_main2wkupmcu_vd:[122,134],j721s2_dev_mcan0:[121,122,126,134],j721s2_dev_mcan10:[121,122,126,134],j721s2_dev_mcan11:[121,122,126,134],j721s2_dev_mcan12:[121,122,126,134],j721s2_dev_mcan13:[121,122,126,134],j721s2_dev_mcan14:[121,122,126,134],j721s2_dev_mcan15:[121,122,126,134],j721s2_dev_mcan16:[121,122,126,134],j721s2_dev_mcan17:[121,122,126,134],j721s2_dev_mcan1:[121,122,126,134],j721s2_dev_mcan2:[121,122,126,134],j721s2_dev_mcan3:[121,122,126,134],j721s2_dev_mcan4:[121,122,126,134],j721s2_dev_mcan5:[121,122,126,134],j721s2_dev_mcan6:[121,122,126,134],j721s2_dev_mcan7:[121,122,126,134],j721s2_dev_mcan8:[121,122,126,134],j721s2_dev_mcan9:[121,122,126,134],j721s2_dev_mcasp0:[121,122,126,134],j721s2_dev_mcasp1:[121,122,126,134],j721s2_dev_mcasp2:[121,122,126,134],j721s2_dev_mcasp3:[121,122,126,134],j721s2_dev_mcasp4:[121,122,126,134],j721s2_dev_mcspi0:[121,122,126,134],j721s2_dev_mcspi1:[121,122,126,134],j721s2_dev_mcspi2:[121,122,126,134],j721s2_dev_mcspi3:[121,122,126,134],j721s2_dev_mcspi4:[121,122,126,134],j721s2_dev_mcspi5:[121,122,126,134],j721s2_dev_mcspi6:[121,122,126,134],j721s2_dev_mcspi7:[121,122,126,134],j721s2_dev_mcu_adc12fc_16ffc0:[121,122,134],j721s2_dev_mcu_adc12fc_16ffc1:[121,122,134],j721s2_dev_mcu_cpsw0:[121,122,126,134],j721s2_dev_mcu_cpt2_aggr0:[121,122,134],j721s2_dev_mcu_dcc0:[121,122,134],j721s2_dev_mcu_dcc1:[121,122,134],j721s2_dev_mcu_dcc2:[121,122,134],j721s2_dev_mcu_esm0:[121,122,134],j721s2_dev_mcu_fss0:[122,134],j721s2_dev_mcu_fss0_fsas_0:[121,122,134],j721s2_dev_mcu_fss0_hyperbus1p0_0:[121,122,134],j721s2_dev_mcu_fss0_ospi_0:[121,122,134],j721s2_dev_mcu_fss0_ospi_1:[121,122,134],j721s2_dev_mcu_i2c0:[121,122,134],j721s2_dev_mcu_i2c1:[121,122,134],j721s2_dev_mcu_i3c0:[121,122,134],j721s2_dev_mcu_i3c1:[121,122,134],j721s2_dev_mcu_mcan0:[121,122,134],j721s2_dev_mcu_mcan1:[121,122,134],j721s2_dev_mcu_mcspi0:[121,122,134],j721s2_dev_mcu_mcspi1:[121,122,134],j721s2_dev_mcu_mcspi2:[121,122,134],j721s2_dev_mcu_navss0:[122,130,134],j721s2_dev_mcu_navss0_intr_router_0:[121,122,126,132,134],j721s2_dev_mcu_navss0_mcrc_0:[121,122,126,134],j721s2_dev_mcu_navss0_modss:[121,122,134],j721s2_dev_mcu_navss0_proxy0:[121,122,129,132,134],j721s2_dev_mcu_navss0_ringacc0:[121,122,126,131,132,134],j721s2_dev_mcu_navss0_udmap_0:[121,122,123,126,132,134],j721s2_dev_mcu_navss0_udmass:[121,122,134],j721s2_dev_mcu_navss0_udmass_inta_0:[121,122,126,132,134],j721s2_dev_mcu_pbist0:[121,122,134],j721s2_dev_mcu_pbist1:[121,122,134],j721s2_dev_mcu_pbist2:[121,122,134],j721s2_dev_mcu_r5fss0:[122,134],j721s2_dev_mcu_r5fss0_core0:[121,122,126,134],j721s2_dev_mcu_r5fss0_core1:[121,122,126,134],j721s2_dev_mcu_rti0:[121,122,134],j721s2_dev_mcu_rti1:[121,122,134],j721s2_dev_mcu_sa3_ss0:[122,130],j721s2_dev_mcu_sa3_ss0_dmss_eccaggr_0:[121,122],j721s2_dev_mcu_sa3_ss0_intaggr_0:[121,122,126,132],j721s2_dev_mcu_sa3_ss0_pktdma_0:[121,122,123,131,132],j721s2_dev_mcu_sa3_ss0_ringacc_0:[121,122,126,131,132],j721s2_dev_mcu_sa3_ss0_sa_ul_0:[121,122],j721s2_dev_mcu_timer0:[121,122,134],j721s2_dev_mcu_timer1:[121,122,134],j721s2_dev_mcu_timer2:[121,122,134],j721s2_dev_mcu_timer3:[121,122,134],j721s2_dev_mcu_timer4:[121,122,134],j721s2_dev_mcu_timer5:[121,122,134],j721s2_dev_mcu_timer6:[121,122,134],j721s2_dev_mcu_timer7:[121,122,134],j721s2_dev_mcu_timer8:[121,122,134],j721s2_dev_mcu_timer9:[121,122,134],j721s2_dev_mcu_uart0:[121,122,134],j721s2_dev_mmcsd0:[121,122,126,134],j721s2_dev_mmcsd1:[121,122,126,134],j721s2_dev_navss0:[121,122,126,130,134],j721s2_dev_navss0_bcdma_0:[121,122,123,131,132,134],j721s2_dev_navss0_cpts_0:[121,122,126,134],j721s2_dev_navss0_intr_0:[121,122,126,132,134],j721s2_dev_navss0_mailbox1_0:[121,122,126,134],j721s2_dev_navss0_mailbox1_10:[121,122,126,134],j721s2_dev_navss0_mailbox1_11:[121,122,126,134],j721s2_dev_navss0_mailbox1_1:[121,122,126,134],j721s2_dev_navss0_mailbox1_2:[121,122,126,134],j721s2_dev_navss0_mailbox1_3:[121,122,126,134],j721s2_dev_navss0_mailbox1_4:[121,122,126,134],j721s2_dev_navss0_mailbox1_5:[121,122,126,134],j721s2_dev_navss0_mailbox1_6:[121,122,126,134],j721s2_dev_navss0_mailbox1_7:[121,122,126,134],j721s2_dev_navss0_mailbox1_8:[121,122,126,134],j721s2_dev_navss0_mailbox1_9:[121,122,126,134],j721s2_dev_navss0_mailbox_0:[121,122,126,134],j721s2_dev_navss0_mailbox_10:[121,122,126,134],j721s2_dev_navss0_mailbox_11:[121,122,126,134],j721s2_dev_navss0_mailbox_1:[121,122,126,134],j721s2_dev_navss0_mailbox_2:[121,122,126,134],j721s2_dev_navss0_mailbox_3:[121,122,126,134],j721s2_dev_navss0_mailbox_4:[121,122,126,134],j721s2_dev_navss0_mailbox_5:[121,122,126,134],j721s2_dev_navss0_mailbox_6:[121,122,126,134],j721s2_dev_navss0_mailbox_7:[121,122,126,134],j721s2_dev_navss0_mailbox_8:[121,122,126,134],j721s2_dev_navss0_mailbox_9:[121,122,126,134],j721s2_dev_navss0_mcrc_0:[121,122,126,134],j721s2_dev_navss0_modss:[121,122,134],j721s2_dev_navss0_modss_inta_0:[121,122,126,132,134],j721s2_dev_navss0_modss_inta_1:[121,122,126,132,134],j721s2_dev_navss0_proxy_0:[121,122,129,132,134],j721s2_dev_navss0_pvu_0:[121,122,126,134],j721s2_dev_navss0_pvu_1:[121,122,126,134],j721s2_dev_navss0_ringacc_0:[121,122,126,131,132,134],j721s2_dev_navss0_spinlock_0:[121,122,134],j721s2_dev_navss0_timermgr_0:[121,122,134],j721s2_dev_navss0_timermgr_1:[121,122,134],j721s2_dev_navss0_udmap_0:[121,122,123,126,132,134],j721s2_dev_navss0_udmass:[121,122,134],j721s2_dev_navss0_udmass_inta_0:[121,122,126,132,134],j721s2_dev_navss0_virtss:[121,122,134],j721s2_dev_pbist0:[121,122,134],j721s2_dev_pbist10:[121,122,134],j721s2_dev_pbist11:[121,122,134],j721s2_dev_pbist1:[121,122,134],j721s2_dev_pbist2:[121,122,134],j721s2_dev_pbist3:[121,122,134],j721s2_dev_pbist4:[121,122,134],j721s2_dev_pbist5:[121,122,134],j721s2_dev_pbist7:[122,134],j721s2_dev_pbist8:[122,134],j721s2_dev_pcie1:[121,122,126,134],j721s2_dev_psc0:[121,122,134],j721s2_dev_r5fss0:[122,134],j721s2_dev_r5fss0_core0:[121,122,126,134],j721s2_dev_r5fss0_core1:[121,122,126,134],j721s2_dev_r5fss1:[122,134],j721s2_dev_r5fss1_core0:[121,122,126,134],j721s2_dev_r5fss1_core1:[121,122,126,134],j721s2_dev_rti0:[121,122,134],j721s2_dev_rti15:[121,122,134],j721s2_dev_rti16:[121,122,134],j721s2_dev_rti17:[121,122,134],j721s2_dev_rti1:[121,122,134],j721s2_dev_rti28:[121,122,134],j721s2_dev_rti29:[121,122,134],j721s2_dev_rti30:[121,122,134],j721s2_dev_rti31:[121,122,134],j721s2_dev_sa2_cpsw_psilss0:[121,122,134],j721s2_dev_sa2_ul0:[121,122,126,134],j721s2_dev_serdes_10g0:[121,122,134],j721s2_dev_stm0:[121,122,134],j721s2_dev_timer0:[121,122,126,134],j721s2_dev_timer10:[121,122,126,134],j721s2_dev_timer11:[121,122,126,134],j721s2_dev_timer12:[121,122,126,134],j721s2_dev_timer13:[121,122,126,134],j721s2_dev_timer14:[121,122,126,134],j721s2_dev_timer15:[121,122,126,134],j721s2_dev_timer16:[121,122,126,134],j721s2_dev_timer17:[121,122,126,134],j721s2_dev_timer18:[121,122,126,134],j721s2_dev_timer19:[121,122,126,134],j721s2_dev_timer1:[121,122,126,134],j721s2_dev_timer2:[121,122,126,134],j721s2_dev_timer3:[121,122,126,134],j721s2_dev_timer4:[121,122,126,134],j721s2_dev_timer5:[121,122,126,134],j721s2_dev_timer6:[121,122,126,134],j721s2_dev_timer7:[121,122,126,134],j721s2_dev_timer8:[121,122,126,134],j721s2_dev_timer9:[121,122,126,134],j721s2_dev_timesync_intrtr0:[121,122,126,132,134],j721s2_dev_uart0:[121,122,126,134],j721s2_dev_uart1:[121,122,126,134],j721s2_dev_uart2:[121,122,126,134],j721s2_dev_uart3:[121,122,126,134],j721s2_dev_uart4:[121,122,126,134],j721s2_dev_uart5:[121,122,126,134],j721s2_dev_uart6:[121,122,126,134],j721s2_dev_uart7:[121,122,126,134],j721s2_dev_uart8:[121,122,126,134],j721s2_dev_uart9:[121,122,126,134],j721s2_dev_usb0:[121,122,126,134],j721s2_dev_vpac0:[121,122,126,134],j721s2_dev_vusr_dual0:[121,122,126,134],j721s2_dev_wkup_ddpa0:[121,122,134],j721s2_dev_wkup_esm0:[121,122,126,134],j721s2_dev_wkup_gpio0:[121,122,126,134],j721s2_dev_wkup_gpio1:[121,122,126,134],j721s2_dev_wkup_gpiomux_intrtr0:[121,122,126,132,134],j721s2_dev_wkup_i2c0:[121,122,134],j721s2_dev_wkup_j7am_wakeup_16ff0:[121,122,134],j721s2_dev_wkup_porz_sync0:[121,122,134],j721s2_dev_wkup_psc0:[121,122,134],j721s2_dev_wkup_sms0:[122,134],j721s2_dev_wkup_uart0:[121,122,134],j721s2_dev_wkup_vtm0:[121,122,134],j721s2_dev_wkupmcu2main_vd:[122,134],j7_main_sec_mmr_main_0:113,j7_mcu_sec_mmr_mcu_0:113,j7am_main_sec_mmr_main_0:128,j7vcl_main_sec_mmr_main_0:99,j7vcl_mcu_sec_mmr_mcu_0:[99,128],jitter:5,job:9,json:27,jtag:[0,7,20,22,24,28,142],jtag_unlock_host:[28,146],judgement:14,judici:27,just:[14,35,49,65,80,96,110,125,144],kdf:15,kdf_context_len:15,kdf_label_and_context:15,kdf_label_and_context_len_max:15,kdf_label_len:15,keep:[2,3,6,27,31],kei:[0,2,15,20,21,24,26,27,138,140,141,143,144,145,146,148],kek:[4,24,141,148],kept:[0,5],key_prog_mask:18,keycnt:[19,22,142],keycount:[19,143],keyrev:[19,22,28,31,141,142,148],keyrevis:[19,22,143],keyston:146,keystor:[21,91],keywr:[22,142],keywr_aes_enc_bmek:22,keywr_aes_enc_bmpkh:22,keywr_aes_enc_ext_otp:22,keywr_aes_enc_smek:22,keywr_aes_enc_smpkh:22,keywr_enc_a:22,keywr_enc_bmpk_sign_a:22,keywr_enc_smpk_sign_a:22,keywr_err_decrypt_aes256_kei:18,keywr_err_decrypt_bmek:18,keywr_err_decrypt_bmpkh:18,keywr_err_decrypt_ext_otp:18,keywr_err_decrypt_smek:18,keywr_err_decrypt_smpkh:18,keywr_err_img_integ_smpk_cert:18,keywr_err_interal_op:18,keywr_err_invalid_ext_count:18,keywr_err_parse_cert:18,keywr_err_parse_fek:18,keywr_err_parse_smpk_cert:18,keywr_err_progr_bmek:18,keywr_err_progr_bmpkh_part_1:18,keywr_err_progr_bmpkh_part_2:18,keywr_err_progr_ext_otp:18,keywr_err_progr_fw_cfg_rev:18,keywr_err_progr_keycount:18,keywr_err_progr_keyrev:18,keywr_err_progr_msv:18,keywr_err_progr_smek:18,keywr_err_progr_smpkh_part_1:18,keywr_err_progr_smpkh_part_2:18,keywr_err_progr_swrev:18,keywr_err_validation_bmpk_kei:18,keywr_err_validation_cert:18,keywr_err_validation_smpk_cert:18,keywr_err_validation_smpk_kei:18,keywr_err_write_prot_keycount:18,keywr_err_write_prot_keyrev:18,keywr_keycnt:22,keywr_keyrev:22,keywr_mek_opt:22,keywr_mpk_opt:22,keywr_msv:22,keywr_swrev_sbl:22,keywr_swrev_sec_bcfg:22,keywr_swrev_sysfw:22,keywr_vers:22,keywrit:[4,142],keywriter_error_cod:18,kfp5ugcgwxxcfxi:[22,142,146],kind:0,kindli:0,knob:[14,21],know:[0,3,5,25,135],knowledg:0,known:[8,11,27,62,78,94,108,123],l2_access_latency_valu:14,l2_pipeline_latency_valu:14,l2flush_don:14,l2flushreq:14,label:[15,136,147],lack:[0,5],larg:[31,135],larger:5,last:[6,14,22,26,27,146,147],latenc:[14,135],later:[3,135,140,146],latest:27,launch:146,layer:[2,30,148],layout:[2,13],lead:[8,143],least:14,leav:[2,8,142],left:[9,13,31,143,147],legal:13,length:[2,15,21,22,27,136,140,142,145],less:5,lesser:135,let:[3,14],level:[2,14,22,25,28,146],levent_in:[66,81],leverag:143,levt:[36,50],librari:[0,25],like:[0,2,6,14,21,25,144],limit:[2,5,14,15,21,24,27,135,136,139,144,146,147],line:[6,22,146],link:[3,35,40,49,54,65,70,80,85,96,101,110,115,125,130,139],linux:[0,2,146],list:[0,2,5,10,12,13,14,15,17,19,21,22,23,24,27,31,135,136,139,142,144,145,146,147],lite:2,littl:[14,146],load:[3,6,14,25,140,145],loader:146,local:[6,12,27,31,146],local_rm_boardcfg:27,locat:[0,2,10,12,13,14,22,24,25,26,27,28,38,52,68,83,99,113,128,140,145,146],lock:[22,26,138,146,147],lockstep:[0,14],lockstep_permit:14,log2:12,log:[14,26,27,31],log_output_consol:27,log_output_fil:27,logic:[14,22,135,142],longer:14,look:[2,37,51,67,82,98,112,127,146],loop:[5,14,26],lost:6,low:[2,3,4,6,12,13,24,26,27,28],low_prior:[43,58,74,89,104,118,133],lower:[14,18,19,22,31,136],lpm:7,lpsc:[14,31],lpsc_main_debug_err_intr:[66,81],lpsc_main_infra_err_intr:[66,81],lpsc_per_common_err_intr:[66,81],lrst:6,lsb:[2,12,21,27,142,143],m4_0:[35,43,48,49,58],machin:[31,35,49,65,80,96,110,125],macro:[7,24],made:[0,5,24,27,35,49,65,80,96,110,125,136],magic:[25,27,28],magic_word:25,mai:[2,5,6,8,13,14,22,25,26,35,49,65,80,96,110,125,135,137,144],main2mcu:27,main:[0,22,24,26,27,28,31,35,37,49,51,65,67,80,82,96,98,110,112,120,125,127,137],main_0_c6x_0_nonsecur:109,main_0_c6x_0_secur:109,main_0_c6x_1_nonsecur:109,main_0_c6x_1_secur:109,main_0_c7x_0_nonsecur:[109,124],main_0_c7x_0_secur:[109,124],main_0_icssg_0:[48,109],main_0_r5_0:[35,43,49,58,96,104,110,118,125,133],main_0_r5_0_nonsecur:[48,95,109,124],main_0_r5_0_secur:[48,95,109,124],main_0_r5_1:[35,43,49,58,96,104,110,118,125,133],main_0_r5_1_nonsecur:[48,95,109,124],main_0_r5_1_secur:[48,95,109,124],main_0_r5_2:[35,43,49,58,96,104,110,118,125,133],main_0_r5_3:[35,43,49,58,96,104,110,118,125,133],main_1_c7x_0_nonsecur:124,main_1_c7x_0_secur:124,main_1_r5_0:[49,58,110,118,125,133],main_1_r5_0_nonsecur:[48,109,124],main_1_r5_0_secur:[48,109,124],main_1_r5_1:[49,58,110,118,125,133],main_1_r5_1_nonsecur:[48,109,124],main_1_r5_1_secur:[48,109,124],main_1_r5_2:[49,58,110,118,125,133],main_1_r5_3:[49,58,110,118,125,133],main_isolation_en:24,main_isolation_hostid:24,maintain:[2,8,37,51,67,82,98,112,127,136,138,139,147],major:[2,3,24,31],make:[2,5,9,10,12,13,14,22,26,27,28,135,142,146],manag:[3,8,15,16,17,22,24,29,32,33,35,45,46,48,49,60,61,64,65,76,77,79,80,91,92,93,95,96,106,107,109,110,121,122,124,125,136,143,147,148],mandatori:[2,20,21,25,28,35,43,49,58,65,74,80,89,96,104,110,118,125,133,146],mani:[5,6,13,14,26,31],manipul:9,manner:[2,17,135,136,146],manual:[6,14,139],manufactur:[136,142],map:[9,11,12,13,25,26,27,28,31,32,36,45,50,60,76,92,106,121,126,138,139,142],mark:[2,5,14,28,32,34,36,40,41,45,47,50,54,55,60,62,66,69,70,71,76,78,81,84,85,86,92,94,97,100,101,102,106,108,111,114,115,116,121,123,126,129,130,131,136,138,139],mask:[16,138,142],maskabl:14,master:[14,28,48,64,79,95,109,124],match:[5,14,24,27,28,146],materi:136,max:[5,143],max_cpu_cor:22,max_freq_hz:5,max_hz:5,maximum:[2,5,12,13,15,21,24,27,42,56,72,87,103,117,132,138,142,143],mcanss_ext_ts_rollover_lvl_int:[97,111,126],mcanss_mcan_lvl_int:[97,111,126],mcu0:[67,82],mcu:[0,2,7,14,24,25,27,28,37,44,51,59,65,75,80,90,96,105,110,119,120,125,134,137],mcu_0_r5_0:[96,104,110,118,125,133],mcu_0_r5_1:[96,104,110,118,125,133],mcu_0_r5_2:[96,104,110,118,125,133],mcu_0_r5_3:[96,104,110,118,125,133],mcu_armss0_cpu0:[74,89],mcu_armss0_cpu1:[74,89],mcu_cpsw:[98,112,127],mcu_m4fss0_core0:[38,52],mcu_navss0_ringacc0:[71,86,102,116,131],mcu_navss0_udmap0:[62,66,78,81],mcu_navss0_udmap_0:[94,97,108,111,123,126],mcu_per:[98,112,127],mcu_pulsar:[98,112,127],mcu_r5:14,mcu_r5fss0_core0:[99,104,113,118,128,133],mcu_r5fss0_core1:[99,104,113,118,128,133],mcu_sa3_ss0_pktdma_0:[123,131],mcu_sa3_ss0_ringacc_0:131,mcu_sec_mmr0:[68,83,146],mdio_pend:[97,111,126],mean:[3,6,14,18,22,24,27,31],meant:[5,14,137],meanwhil:3,mechan:[2,13,27],mek:[140,145],mem_init_di:14,member:[22,28],memori:[0,2,3,7,17,24,25,26,27,28,35,49,65,80,96,110,125,136,138,140,143,144,145,146,147],memset:5,mention:135,messag:[0,14,25,31,32,33,34,36,37,40,41,43,45,46,47,50,51,54,55,58,60,61,62,66,67,69,70,71,74,76,77,78,81,82,84,85,86,89,92,93,94,97,98,100,101,102,104,106,107,108,111,112,114,115,116,118,121,122,123,126,127,129,130,131,133,136,138,139,145,146,147,148],method:[20,21,25,139],mevt:[36,50,66,81,97,111,126],mhz:[0,37,51,67,82,98,112,127],micro:14,might:[5,14,35,49,65,80,96,110,125],milli:14,millisecond:140,min:[5,142],min_cert_rev:[28,146],min_freq_hz:5,min_hz:5,mind:[3,6,35,49,65,80,96,110,125],minim:[0,12,25],minimum:[5,14,28,146],minor:[3,24,31,145],misc_lvl:[66,81],misconfigur:24,mismatch:24,mitig:[0,136],mix:135,mlbss_mlb_ahb_int:111,mlbss_mlb_int:111,mmr:[13,26,28,63,138,143,144],mmr_idx:16,mmr_val:16,mmra:144,mmu:[0,2,14],mode:[0,2,4,12,14,31,135,136,140,145,146],model:142,modif:138,modifi:[5,6,12,14,21,31,33,46,61,77,93,107,122,138,144,145,146],modul:[0,2,5,6,14,24,26,31,37,51,67,82,98,112,127,144],module_get:31,module_put:31,moduleclockparentchang:5,moment:[10,11],monitor:[31,66,71,81,86,97,102,111,116,126,131],monoton:6,more:[0,2,13,20,22,25,26,27,31,42,44,48,56,59,64,72,75,79,87,90,95,103,105,109,117,119,120,124,132,134,135,138,139,142,143,144],most:[5,12,21,27,138,143,147],motiv:135,mount:[32,45,60,76,92,106,121],move:[22,26],movement:0,mpk:[140,145],mpu:[2,24],mrst:6,msb:[2,12,21,142],msd:31,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:31,msg_param_v:31,msg_receiv:31,msmc0_rx:[70,85],msmc0_tx:[70,85],msmc:24,msmc_cache_s:[3,24],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:18,multi:5,multipl:[0,2,5,6,25,26,27,31,136,138,139,140,142,144,145,146,147],multipli:5,must:[2,3,5,6,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,28,135,136,138,139,140,142,144,145,146,147],mutlipl:146,mutual:135,mux:[9,32,45,60,76,92,106,121],n_permission_reg:17,nack:[5,11,13,17,23,26,27,42,56,72,87,103,117,132,147],nak:[2,5,6,7,8,14,24],name:[5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,142,143,146,147],natur:2,nav:24,nav_id:[10,11,12,13],navig:[0,2,10,11,12,13],navss0_bcdma_0:[123,126,131],navss0_ringacc0:[71,86],navss0_ringacc_0:[102,116,131],navss0_udmap0:[62,66,78,81],navss0_udmap_0:[94,97,108,111,123,126],navss:[17,31,139],navss_main_cpsw2_rx:130,navss_main_cpsw2_tx:130,navss_main_cpsw5_rx:[101,130],navss_main_cpsw5_tx:[101,130],navss_main_cpsw9_rx:115,navss_main_cpsw9_tx:115,navss_main_csi_rx:[115,130],navss_main_csi_tx:[115,130],navss_main_dmpac_tc0_cc_rx:[115,130],navss_main_dmpac_tc0_cc_tx:[115,130],navss_main_icssg0_rx:[115,130],navss_main_icssg0_tx:[115,130],navss_main_icssg1_rx:[115,130],navss_main_icssg1_tx:[115,130],navss_main_msmc0_rx:[115,130],navss_main_msmc0_tx:[115,130],navss_main_pdma_main_aasrc_rx:[101,115,130],navss_main_pdma_main_aasrc_tx:[101,115,130],navss_main_pdma_main_debug_ccmcu_rx:[101,115],navss_main_pdma_main_debug_mainc66_rx:[101,115,130],navss_main_pdma_main_debug_rx:130,navss_main_pdma_main_mcan_rx:[101,115,130],navss_main_pdma_main_mcan_tx:[101,115,130],navss_main_pdma_main_mcasp_g0_rx:[101,115],navss_main_pdma_main_mcasp_g0_tx:[101,115],navss_main_pdma_main_mcasp_g1_rx:[115,130],navss_main_pdma_main_mcasp_g1_tx:[115,130],navss_main_pdma_main_mcasp_rx:130,navss_main_pdma_main_mcasp_tx:130,navss_main_pdma_main_misc_g0_rx:115,navss_main_pdma_main_misc_g0_tx:115,navss_main_pdma_main_misc_g1_rx:[101,115,130],navss_main_pdma_main_misc_g1_tx:[101,115,130],navss_main_pdma_main_misc_g2_rx:[101,115,130],navss_main_pdma_main_misc_g2_tx:[101,115,130],navss_main_pdma_main_misc_g3_rx:[101,115,130],navss_main_pdma_main_misc_g3_tx:[101,115,130],navss_main_pdma_main_misc_rx:130,navss_main_pdma_main_misc_tx:130,navss_main_pdma_main_spi_g0_rx:101,navss_main_pdma_main_spi_g0_tx:101,navss_main_pdma_main_spi_g1_rx:101,navss_main_pdma_main_spi_g1_tx:101,navss_main_pdma_main_usart_g0_rx:[101,115],navss_main_pdma_main_usart_g0_tx:[101,115],navss_main_pdma_main_usart_g1_rx:[101,115,130],navss_main_pdma_main_usart_g1_tx:[101,115,130],navss_main_pdma_main_usart_g2_rx:[101,115,130],navss_main_pdma_main_usart_g2_tx:[101,115,130],navss_main_pdma_main_usart_rx:130,navss_main_pdma_main_usart_tx:130,navss_main_saul0_rx:[115,130],navss_main_saul0_tx:[115,130],navss_main_udmap0_rx:[101,115,130],navss_main_udmap0_tx:[101,115,130],navss_main_vpac_dmpac_rx:130,navss_main_vpac_dmpac_tx:130,navss_main_vpac_tc0_cc_rx:115,navss_main_vpac_tc0_cc_tx:115,navss_main_vpac_tc1_cc_rx:[115,130],navss_main_vpac_tc1_cc_tx:[115,130],navss_mcu_pdma_adc_rx:[101,115,130],navss_mcu_pdma_adc_tx:[101,115,130],navss_mcu_pdma_cpsw0_rx:[101,115,130],navss_mcu_pdma_cpsw0_tx:[101,115,130],navss_mcu_pdma_mcu0_rx:[101,115,130],navss_mcu_pdma_mcu0_tx:[101,115,130],navss_mcu_pdma_mcu1_rx:[101,115,130],navss_mcu_pdma_mcu1_tx:[101,115,130],navss_mcu_pdma_mcu2_rx:[101,115,130],navss_mcu_pdma_mcu2_tx:[101,115,130],navss_mcu_saul0_rx:[101,115,130],navss_mcu_saul0_tx:[101,115,130],navss_mcu_udmap0_rx:[101,115,130],navss_mcu_udmap0_tx:[101,115,130],necessari:[8,14,28,31,138,147],need:[0,2,3,10,11,12,14,21,22,24,25,26,27,135,140,142,145,146,147],never:138,newer:5,next:[2,26,27,138,146],nich:27,nist:136,nmfi_en:14,nobmp:[22,142,143,146],node:146,non:[0,7,11,12,13,14,16,22,25,27,28,35,48,49,64,65,75,79,80,90,95,96,105,109,110,119,124,125,134,136,138,139,142,146],none:[24,27,48,64,79,95,109,124,139,142,144],nonsec_a53_1_response_tx:43,nonsec_a53_2_response_tx:43,nonsec_a53_3_response_tx:43,nonsec_a72_2_notify_tx:[104,118,133],nonsec_a72_2_response_tx:[104,118,133],nonsec_a72_3_notify_tx:[104,118,133],nonsec_a72_3_response_tx:[104,118,133],nonsec_a72_4_notify_tx:[104,118,133],nonsec_a72_4_response_tx:[104,118,133],nonsec_c6x_0_1_notify_tx:118,nonsec_c6x_0_1_response_tx:118,nonsec_c6x_1_1_notify_tx:118,nonsec_c6x_1_1_response_tx:118,nonsec_c7x_0_1_notify_tx:133,nonsec_c7x_0_1_response_tx:133,nonsec_c7x_1_1_notify_tx:133,nonsec_c7x_1_1_response_tx:133,nonsec_c7x_1_notify_tx:118,nonsec_c7x_1_response_tx:118,nonsec_dmsc2dm_notify_tx:[104,118],nonsec_dmsc2dm_response_tx:[104,118],nonsec_gpu_0_notify_tx:[118,133],nonsec_gpu_0_response_tx:[118,133],nonsec_gpu_response_tx:43,nonsec_high_priority_rx:[104,118,133],nonsec_icssg_0_notify_tx:118,nonsec_icssg_0_response_tx:[43,118],nonsec_low_priority_rx:[43,104,118,133],nonsec_m4_0_response_tx:43,nonsec_main_0_r5_0_notify_tx:[104,118,133],nonsec_main_0_r5_0_response_tx:[104,118,133],nonsec_main_0_r5_1_response_tx:43,nonsec_main_0_r5_2_notify_tx:[104,118,133],nonsec_main_0_r5_2_response_tx:[104,118,133],nonsec_main_0_r5_3_response_tx:43,nonsec_main_1_r5_0_notify_tx:[118,133],nonsec_main_1_r5_0_response_tx:[118,133],nonsec_main_1_r5_2_notify_tx:[118,133],nonsec_main_1_r5_2_response_tx:[118,133],nonsec_mcu_0_r5_0_notify_tx:[104,118,133],nonsec_mcu_0_r5_0_response_tx:[104,118,133],nonsec_mcu_0_r5_2_notify_tx:[104,118,133],nonsec_mcu_0_r5_2_response_tx:[104,118,133],nonsec_notify_resp_rx:[104,118,133],nonsec_tifs2dm_notify_tx:133,nonsec_tifs2dm_response_tx:[43,133],normal:[3,5,6,7,8,9,10,11,12,13,14,15,17,19,20,22,23,24,26,27,28,140,146],notat:22,note:[0,5,6,7,9,14,21,28,31,32,38,45,52,60,62,68,76,78,83,92,94,99,106,108,113,121,123,128,139,142,146],notif:[2,3,24,25,26,27,28],notifi:[3,27,74,89,104,118,133],notify_resp:[74,89,104,118,133],now:[16,22,25,26,27,135,140],num:5,num_comp:25,num_elem:25,num_match_iter:14,num_par:5,num_parents32:5,num_resourc:27,num_wait_iter:14,number:[2,3,5,6,9,12,13,14,15,16,17,21,25,26,27,28,31,42,43,56,58,63,72,74,87,89,103,104,117,118,132,133,135,138,142,143,144,146],numpar:5,nvic:[36,50,66,81],obtain:[20,22,136,139,144,146],occup:12,occur:[13,14,21,31,139],ocmc:[24,27,28],oct:[22,142,143,146],octet:[22,142],oem:142,oes_reg_index:31,ofc:26,off:[5,6,7,14,31],offer:[2,138,140],offici:26,offset:[13,14,25,31,34,47,143],often:[2,138],oid:[22,143],old:5,older:[5,146],onc:[5,6,14,21,25,26,27,31,37,51,67,82,98,112,127,136,138,146,147],one:[0,5,7,12,14,15,16,21,22,24,26,27,28,32,45,60,76,92,106,121,135,136,138,139,140,142,144,146],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,135,136,138,139,140,142,143,144,145,146,147],onto:24,open:[22,27,142,144,146,147],openssl:146,oper:[0,2,5,6,11,13,14,16,17,18,21,22,26,27,28,31,135,136,138,140,145,146],opt:[22,142,146],optim:[25,135],option:[0,2,5,9,12,13,14,21,24,25,27,28,32,44,45,59,60,75,76,90,92,105,106,119,121,134,136,137,146],order:[2,6,12,13,14,24,25,26,27,28,31,62,78,94,108,123,135,139,142,144,145,146],order_id:12,orderid:[12,13],organ:[32,45,60,76,92,106,121,135,138,140],origin:[5,12,13,26,140],origpar:5,os1:[35,49],os2:[35,49],os_irq:126,osal:31,ospi_lvl_intr:111,otfa_intr_err_pend:111,otg_lvl:[66,81],otgirq:[97,111,126],other:[0,2,5,6,9,12,13,14,16,18,20,21,22,24,27,28,31,135,136,138,139,140,144,145,146,147],otherwis:[2,5,7,9,13,27,28,146],otp:[4,24,31,91,141,148],otp_config:28,otp_entri:28,otp_rev_id_sbl:19,otp_rev_id_sec_brdcfg:19,otp_rev_id_sysfw:19,out:[6,14,136,139,140,142,145,146,147],outer:22,outfifo_level:111,outform:146,outgo:[32,45,60,76,92,106,121],outgroup_level:111,outl_intr:[66,81,111],outp:[97,111,126],output:[5,9,13,22,27,31,32,45,60,76,92,106,121,140,145,146],output_binary_fil:27,outsid:[141,148],over:[2,14,23,25,28,31,135,147],overal:[6,14,24,27],overhead:14,overlap:[27,34,36,41,47,50,55,62,66,69,71,78,81,84,86,94,97,100,102,108,111,114,116,123,126,129,131,137],overrid:[14,22,139],overridden:139,overview:[2,144],ovrd:22,own:[5,11,12,13,14,24,25,27,48,62,64,78,79,94,95,108,109,123,124,136,138,139,144],owner:[11,12,13,14,27,31,48,64,79,95,109,124,138,139,144],owner_index:17,owner_permission_bit:17,owner_privid:17,ownership:[14,17,28,135,144],packet:[13,31],pad:[140,145],page:0,pair:[18,28,31,144],parallel:[0,25],paramet:[2,3,5,6,7,8,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,32,33,34,36,40,41,45,46,47,50,54,55,60,61,62,66,69,70,71,76,77,78,81,84,85,86,92,93,94,97,100,101,102,106,107,108,111,114,115,116,121,122,123,126,129,130,131,137,140],paramt:24,parent32:5,parent:[5,31,32,45,60,76,92,106,121],pars:[18,25,31],parser:22,part1:142,part:[8,12,13,14,18,22,25,26,31,34,36,40,41,47,50,54,55,62,66,69,70,71,78,81,84,85,86,94,97,100,101,102,108,111,114,115,116,123,126,129,130,131,135,142,146,147],parti:0,particular:[14,32,33,45,46,60,61,76,77,92,93,106,107,121,122],partit:[31,137],pass:[5,6,8,10,12,13,22,24,26,27,28,146],patch:[3,31],patch_vers:3,path:[5,43,58,74,89,104,118,133,139,146],pattern:143,paus:[13,31],payload:[2,21,22,145,146],pbu:143,pcie0_pend:[66,81],pcie10_pend:[66,81],pcie11_pend:[66,81],pcie12_pend:[66,81],pcie13_pend:[66,81],pcie14_pend:[66,81],pcie1_pend:[66,81],pcie2_pend:[66,81],pcie3_pend:[66,81],pcie4_pend:[66,81],pcie5_pend:[66,81],pcie6_pend:[66,81],pcie7_pend:[66,81],pcie8_pend:[66,81],pcie9_pend:[66,81],pcie_cpts_comp:[50,66,81,97,111,126],pcie_cpts_genf0:[50,66,81,97,111,126],pcie_cpts_hw1_push:[50,66,81,97,111,126],pcie_cpts_hw2_push:[50,66,81,97,111,126],pcie_cpts_pend:[66,81,97,111,126],pcie_cpts_sync:[50,66,81,97,111,126],pcie_downstream_puls:[97,111,126],pcie_dpa_puls:[97,126],pcie_error_puls:[97,111,126],pcie_flr_puls:[97,111,126],pcie_hot_reset_puls:[97,111,126],pcie_legacy_puls:[97,111,126],pcie_link_state_puls:[97,111,126],pcie_local_level:[97,111,126],pcie_phy_level:[97,111,126],pcie_ptm_valid_puls:[50,97,111,126],pcie_pwr_state_puls:[97,111,126],pd_get:31,pd_init:31,pd_inv_dep_data:31,pd_put:31,pd_rstdne_timeout:31,pd_trans_timeout:31,pdk:18,pdma_cpsw0_rx:[70,85],pdma_cpsw0_tx:[70,85],pdma_debug_cc_rx:[70,85],pdma_debug_main_rx:[70,85],pdma_debug_mcu_rx:[70,85],pdma_main0_mcan0_rx:40,pdma_main0_mcan0_tx:40,pdma_main0_mcasp0_rx:[70,85],pdma_main0_mcasp0_tx:[70,85],pdma_main0_mcasp1_rx:[70,85],pdma_main0_mcasp1_tx:[70,85],pdma_main0_mcasp2_rx:[70,85],pdma_main0_mcasp2_tx:[70,85],pdma_main0_mcspi0_rx:[40,54],pdma_main0_mcspi0_tx:[40,54],pdma_main0_mcspi1_rx:[40,54],pdma_main0_mcspi1_tx:[40,54],pdma_main0_mcspi2_rx:[40,54],pdma_main0_mcspi2_tx:[40,54],pdma_main0_mcspi3_rx:54,pdma_main0_mcspi3_tx:54,pdma_main0_uart0_rx:54,pdma_main0_uart0_tx:54,pdma_main0_uart1_rx:54,pdma_main0_uart1_tx:54,pdma_main1_adc0_rx:54,pdma_main1_mcan0_rx:54,pdma_main1_mcan0_tx:54,pdma_main1_mcan1_rx:54,pdma_main1_mcan1_tx:54,pdma_main1_mcspi4_rx:54,pdma_main1_mcspi4_tx:54,pdma_main1_spi0_rx:[70,85],pdma_main1_spi0_tx:[70,85],pdma_main1_spi1_rx:[70,85],pdma_main1_spi1_tx:[70,85],pdma_main1_spi2_rx:[70,85],pdma_main1_spi2_tx:[70,85],pdma_main1_spi3_rx:[70,85],pdma_main1_spi3_tx:[70,85],pdma_main1_spi4_rx:[70,85],pdma_main1_spi4_tx:[70,85],pdma_main1_uart0_rx:40,pdma_main1_uart0_tx:40,pdma_main1_uart1_rx:40,pdma_main1_uart1_tx:40,pdma_main1_uart2_rx:[40,54],pdma_main1_uart2_tx:[40,54],pdma_main1_uart3_rx:[40,54],pdma_main1_uart3_tx:[40,54],pdma_main1_uart4_rx:[40,54],pdma_main1_uart4_tx:[40,54],pdma_main1_uart5_rx:[40,54],pdma_main1_uart5_tx:[40,54],pdma_main1_uart6_rx:[40,54],pdma_main1_uart6_tx:[40,54],pdma_main1_usart0_rx:[70,85],pdma_main1_usart0_tx:[70,85],pdma_main1_usart1_rx:[70,85],pdma_main1_usart1_tx:[70,85],pdma_main1_usart2_rx:[70,85],pdma_main1_usart2_tx:[70,85],pdma_mcasp_mcasp0_rx:40,pdma_mcasp_mcasp0_tx:40,pdma_mcasp_mcasp1_rx:40,pdma_mcasp_mcasp1_tx:40,pdma_mcasp_mcasp2_rx:40,pdma_mcasp_mcasp2_tx:40,pdma_mcu0_adc12_rx:[70,85],pdma_mcu0_adc12_tx:[70,85],pdma_mcu1_mcan0_rx:[70,85],pdma_mcu1_mcan0_tx:[70,85],pdma_mcu1_mcan1_rx:[70,85],pdma_mcu1_mcan1_tx:[70,85],pdma_mcu1_spi0_rx:[70,85],pdma_mcu1_spi0_tx:[70,85],pdma_mcu1_spi1_rx:[70,85],pdma_mcu1_spi1_tx:[70,85],pdma_mcu1_spi2_rx:[70,85],pdma_mcu1_spi2_tx:[70,85],pdma_mcu1_usart0_rx:[70,85],pdma_mcu1_usart0_tx:[70,85],peer:31,pem:146,pend:6,pend_intr:[66,81,97,111,126],per0:[37,51,67,82,98,112,127],per1:[37,51,67,82,112,127],per:[2,12,13,14,24,25,26,27,28,31,32,45,60,63,76,92,106,121,136,139,146],perf_ctrl:13,perf_ctrl_timeout_cnt:13,perform:[2,8,11,12,13,14,16,17,20,21,22,23,26,27,28,31,120,135,136,138,139,140,141,144,148],peripher:[0,9,26,27,44,59,75,90,105,119,134,135,137,142],perman:138,permiss:[12,17,28,48,64,79,95,109,124,138,144],permit:[14,24,33,35,38,42,43,44,46,49,52,56,58,59,61,65,68,72,74,75,77,80,83,87,89,90,93,96,99,103,104,105,107,110,113,117,118,119,120,122,125,128,132,133,134,135],perspect:[25,32,45,60,76,92,106,121,139],physic:[2,3,7,14,20,24,26,27,28,38,52,68,83,99,113,128,135,146],pick:22,piec:[3,138],pin:26,pinmux:26,pipelin:14,piyali:27,pka:[0,144],pkh:140,pktdma:[0,2,13],pktdma_cfg:40,pktdma_rx:[40,54,130],pktdma_rx_chan_error:[36,50,126],pktdma_rx_flow_complet:[36,50,126],pktdma_rx_flow_firewal:[36,50,126],pktdma_rx_flow_starv:[36,50,126],pktdma_tx:[40,54,130],pktdma_tx_chan_error:[36,50,126],pktdma_tx_flow_complet:[36,50,126],place:[2,5,7,11,14,22,24,25,27,28,140,142,146],placement:2,plain:[14,24,27,142],plain_key_cnt:142,plain_key_rev:142,plain_keywr_min_vers:142,plain_mek_opt:142,plain_mpk_opt:142,plain_msv:142,plain_swrev_sbl:142,plain_swrev_sec_brdcfg:142,plain_swrev_sysfw:142,plaintext:142,platform:[23,137],pleas:[6,14,21,22,24,26,27,28,135,137,138,139,142,144,145,146,147],pll:[26,91],pllfrac2_ssmod_16fft_main_0:112,pllfrac2_ssmod_16fft_main_13:112,pllfrac2_ssmod_16fft_main_14:112,pllfrac2_ssmod_16fft_main_15:112,pllfrac2_ssmod_16fft_main_16:112,pllfrac2_ssmod_16fft_main_17:112,pllfrac2_ssmod_16fft_main_18:112,pllfrac2_ssmod_16fft_main_19:112,pllfrac2_ssmod_16fft_main_1:112,pllfrac2_ssmod_16fft_main_23:112,pllfrac2_ssmod_16fft_main_25:112,pllfrac2_ssmod_16fft_main_2:112,pllfrac2_ssmod_16fft_main_3:112,pllfrac2_ssmod_16fft_main_4:112,pllfrac2_ssmod_16fft_main_5:112,pllfrac2_ssmod_16fft_main_6:112,pllfrac2_ssmod_16fft_main_7:112,pllfrac2_ssmod_16fft_main_8:112,pllfrac2_ssmod_16fft_mcu_0:112,pllfrac2_ssmod_16fft_mcu_1:112,pllfrac2_ssmod_16fft_mcu_2:112,pllfracf2_ssmod_16fft_main_0:127,pllfracf2_ssmod_16fft_main_12:127,pllfracf2_ssmod_16fft_main_14:127,pllfracf2_ssmod_16fft_main_16:127,pllfracf2_ssmod_16fft_main_17:127,pllfracf2_ssmod_16fft_main_19:127,pllfracf2_ssmod_16fft_main_1:127,pllfracf2_ssmod_16fft_main_25:127,pllfracf2_ssmod_16fft_main_26:127,pllfracf2_ssmod_16fft_main_2:127,pllfracf2_ssmod_16fft_main_3:127,pllfracf2_ssmod_16fft_main_4:127,pllfracf2_ssmod_16fft_main_5:127,pllfracf2_ssmod_16fft_main_6:127,pllfracf2_ssmod_16fft_main_7:127,pllfracf2_ssmod_16fft_main_8:127,pllfracf2_ssmod_16fft_mcu_0:127,pllfracf2_ssmod_16fft_mcu_1:127,pllfracf2_ssmod_16fft_mcu_2:127,pllfracf_ssmod_16fft_main_0:[37,51,98],pllfracf_ssmod_16fft_main_12:[37,51,98,112],pllfracf_ssmod_16fft_main_14:[51,98],pllfracf_ssmod_16fft_main_15:37,pllfracf_ssmod_16fft_main_16:37,pllfracf_ssmod_16fft_main_17:37,pllfracf_ssmod_16fft_main_1:[37,51,98],pllfracf_ssmod_16fft_main_2:[37,51],pllfracf_ssmod_16fft_main_3:98,pllfracf_ssmod_16fft_main_4:98,pllfracf_ssmod_16fft_main_8:[37,51,98],pllfracf_ssmod_16fft_mcu_0:[37,51,98],pllfracf_ssmod_16fft_mcu_1:98,pllfracf_ssmod_16fft_mcu_2:98,plu:13,pm_bcfg_hash:22,pm_dev_init:31,pm_init:31,pm_sys_reset:31,pmboardcfghash:[22,140],pme_gen_lvl:[66,81],pmmc:5,point:[3,14,18,21,25,26,27,31,135,146],pointer:[5,7,12,13,24,26,27,28,140],pointrpend:[66,81,97,111,126],polic:[2,14],polici:144,poll:[5,21],pool:14,popul:[2,20,25,26,27,28,136,140,142,143,145],por:138,port:[20,21,22,139,142,146],portion:[27,28,144,147],posit:[6,31,143],possess:136,possibl:[3,5,6,12,14,27,136],post:[27,31],potenti:31,power:[0,3,6,8,14,24,29,32,33,45,46,60,61,76,77,92,93,106,107,121,122,146,148],powerdomain:31,pppp:146,pr1_edc0_latch0_in:[36,50,66,81,111],pr1_edc0_latch1_in:[36,50,66,81,111],pr1_edc0_sync0_out:[36,50,66,81,111],pr1_edc0_sync1_out:[36,50,66,81,111],pr1_edc1_latch0_in:[50,66,81,111],pr1_edc1_latch1_in:[50,66,81,111],pr1_edc1_sync0_out:[50,66,81,111],pr1_edc1_sync1_out:[50,66,81,111],pr1_host_intr_pend:[66,81,111],pr1_host_intr_req:[36,50,66,81,111],pr1_iep0_cap_intr_req:[36,50,66,81,111],pr1_iep0_cmp_intr_req:[36,50,66,81,111],pr1_iep1_cap_intr_req:[50,66,81,111],pr1_iep1_cmp_intr_req:[50,66,81,111],pr1_rx_sof_intr_req:[66,81,111],pr1_slv_intr:[36,50,66,81,111],pr1_tx_sof_intr_req:[66,81,111],precaut:24,preclud:27,predefin:[135,137,138],prefix:2,prepar:[2,7,25],prepend:2,present:[2,3,5,13,21,25,28,31,136,146],preserv:22,presum:24,prevent:[6,14,16,26,27,135,138,139,144,146],previou:135,previous:14,prf:136,primari:[2,20,21,27,28,135,143,144],prime:25,primer:[141,148],print:[31,146],print_freq:5,printf:5,prior:[5,6,9,13,14,31],prioriti:[2,13,24,27,31],priv:[17,22,31],privat:[140,142,143,145],privid:136,priviledg:2,privileg:[2,22,48,64,79,95,109,124,139,146],privilig:136,probabl:14,proc_access_list:28,proc_access_mast:28,proc_access_secondari:28,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148],proc_id:[7,14],proce:146,procedur:[136,146],proceess:20,process:[0,2,3,5,6,8,9,10,12,13,14,17,20,21,22,24,25,28,35,42,43,49,56,58,65,72,74,80,87,89,96,103,104,110,117,118,125,132,133,137,138,142,145,146,147],processor:[0,2,4,7,9,22,24,27,35,43,49,58,65,74,80,89,91,96,104,110,118,125,133,146,147],processor_access_list:28,processor_acl_list:28,processor_id:[14,28],produc:136,product:[26,135,146],profil:24,program:[2,6,9,10,11,12,13,17,18,19,22,26,27,28,31,37,51,67,82,98,112,127,142,143,147],programm:[12,16,138],programmed_st:[5,6],progress:31,project:27,prompt:[22,142,143,146],proper:[2,26],properli:[26,31],protect:[0,18,22,26,28,135,136,138,139,140,142,145,147],protocol:[2,13,146],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,142,146],proxi:[0,2,4,5,9,11,13,17,24,28,31,91,139],proxy_cfg:[10,31],proxy_cfg_respons:10,proxy_init:31,proxy_oes_get:31,proxy_oes_set:31,psc:[6,14,26,31],psc_inv_data:31,pseudo:[5,136],pseudorandom:136,psi:[0,2,4,13,31,91],psil:[11,28,144],psil_dst_thread:31,psil_init:31,psil_pair:31,psil_read:31,psil_src_thread:31,psil_src_thread_p:31,psil_thread:31,psil_thread_cfg_reg_addr:31,psil_thread_cfg_reg_val_hi:31,psil_thread_cfg_reg_val_lo:31,psil_thread_dis:31,psil_thread_en:31,psil_to:13,psil_to_tout:13,psil_to_tout_cnt:13,psil_unpair:31,psil_writ:31,psinfo:31,psuedo:5,pub:22,pub_boardcfg_rm_tisci:27,pulsar_0:[64,79,95,109,124],pulsar_1:[64,79,95,109,124],purpos:[0,14,22,31,35,49,65,80,96,110,125,136,137,138,140,144,146],put:[31,142],put_actflag_aesenc_bmek:142,put_actflag_aesenc_bmpkh:142,put_actflag_aesenc_ext_otp:142,put_actflag_aesenc_smek:142,put_actflag_aesenc_smpkh:142,put_actflag_plain_key_cnt:142,put_actflag_plain_key_rev:142,put_actflag_plain_mek_opt:142,put_actflag_plain_mpk_opt:142,put_actflag_plain_msv:142,put_actflag_plain_swrev_sbl:142,put_actflag_plain_swrev_sec_brdcfg:142,put_actflag_plain_swrev_sysfw:142,put_aesenc_bmek:142,put_aesenc_bmpkh:142,put_aesenc_ext_otp:142,put_aesenc_smek:142,put_aesenc_smpkh:142,put_enc_aes_kei:142,put_enc_bmpk_signed_aes_kei:142,put_enc_smpk_signed_aes_kei:142,put_indx_aesenc_ext_otp:142,put_iv_aesenc_bmek:142,put_iv_aesenc_bmpkh:142,put_iv_aesenc_ext_otp:142,put_iv_aesenc_smek:142,put_iv_aesenc_smpkh:142,put_plain_key_cnt:142,put_plain_key_rev:142,put_plain_keywr_min_v:142,put_plain_mek_opt:142,put_plain_mpk_opt:142,put_plain_msv:142,put_plain_swrev_sbl:142,put_plain_swrev_sec_brdcfg:142,put_plain_swrev_sysfw:142,put_rs_aesenc_bmek:142,put_rs_aesenc_bmpkh:142,put_rs_aesenc_ext_otp:142,put_rs_aesenc_smek:142,put_rs_aesenc_smpkh:142,put_size_aesenc_bmek:142,put_size_aesenc_bmpkh:142,put_size_aesenc_ext_otp:142,put_size_aesenc_smek:142,put_size_aesenc_smpkh:142,put_size_enc_a:142,put_size_enc_bmpk_signed_a:142,put_size_enc_smpk_signed_a:142,put_wprp_aesenc_ext_otp:142,qmode:12,qos:13,qqqq:146,queri:[5,16,17,27,138],query_freq_resp:5,question:17,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,26,27,28,31],quick:[135,137],quietli:[12,13],quirk:0,r5_0:[35,49,65,74,80,89,96,110,125],r5_1:[49,65,74,80,89,110,125],r5_2:[65,74,80,89],r5_3:[65,74,80,89],r5_cl0_c0:[68,83,146],r5_cl0_c1:[68,83,146],r5_lpsc:14,r5_reset:14,r5f:[0,2,14,51,98,112,127],r5fss0_core0:[38,43,52,58,99,104,113,118,128,133],r5fss0_core1:[52,58,99,104,113,118,128,133],r5fss1_core0:[52,58,113,118,128,133],r5fss1_core1:[52,58,113,118,128,133],ra_init:31,ra_inst:27,ram:[3,10,14],random:[22,136,140,142,145,146],randomli:[18,136],randomstr:[22,140],rang:[3,5,10,12,13,21,24,31,34,36,40,41,42,47,50,54,55,56,62,65,66,69,70,71,72,78,80,81,84,85,86,87,94,97,100,101,102,103,108,111,114,115,116,117,123,126,129,130,131,132],range_num:27,range_num_sec:27,range_start:27,range_start_sec:27,rapidli:5,rare:5,rat:14,rat_exp_intr:111,rate:[5,14],rather:5,rational:14,raw:140,rchan_rcfg:13,rchan_rcq:13,rchan_rflow_rng:13,rchan_rpri_ctrl:13,rchan_rst_sch:13,rchan_thrd_id:11,read:[2,3,4,10,12,13,14,15,18,21,22,23,26,28,31,37,43,48,51,58,64,67,74,79,82,89,95,98,104,109,112,118,124,127,133,135,136,139,141,142,144,146,147,148],readabl:[3,31,32,45,60,76,92,106,121],readback:139,readi:[3,14,25],real:[5,9,11,12,13,27],realli:135,reamin:28,reason:[12,14,24,26,27,135,138],reboot:[31,136,138],rec_intr_pend:[66,81,97,111,126],receipt:[26,28],receiv:[2,3,5,11,14,24,28,31,34,47,62,66,78,81,94,97,108,111,123,126,136,147],recept:27,reciev:[0,25],recommend:[24,26,27,135,136],reconfigur:[8,24,26,147],record:12,recov:14,recoveri:[8,14,28],reduc:[27,28,140,142,143],redund:[142,143],ref:[9,11,12,13,27],refer:[0,2,5,6,14,18,24,25,26,27,28,37,48,51,64,67,79,82,95,98,109,112,124,127,135,137,138,139,142,143,144,145,146,147],reflect:[22,25,26,27,146],refresh:138,regard:[0,2,6,13],regardless:[5,6],region:[0,7,10,11,12,13,31,137,138,144,147],regist:[2,5,9,10,12,13,14,15,16,17,21,22,26,27,28,31,37,51,67,82,98,112,127,136,138,143],regular:[24,27],reject:[13,24,27,34,36,41,47,50,55,62,66,69,71,78,81,84,86,94,97,100,102,108,111,114,116,123,126,129,131],rel:5,relat:[13,136,144],relationship:3,releas:[0,2,6,27,28,136,144,147],release_processor:14,relev:[14,22,135],reli:140,relinquish:14,reloc:3,remain:[0,3,5,7,21,26,28,135,139,140,142,146],remot:11,remov:[24,147],reorder:146,repeat:[21,135],replac:[12,22,137,142,143],repons:0,report:[14,27,31,146],repres:[5,22,27,31,32,33,35,38,42,43,45,46,49,52,56,58,60,61,65,68,72,74,76,77,80,83,87,89,92,93,96,99,103,104,106,107,110,113,117,118,121,122,125,128,132,133,143],represent:[22,143],reprogram:139,req:[22,142,143,146],req_distinguished_nam:[22,142,143,146],request:[0,3,5,6,7,8,11,15,16,17,18,19,20,23,24,25,26,27,28,31,34,36,40,41,47,50,54,55,62,66,69,70,71,78,81,84,85,86,94,97,100,101,102,108,111,114,115,116,123,126,129,130,131,136,147],request_processor:14,requir:[0,2,5,6,9,12,14,17,20,21,22,24,26,27,28,31,34,36,40,41,47,50,54,55,62,66,69,70,71,78,81,84,85,86,94,97,100,101,102,108,111,114,115,116,123,126,129,130,131,135,136,137,139,140,142,143,144,145,146,147],requisit:5,resasg:27,resasg_entri:27,resasg_entries_s:27,resasg_firewall_cfg:31,resasg_fwl_ch:31,resasg_fwl_id:31,resasg_subtype_bcdma_block_copy_chan:[42,56],resasg_subtype_bcdma_ring_block_copy_chan:[42,56],resasg_subtype_bcdma_ring_split_tr_rx_chan:[42,56,132],resasg_subtype_bcdma_ring_split_tr_tx_chan:[42,56,132],resasg_subtype_bcdma_split_tr_rx_chan:[42,56,132],resasg_subtype_bcdma_split_tr_tx_chan:[42,56,132],resasg_subtype_global_event_sevt:[42,56,72,87,103,117,132],resasg_subtype_global_event_trigg:[42,56,72,87,103,117,132],resasg_subtype_ia_bcdma_chan_data_completion_o:[42,56],resasg_subtype_ia_bcdma_chan_error_o:[42,56],resasg_subtype_ia_bcdma_chan_ring_completion_o:[42,56],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[42,56,132],resasg_subtype_ia_bcdma_rx_chan_error_o:[42,56,132],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[42,56,132],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[42,56,132],resasg_subtype_ia_bcdma_tx_chan_error_o:[42,56,132],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[42,56,132],resasg_subtype_ia_pktdma_rx_chan_error_o:[42,56,132],resasg_subtype_ia_pktdma_rx_flow_completion_o:[42,56,132],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[42,56,132],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[42,56,132],resasg_subtype_ia_pktdma_tx_chan_error_o:[42,56,132],resasg_subtype_ia_pktdma_tx_flow_completion_o:[42,56,132],resasg_subtype_ia_timermgr_evt_o:[42,56,132],resasg_subtype_ia_vint:[42,56,72,87,103,117,132],resasg_subtype_ir_output:[42,56,72,87,103,117,132],resasg_subtype_pktdma_cpsw_rx_chan:[42,56],resasg_subtype_pktdma_cpsw_tx_chan:[42,56],resasg_subtype_pktdma_flow_cpsw_rx_chan:[42,56],resasg_subtype_pktdma_flow_icssg_0_rx_chan:56,resasg_subtype_pktdma_flow_icssg_1_rx_chan:56,resasg_subtype_pktdma_flow_saul_rx_0_chan:[42,56,132],resasg_subtype_pktdma_flow_saul_rx_1_chan:[42,56,132],resasg_subtype_pktdma_flow_saul_rx_2_chan:[42,56,132],resasg_subtype_pktdma_flow_saul_rx_3_chan:[42,56,132],resasg_subtype_pktdma_flow_unmapped_rx_chan:[42,56],resasg_subtype_pktdma_icssg_0_rx_chan:56,resasg_subtype_pktdma_icssg_0_tx_chan:56,resasg_subtype_pktdma_icssg_1_rx_chan:56,resasg_subtype_pktdma_icssg_1_tx_chan:56,resasg_subtype_pktdma_ring_cpsw_rx_chan:[42,56],resasg_subtype_pktdma_ring_cpsw_tx_chan:[42,56],resasg_subtype_pktdma_ring_icssg_0_rx_chan:56,resasg_subtype_pktdma_ring_icssg_0_tx_chan:56,resasg_subtype_pktdma_ring_icssg_1_rx_chan:56,resasg_subtype_pktdma_ring_icssg_1_tx_chan:56,resasg_subtype_pktdma_ring_saul_rx_0_chan:[42,56,132],resasg_subtype_pktdma_ring_saul_rx_1_chan:[42,56,132],resasg_subtype_pktdma_ring_saul_rx_2_chan:[42,56,132],resasg_subtype_pktdma_ring_saul_rx_3_chan:[42,56,132],resasg_subtype_pktdma_ring_saul_tx_0_chan:[42,56,132],resasg_subtype_pktdma_ring_saul_tx_1_chan:[42,56,132],resasg_subtype_pktdma_ring_unmapped_rx_chan:[42,56],resasg_subtype_pktdma_ring_unmapped_tx_chan:[42,56],resasg_subtype_pktdma_saul_rx_0_chan:[42,56,132],resasg_subtype_pktdma_saul_rx_1_chan:[42,56,132],resasg_subtype_pktdma_saul_rx_2_chan:[42,56,132],resasg_subtype_pktdma_saul_rx_3_chan:[42,56,132],resasg_subtype_pktdma_saul_tx_0_chan:[42,56,132],resasg_subtype_pktdma_saul_tx_1_chan:[42,56,132],resasg_subtype_pktdma_unmapped_rx_chan:[42,56],resasg_subtype_pktdma_unmapped_tx_chan:[42,56],resasg_subtype_proxy_proxi:[72,87,103,117,132],resasg_subtype_ra_error_o:[42,56,72,87,103,117,132],resasg_subtype_ra_generic_ipc:56,resasg_subtype_ra_gp:[72,87,103,117,132],resasg_subtype_ra_monitor:[27,72,87,103,117,132],resasg_subtype_ra_udmap_rx:[72,87,103,117,132],resasg_subtype_ra_udmap_rx_h:[72,87,103,117,132],resasg_subtype_ra_udmap_rx_uh:[103,117,132],resasg_subtype_ra_udmap_tx:[72,87,103,117,132],resasg_subtype_ra_udmap_tx_ext:[72,87,117,132],resasg_subtype_ra_udmap_tx_h:[72,87,103,117,132],resasg_subtype_ra_udmap_tx_uh:[103,117,132],resasg_subtype_ra_virtid:[42,56,72,87,103,117,132],resasg_subtype_udmap_global_config:[42,56,72,87,103,117,132],resasg_subtype_udmap_invalid_flow_o:[72,87,103,117,132],resasg_subtype_udmap_rx_chan:[72,87,103,117,132],resasg_subtype_udmap_rx_flow_common:[72,87,103,117,132],resasg_subtype_udmap_rx_hchan:[72,87,103,117,132],resasg_subtype_udmap_rx_uhchan:[103,117,132],resasg_subtype_udmap_tx_chan:[72,87,103,117,132],resasg_subtype_udmap_tx_echan:[72,87,117,132],resasg_subtype_udmap_tx_hchan:[72,87,103,117,132],resasg_subtype_udmap_tx_uhchan:[103,117,132],resasg_utyp:31,resasg_validate_host:31,resasg_validate_resourc:31,resend:[8,21],resent:21,reserv:[2,3,5,6,7,12,13,14,18,22,25,26,27,28,31,34,36,40,41,47,50,54,55,62,66,69,70,71,78,81,84,85,86,94,97,100,101,102,108,111,114,115,116,123,126,129,130,131,142,144,146,147],reset:[2,4,5,6,14,21,22,31,120,137,138,145,146],resetdon:31,resetvec:22,resid:9,resourc:[0,3,6,8,14,17,24,28,29,33,34,36,41,44,46,47,48,50,55,59,61,62,64,65,66,69,71,75,77,78,79,80,81,84,86,90,91,93,94,95,97,100,102,105,107,108,109,111,114,116,119,122,123,124,126,129,131,134,135,148],resource_get:31,resource_get_range_num:31,resource_get_range_start:31,resource_get_secondary_host:31,resource_get_subtyp:31,resource_get_typ:31,respect:[140,142],respfreq_hz:5,respon:16,respond:[3,5],respons:[0,3,5,6,7,8,11,14,15,17,18,19,20,21,23,24,25,26,27,28,31,43,58,74,89,104,118,133,135,136,137,138,143,146,147],rest:[0,2,14,139,140,146,147],restor:[5,7,14],restrict:[13,31,139,144],result:[2,5,9,10,12,13,27,31,42,56,72,87,103,117,132,136,139,143],resum:7,ret:5,retain:[136,147],retent:[5,6,31],retention_get:31,retention_put:31,retriev:[3,6,12,17,27,31],reus:22,rev:[18,27,142],revers:5,review:21,revis:[4,18,25,27,28,31,138,140,142,145],rflow_rf:13,rflow_rfa:13,rflow_rfb:13,rflow_rfc:13,rflow_rfd:13,rflow_rff:13,rflow_rfg:13,rflow_rfh:13,rflowfwstat:13,rflowfwstat_pend:13,rgx:110,right:[5,27],ring:[0,2,4,9,13,24,31,36,50,66,81,91,97,111,126,139,147],ring_ba_hi:12,ring_ba_lo:12,ring_ba_lo_hi:31,ring_ba_lo_lo:31,ring_configur:31,ring_control2:12,ring_count_hi:31,ring_count_lo:31,ring_get_cfg:31,ring_mod:31,ring_mon_cfg:[12,31],ring_mon_cfg_respons:12,ring_monitor_mod:31,ring_monitor_queu:31,ring_monitor_sourc:31,ring_oes_get:31,ring_oes_set:31,ring_orderid:[12,31],ring_siz:[12,31],ring_validate_index:31,ring_virtid:31,ringacc:12,ringacc_control:12,ringacc_data0:12,ringacc_data1:12,ringacc_occ_j:12,ringacc_queu:12,risk:7,rm_bcfg_hash:22,rm_boardcfg:27,rm_core_init:31,rm_init:31,rma:142,rmboardcfghash:[22,140],role:24,rollback:[0,22,28,140,145],rom:[20,22,26,29,37,51,67,82,98,112,127,140,142,146,148],rom_msg_cert_auth_fail:25,rom_msg_cert_auth_pass:25,rom_msg_m3_to_r5_m3fw_result:25,rom_msg_r5_to_m3_m3fw:25,root:[0,2,19,20,24,27,138,139,140,142,146],round:24,rout:[13,27,31],router:[0,2,9,27],routin:136,row:[18,22,63,138,142,143],row_idx:16,row_mask:16,row_soft_lock:16,row_val:16,rsa:[0,142],rsdv2:22,rsdv3:22,rsvd1:22,rsvd2:22,rsvd3:22,rsvd:[2,28],rto:[0,2],rule:[22,27,139],rules_fil:27,run:[0,2,3,5,14,21,25,27,31,135,136,138,139,141,146,147,148],runtim:[4,21,27,28,31,44,59,75,90,91,105,119,134,145,146],rwcd:[48,64,79,95,109,124],rwd:[48,64,79,95,109,124],rx_atyp:13,rx_burst_siz:13,rx_chan:[62,78,94,108,123],rx_chan_typ:13,rx_desc_typ:13,rx_dest_qnum:13,rx_dest_tag_hi:13,rx_dest_tag_hi_sel:13,rx_dest_tag_lo:13,rx_dest_tag_lo_sel:13,rx_einfo_pres:13,rx_error_handl:13,rx_fdq0_sz0_qnum:13,rx_fdq0_sz1_qnum:13,rx_fdq0_sz2_qnum:13,rx_fdq0_sz3_qnum:13,rx_fdq1_qnum:13,rx_fdq1_sz0_qnum:13,rx_fdq2_qnum:13,rx_fdq2_sz0_qnum:13,rx_fdq3_qnum:13,rx_fdq3_sz0_qnum:13,rx_fetch_siz:13,rx_hchan:[62,78,94,108,123],rx_ignore_long:13,rx_ignore_short:13,rx_orderid:13,rx_pause_on_err:13,rx_prioriti:13,rx_ps_locat:13,rx_psinfo_pres:13,rx_qo:13,rx_sched_prior:13,rx_size_thresh0:13,rx_size_thresh1:13,rx_size_thresh2:13,rx_size_thresh_en:13,rx_sop_offset:13,rx_src_tag_hi:13,rx_src_tag_hi_sel:13,rx_src_tag_lo:13,rx_src_tag_lo_sel:13,rx_uhchan:[94,108,123],rxcq_qnum:13,sa2:2,sa2ul:[15,141,147,148],sa2ul_config:28,sa2ul_dkek_key_len:15,sa2ul_inst:15,sa3_ss0_pktdma_0:[34,41],sa3_ss0_ringacc_0:41,sa_ul_pka:[66,81,111,126],sa_ul_trng:[66,81,111,126],safeti:[0,137],salt:[22,140],same:[0,2,5,6,12,21,22,27,28,31,35,49,65,80,96,110,120,125,136,138,140,143,146],sane:14,satisfi:5,saul0_rx:[40,54,70,85,130],saul0_tx:[40,54,70,85,130],saul:28,saul_rx_0_chan:[34,41,47,55,123,131],saul_rx_1_chan:[34,41,47,55,123,131],saul_rx_2_chan:[34,41,47,55,123,131],saul_rx_3_chan:[34,41,47,55,123,131],saul_tx_0_chan:[34,41,47,55,123,131],saul_tx_1_chan:[34,41,47,55,123,131],save:[7,12],sbl:[19,25,142],sbl_data:25,scalabl:27,scale:24,scaling_factor:24,scaling_profil:24,scan:14,scenario:[0,14],schedul:[13,27,31],scheme:135,sci:[2,16,17,20,24,25,26,28,31],sciserv:0,script:27,sdbg_debug_ctrl:22,sdk:2,search:5,sec:[21,142,146],sec_bcfg_enc_iv:22,sec_bcfg_enc_r:22,sec_bcfg_hash:22,sec_bcfg_key_derive_index:22,sec_bcfg_key_derive_salt:22,sec_bcfg_ver:22,sec_boot_ctrl:22,sec_dbg_config:28,sec_debug_core_sel:22,sec_proxi:131,secboardcfghash:[22,140],secboardcfgv:[22,140],secmgr_swrv_status_reg_i:143,second:[14,27],secondari:[9,27,31,142,143],secondary_host:[9,27],secondarybootload:25,secproxi:24,secreci:136,secret:[26,28,147],section:[2,12,13,14,22,25,27,28,32,34,36,40,41,45,47,48,50,54,55,60,62,64,66,69,70,71,76,78,79,81,84,85,86,92,94,95,97,100,101,102,106,108,109,111,114,115,116,121,123,124,126,129,130,131,135,136,139,144,145,146],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,24,25,26,27,29,30,32,33,34,35,36,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,75,76,77,78,79,80,81,82,83,84,85,86,87,88,90,91,92,93,94,95,96,97,98,99,100,101,102,103,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,132,134,135,136,137,138,139,141,143,144,148],see:[3,5,6,13,14,15,20,21,22,27,28,31,43,58,74,89,104,118,133,136,138,139,140,142,146],seen:31,select:[5,12,24,31,146],selector:[13,31],self:14,send:[2,3,5,12,24,25,26,27,28,31,42,56,72,87,103,117,132,139],send_receive_with_timeout:5,sender:[2,147],sensit:[135,144],sent:[2,3,5,7,19,23,24,25,26,27,28,31,37,51,67,82,98,112,127,139,140,147],separ:[0,2,12,14,24,27,28,136,140],seq:2,sequenc:[2,3,5,7,22,25,26,27,44,59,75,90,105,119,134,135,140,142,143,146,147],serv:[24,27],server:25,servic:[0,2,25,27,28,135,144],set:[0,2,3,5,6,7,10,11,12,13,16,19,21,22,24,26,27,28,31,37,44,51,59,67,75,82,90,98,105,112,119,127,134,135,136,138,139,140,142,143,144,146,147],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:31,set_module_reset:31,set_processor_config:[14,22],set_processor_control:14,set_processor_suspend_readi:14,sete:19,setup:[5,10,14,138],sever:3,sevt:[36,50,66,81,97,111,126],sfals:9,sgx544:[65,80],sha2:[0,22,140,145],sha512:[143,146],sha:[22,142],shall:[14,135],share:[3,6,7,27,62,78,94,108,123,136,146],shatyp:[22,143],shavalu:[22,143],she:0,shift:[13,143],should:[2,5,7,14,18,20,21,22,25,27,31,38,52,68,83,99,113,128,135,142,146],show:[22,27,31,140,146,147],shown:[2,22,27,139,140,145,146],shutdown:14,side:[15,23,135,136,138,142,147],sigend:142,sign:[18,19,20,21,24,26,27,28,31,141,142,146,148],signatur:[21,146],signific:143,significand:31,signing_config:146,silicon:[14,26],similar:[2,14,135,139,146],similarli:5,simpl:17,simplest:135,simplifi:5,simutan:24,sinc:[0,2,6,14,22,24,25,26,135],singl:[14,25,27,31,136,138,140,146],single_cor:14,singlecore_onli:14,situat:[25,136],size:[3,12,14,15,21,22,24,25,26,27,28,31,136,142,143],size_byt:12,sizeof:[5,24,143],skip:[22,146],slave:[2,139],sleep:7,slight:0,slightli:6,slot:[48,64,79,95,109,124],small:5,smaller:138,smek:[18,142],smpk:[18,142,143,146],smpkh:[18,142],snapshot:5,snippet:[5,143],snoop:14,soc:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,21,22,24,25,26,27,28,31,33,34,35,36,37,38,40,41,42,43,44,46,47,49,50,51,52,54,55,56,57,58,59,61,62,63,65,66,67,68,69,70,71,72,73,74,75,77,78,80,81,82,83,84,85,86,87,88,89,90,93,94,96,97,98,99,100,101,102,103,104,105,107,108,110,111,112,113,114,115,116,117,118,119,120,122,123,125,126,127,128,129,130,131,132,133,134,135,137,138,139,142,144,147,148],soc_doc_am6_public_host_desc_host_list:24,soc_events_in:[111,126],soc_events_in_64:[118,133],soc_events_in_65:[118,133],soc_events_in_66:[118,133],soc_events_in_67:[118,133],soc_events_in_68:[118,133],soc_events_in_69:[118,133],soc_events_in_70:[118,133],soc_events_in_71:[118,133],soc_events_in_728:133,soc_events_in_729:133,soc_events_in_72:[118,133],soc_events_in_730:133,soc_events_in_731:133,soc_events_in_732:[118,133],soc_events_in_733:[118,133],soc_events_in_734:[118,133],soc_events_in_735:[118,133],soc_events_in_73:[118,133],soc_events_out_level:111,soc_phys_addr_t:17,soc_uid:[20,146],soft:138,softwar:[2,3,7,8,21,24,25,26,27,135,136,138,139,140,142,143,144,145,146],sofwar:19,some:[5,6,9,10,12,13,14,24,33,34,35,36,40,41,46,47,49,50,54,55,61,62,65,66,69,70,71,77,78,80,81,84,85,86,93,94,96,97,100,101,102,107,108,110,111,114,115,116,122,123,125,126,129,130,131,139,145,147],soon:136,sop:31,sort:27,sound:135,sourc:[5,6,9,11,12,13,31,32,45,60,76,92,106,121,140],space:5,span:[135,139],special:[6,14,22,32,45,60,76,92,106,121,146],specif:[0,2,3,5,6,13,15,16,20,22,23,24,25,26,27,31,34,36,40,41,44,47,50,54,55,59,62,66,69,70,71,75,78,81,84,85,86,90,94,97,100,101,102,105,108,111,114,115,116,119,120,123,126,129,130,131,134,135,136,137,138,139,142,146,147,148],specifi:[7,9,11,12,13,14,16,17,20,21,22,23,24,25,26,27,28,31,32,33,35,45,46,49,60,61,65,76,77,80,92,93,96,106,107,110,121,122,125,138,140,142,146,147],spectrum:5,speed:135,spi:[36,50,66,81,97,111,126],spi_64:[43,58,104,118,133],spi_65:[43,58,104,118,133],spi_66:[43,58,104,118,133],spi_67:[43,58,104,118,133],spi_68:[104,118,133],spi_69:[104,118,133],spi_70:[104,118,133],spi_71:[104,118,133],spi_728:133,spi_729:133,spi_72:[104,118,133],spi_730:133,spi_731:133,spi_732:[118,133],spi_733:[118,133],spi_734:[118,133],spi_735:[118,133],spi_73:[104,118,133],spl:25,split:[0,13,14,142],split_tr_rx_chan:[34,41,47,55,123,131],split_tr_tx_chan:[34,41,47,55,123,131],spmkh:142,spread:5,sproxi:[43,58,74,89,104,118,133],sproxy_priv:[48,64,79,95,109,124],sr1:[139,148],sr2:148,sram:[3,14,24,25,27,28],src_id:9,src_index:9,src_thread:11,ss_device_id:31,ssc:5,ssclk_mode_div_clk_mode_valu:14,stabil:0,stabl:14,stack:0,stage:[14,44,59,75,90,105,119,134,135],stai:6,standalon:[28,138],standard:[0,2,6,9,10,11,12,13,14,18,19,26,27,28,31,139],standbywfil2:14,start:[3,6,11,13,14,16,17,22,26,27,31,42,48,56,64,72,79,87,95,103,109,117,124,132,135,142,143,146,147],start_address:17,start_resourc:27,startup:[3,14,17,135],stat_pend:[97,111,126],state:[0,3,5,6,7,8,12,14,26,27,31,135,138,142,147],state_on:6,state_retent:6,statu:[3,5,7,9,10,12,13,25,31,35,49,65,80,96,110,125,138,144,146],status_flags_1:14,status_flags_1_clr_all_wait:14,status_flags_1_clr_any_wait:14,status_flags_1_set_all_wait:14,status_flags_1_set_any_wait:14,steadi:147,steer:[9,27],step:[7,12,14,21,25,26,27,135,140,142,145,146,147],still:[2,5,25,26,27,146],stop:14,storag:27,store:[2,5,13,15,26,28,136,138,143],str:3,stream:0,stricter:144,string:[3,22,31,136,140,145,146],strongli:[26,135],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28],structur:[14,22,25,140,146],structutr:25,strucutr:25,strue:9,studio:146,sub:3,sub_vers:3,subhdr:[24,27,28],subject:9,subordin:[12,13],subpath:146,subsect:[2,25,139],subsequ:[21,27,28,142],subset:[13,23,135],substructur:[26,27],subsystem:[0,2,9,10,11,12,13,31,32,33,45,46,60,61,76,77,92,93,106,107,121,122,144],subtyp:[27,31,42,56,72,87,103,117,132],subvers:31,succe:[5,22,24],succeed:2,succes:17,success:[2,5,6,11,14,18,21,22,23,140,145],successfulli:[17,146],suffic:[5,146],summari:0,superset:140,superstructur:24,supervisor:[11,12,13,24,28],supervisor_host_id:28,supervisori:28,suppli:[13,32,45,60,76,92,106,121,139,140,146],support:[0,2,5,12,13,14,15,19,20,21,22,24,25,26,27,28,31,42,56,72,87,103,117,132,138,140,143,144,145,146,147],suppress:[13,31],sure:[9,13,14,26,27,135],suspend:[7,14],sw_main_warmrst:120,sw_mcu_warmrst:120,sw_rev:25,swrev:[18,19,22,25,28,31,141,148],swrev_sbl:143,swrev_sysfw:143,swrstdisabl:6,swrv:[22,146],symmetr:[0,136],synchron:12,syncreset:6,syntax:22,sysfw:[0,14,19,25,27,135,137,140,141,142,148],sysfw_boardcfg_rul:27,sysfw_boardcfg_valid:27,sysfw_boot_seq:22,sysfw_data:25,sysfw_hs_boardcfg:22,sysfw_image_integr:22,sysfw_image_load:22,sysfw_vers:31,sysreset:137,system:[0,1,3,4,5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,23,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,141,142,143,144,145,147,148],system_intr_level:126,systemresetwhileconnect:146,sz0:31,sz1:31,sz2:31,sz3:31,tabl:[0,2,6,9,12,13,14,22,24,25,26,31,32,37,45,48,51,60,64,67,76,79,82,92,95,98,106,109,112,121,124,127,140,144,146,147],taddr:11,tag:[13,31],take:[0,11,12,24,25,27,28,31,34,36,40,41,47,48,50,54,55,62,64,66,69,70,71,78,79,81,84,85,86,94,95,97,100,101,102,108,109,111,114,115,116,123,124,126,129,130,131,135,138,139,146,147],taken:[2,26],tamper:7,target:[0,5,10,20,21,22,31,140,142,145,146,147],target_err:[66,81],target_freq_hz:5,task:[12,24],tchan_tcfg:13,tchan_tcq:13,tchan_tcredit:13,tchan_tfifo_depth:13,tchan_thrd_id:11,tchan_tpri_ctrl:13,tchan_tst_sch:13,tcm:14,tcm_rstbase:14,tcu_cmd_sync_ns_intr:111,tcu_cmd_sync_s_intr:111,tcu_event_q_ns_intr:111,tcu_event_q_s_intr:111,tcu_global_ns_intr:111,tcu_global_s_intr:111,tcu_ras_intr:111,tda4vlx:0,tda4vm:0,tda4x:0,tdtype:13,te_init:14,teardown:[13,31],technic:[6,14,139],technolog:22,templat:143,term:[0,135],termin:[5,27],test_image_enc_iv:22,test_image_enc_r:22,test_image_key_derive_index:22,test_image_key_derive_salt:22,test_image_length:22,test_image_s:143,test_image_sha512:[22,143],tester:136,texa:[0,4,143,146,148],text:[24,27,146],than:[5,11,12,13,27,42,56,72,87,103,117,132,135,146,147],thei:[2,5,12,13,27,31,138,139,140,142,146,147],them:[25,31,32,45,60,62,76,78,92,94,106,108,121,123,146],themselv:14,theorit:21,therefor:[7,11,12,24,27,138],therm_lvl_gt_th1_intr:111,therm_lvl_gt_th2_intr:111,therm_lvl_lt_th0_intr:111,thi:[0,2,3,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,142,143,144,145,146,147],thing:[35,49,65,80,96,110,125],those:3,though:[28,35,49,65,80,96,110,125,135,146],thrd_id:11,thread:[2,27,28,31,144],three:17,threshold:[12,31,43,58,74,89,104,118,133],through:[2,9,11,12,13,19,20,21,26,27,28,136,138,139,144,146],throughout:31,throughput:136,thu:[9,24,25,27,142],thumb:14,ti_bcfg_info:22,ti_enc_info:22,ti_load_info:22,tied:[19,20,138],tif:[0,2,14,18,22,25,31,34,35,36,40,41,123,124,125,126,129,130,131],tifek:22,tifs2dm:[35,43,125,133],till:26,time:[6,9,11,12,13,14,16,21,25,26,27,28,31,48,64,79,95,109,124,135,136,138,141,142,148],timedout:14,timeout:[13,14,31],timer_pwm:[36,50,97,111,126],timermgr_evt:[36,50,126],timpk:142,tisci:[0,21,22,25,31,32,33,34,36,40,41,45,46,47,48,50,54,55,60,61,62,64,66,69,70,71,76,77,78,79,81,84,85,86,92,93,94,95,97,100,101,102,106,107,108,109,111,114,115,116,121,122,123,124,126,129,130,131,138,139,142,145,147],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28],tisci_msg_:2,tisci_msg_board_config:[24,25,27,31,135],tisci_msg_board_config_pm:[24,25,26,135],tisci_msg_board_config_pm_handl:26,tisci_msg_board_config_pm_req:26,tisci_msg_board_config_pm_resp:26,tisci_msg_board_config_req:24,tisci_msg_board_config_resp:24,tisci_msg_board_config_rm:[25,27,135],tisci_msg_board_config_rm_handl:27,tisci_msg_board_config_rm_req:27,tisci_msg_board_config_rm_resp:27,tisci_msg_board_config_secur:[25,28,135,140],tisci_msg_board_config_security_req:28,tisci_msg_board_config_security_resp:28,tisci_msg_boot_notif:25,tisci_msg_boot_notification_req:[3,25],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[139,144],tisci_msg_data:5,tisci_msg_enter_sleep_req:7,tisci_msg_enter_sleep_resp:7,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:17,tisci_msg_fwl_change_owner_info_resp:17,tisci_msg_fwl_get_firewall_region_req:17,tisci_msg_fwl_get_firewall_region_resp:17,tisci_msg_fwl_set_firewall_region_req:17,tisci_msg_fwl_set_firewall_region_resp:17,tisci_msg_get_clock:26,tisci_msg_get_clock_par:26,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[14,26],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:26,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:139,tisci_msg_get_keycnt_keyrev_req:19,tisci_msg_get_keycnt_keyrev_resp:19,tisci_msg_get_num_clock_par:26,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:138,tisci_msg_get_otp_row_lock_status_req:16,tisci_msg_get_otp_row_lock_status_resp:16,tisci_msg_get_soc_uid:146,tisci_msg_get_soc_uid_req:20,tisci_msg_get_soc_uid_resp:20,tisci_msg_get_swrev_req:19,tisci_msg_get_swrev_resp:19,tisci_msg_keywriter_req:18,tisci_msg_keywriter_resp:18,tisci_msg_lock_otp_row:138,tisci_msg_lock_otp_row_req:16,tisci_msg_lock_otp_row_resp:16,tisci_msg_open_debug_fwl:146,tisci_msg_open_debug_fwls_req:20,tisci_msg_open_debug_fwls_resp:20,tisci_msg_pm_board_config_pm:26,tisci_msg_prepare_sleep_req:7,tisci_msg_prepare_sleep_resp:7,tisci_msg_proc_auth_boot:[31,145,147],tisci_msg_proc_auth_boot_req:14,tisci_msg_proc_auth_boot_resp:14,tisci_msg_proc_get_statu:147,tisci_msg_proc_get_status_req:14,tisci_msg_proc_get_status_resp:14,tisci_msg_proc_handov:147,tisci_msg_proc_handover_req:14,tisci_msg_proc_handover_resp:14,tisci_msg_proc_releas:147,tisci_msg_proc_release_req:14,tisci_msg_proc_release_resp:14,tisci_msg_proc_request:147,tisci_msg_proc_request_req:14,tisci_msg_proc_request_resp:14,tisci_msg_proc_set_config:147,tisci_msg_proc_set_config_req:14,tisci_msg_proc_set_config_resp:14,tisci_msg_proc_set_control:147,tisci_msg_proc_set_control_req:14,tisci_msg_proc_set_control_resp:14,tisci_msg_proc_status_wait_req:14,tisci_msg_proc_status_wait_resp:14,tisci_msg_proc_wait_statu:147,tisci_msg_query_freq:[26,37,51,67,82,98,112,127],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:143,tisci_msg_read_otp_mmr:138,tisci_msg_read_otp_mmr_req:16,tisci_msg_read_otp_mmr_resp:16,tisci_msg_read_swrev:143,tisci_msg_receiv:31,tisci_msg_rm_board_config_rm:27,tisci_msg_rm_get_resource_rang:27,tisci_msg_rm_get_resource_range_req:27,tisci_msg_rm_get_resource_range_resp:27,tisci_msg_rm_irq_releas:27,tisci_msg_rm_irq_release_req:9,tisci_msg_rm_irq_release_resp:9,tisci_msg_rm_irq_set:27,tisci_msg_rm_irq_set_req:9,tisci_msg_rm_irq_set_resp:9,tisci_msg_rm_proxy_cfg:27,tisci_msg_rm_proxy_cfg_req:10,tisci_msg_rm_proxy_cfg_resp:10,tisci_msg_rm_psil_pair:[27,144],tisci_msg_rm_psil_pair_req:11,tisci_msg_rm_psil_pair_resp:11,tisci_msg_rm_psil_read:27,tisci_msg_rm_psil_read_req:11,tisci_msg_rm_psil_read_resp:11,tisci_msg_rm_psil_unpair:27,tisci_msg_rm_psil_unpair_req:11,tisci_msg_rm_psil_unpair_resp:11,tisci_msg_rm_psil_writ:[27,144],tisci_msg_rm_psil_write_req:11,tisci_msg_rm_psil_write_resp:11,tisci_msg_rm_ring_cfg:27,tisci_msg_rm_ring_cfg_req:12,tisci_msg_rm_ring_cfg_resp:12,tisci_msg_rm_ring_mon_cfg:27,tisci_msg_rm_ring_mon_cfg_req:12,tisci_msg_rm_ring_mon_cfg_resp:12,tisci_msg_rm_udmap_flow_cfg:27,tisci_msg_rm_udmap_flow_cfg_req:13,tisci_msg_rm_udmap_flow_cfg_resp:13,tisci_msg_rm_udmap_flow_deleg:[62,78,94,108,123],tisci_msg_rm_udmap_flow_delegate_req:13,tisci_msg_rm_udmap_flow_delegate_resp:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:27,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:13,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:13,tisci_msg_rm_udmap_gcfg_cfg:27,tisci_msg_rm_udmap_gcfg_cfg_req:13,tisci_msg_rm_udmap_gcfg_cfg_resp:13,tisci_msg_rm_udmap_rx_ch_cfg:27,tisci_msg_rm_udmap_rx_ch_cfg_req:13,tisci_msg_rm_udmap_rx_ch_cfg_resp:13,tisci_msg_rm_udmap_tx_ch_cfg:27,tisci_msg_rm_udmap_tx_ch_cfg_req:13,tisci_msg_rm_udmap_tx_ch_cfg_resp:13,tisci_msg_sa2ul_get_dkek:136,tisci_msg_sa2ul_get_dkek_req:15,tisci_msg_sa2ul_get_dkek_resp:15,tisci_msg_sa2ul_release_dkek:136,tisci_msg_sa2ul_release_dkek_req:15,tisci_msg_sa2ul_release_dkek_resp:15,tisci_msg_sa2ul_set_dkek:136,tisci_msg_sa2ul_set_dkek_req:15,tisci_msg_sa2ul_set_dkek_resp:15,tisci_msg_sec_handov:147,tisci_msg_security_handover_req:23,tisci_msg_security_handover_resp:23,tisci_msg_sender_host_id:31,tisci_msg_set_clock:26,tisci_msg_set_clock_par:26,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:26,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:26,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[26,37,51,67,82,98,112,127],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[139,144],tisci_msg_set_keyrev_req:[19,143],tisci_msg_set_keyrev_resp:19,tisci_msg_set_swrev_req:19,tisci_msg_set_swrev_resp:19,tisci_msg_soft_lock_otp_write_glob:138,tisci_msg_soft_lock_otp_write_global_req:16,tisci_msg_soft_lock_otp_write_global_resp:16,tisci_msg_sys_reset:[26,137],tisci_msg_sys_reset_req:8,tisci_msg_sys_reset_resp:8,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:9,tisci_msg_value_rm_dst_id_valid:9,tisci_msg_value_rm_global_event_valid:9,tisci_msg_value_rm_ia_id_valid:9,tisci_msg_value_rm_mon_data0_val_valid:12,tisci_msg_value_rm_mon_data1_val_valid:12,tisci_msg_value_rm_mon_mode_dis:12,tisci_msg_value_rm_mon_mode_push_pop:12,tisci_msg_value_rm_mon_mode_starv:12,tisci_msg_value_rm_mon_mode_threshold:12,tisci_msg_value_rm_mon_mode_valid:12,tisci_msg_value_rm_mon_mode_watermark:12,tisci_msg_value_rm_mon_queue_valid:12,tisci_msg_value_rm_mon_source_valid:12,tisci_msg_value_rm_mon_src_accum_q_s:12,tisci_msg_value_rm_mon_src_elem_cnt:12,tisci_msg_value_rm_mon_src_head_pkt_s:12,tisci_msg_value_rm_ring_addr_hi_valid:12,tisci_msg_value_rm_ring_addr_lo_valid:12,tisci_msg_value_rm_ring_asel_valid:12,tisci_msg_value_rm_ring_count_valid:12,tisci_msg_value_rm_ring_mode_credenti:12,tisci_msg_value_rm_ring_mode_messag:12,tisci_msg_value_rm_ring_mode_qm:12,tisci_msg_value_rm_ring_mode_r:12,tisci_msg_value_rm_ring_mode_valid:12,tisci_msg_value_rm_ring_order_id_valid:12,tisci_msg_value_rm_ring_size_128b:12,tisci_msg_value_rm_ring_size_16b:12,tisci_msg_value_rm_ring_size_256b:12,tisci_msg_value_rm_ring_size_32b:12,tisci_msg_value_rm_ring_size_4b:12,tisci_msg_value_rm_ring_size_64b:12,tisci_msg_value_rm_ring_size_8b:12,tisci_msg_value_rm_ring_size_valid:12,tisci_msg_value_rm_ring_virtid_valid:12,tisci_msg_value_rm_udmap_ch_atype_intermedi:13,tisci_msg_value_rm_udmap_ch_atype_non_coher:13,tisci_msg_value_rm_udmap_ch_atype_phi:13,tisci_msg_value_rm_udmap_ch_atype_valid:13,tisci_msg_value_rm_udmap_ch_atype_virtu:13,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_valid:13,tisci_msg_value_rm_udmap_ch_chan_type_valid:13,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:13,tisci_msg_value_rm_udmap_ch_fetch_size_max:13,tisci_msg_value_rm_udmap_ch_fetch_size_valid:13,tisci_msg_value_rm_udmap_ch_order_id_max:13,tisci_msg_value_rm_udmap_ch_order_id_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:13,tisci_msg_value_rm_udmap_ch_pause_on_error_en:13,tisci_msg_value_rm_udmap_ch_priority_max:13,tisci_msg_value_rm_udmap_ch_priority_valid:13,tisci_msg_value_rm_udmap_ch_qos_max:13,tisci_msg_value_rm_udmap_ch_qos_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:13,tisci_msg_value_rm_udmap_ch_sched_prior_high:13,tisci_msg_value_rm_udmap_ch_sched_prior_low:13,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:13,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:13,tisci_msg_value_rm_udmap_ch_sched_priority_valid:13,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:13,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:13,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:13,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:13,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_block_v:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:13,tisci_msg_value_rm_udmap_ch_type_packet:13,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:13,tisci_msg_value_rm_udmap_flow_delegate_clear:13,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:13,tisci_msg_value_rm_udmap_flow_delegate_host_valid:13,tisci_msg_value_rm_udmap_flow_desc_type_valid:13,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:13,tisci_msg_value_rm_udmap_flow_einfo_present_valid:13,tisci_msg_value_rm_udmap_flow_error_handling_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_ps_location_valid:13,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:13,tisci_msg_value_rm_udmap_flow_sop_offset_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:13,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:13,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:13,tisci_msg_value_rm_udmap_rx_ch_packet_except:13,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:13,tisci_msg_value_rm_udmap_rx_flow_desc_host:13,tisci_msg_value_rm_udmap_rx_flow_desc_mono:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:13,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_err_drop:13,tisci_msg_value_rm_udmap_rx_flow_err_retri:13,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:13,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:13,tisci_msg_value_rm_udmap_rx_flow_sop_max:13,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_src_select_non:13,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:13,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:13,tisci_msg_value_rm_unused_secondary_host:27,tisci_msg_value_rm_vint_status_bit_index_valid:9,tisci_msg_value_rm_vint_valid:9,tisci_msg_value_sleep_mode_deep_sleep:7,tisci_msg_value_sleep_mode_mcu_onli:7,tisci_msg_value_sleep_mode_standbi:7,tisci_msg_value_sleep_mode_x:7,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[28,143],tisci_msg_write_otp_row:138,tisci_msg_write_otp_row_req:16,tisci_msg_write_otp_row_resp:16,tisci_msg_write_swrev:[28,143],tisci_otp_revision_identifi:19,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:140,togeth:[13,22,143],toler:[5,22,24],too:31,tool:[27,146],top:[14,25,28],topic:[0,148],total:[12,14,15,63,136,144],toward:147,trace:[0,9,24,139,148],trace_data_vers:31,trace_dst:24,trace_dst_en:24,trace_dst_itm:24,trace_dst_mem:24,trace_dst_uart0:24,trace_src:24,trace_src_bas:24,trace_src_en:24,trace_src_pm:24,trace_src_rm:24,trace_src_sec:24,trace_src_supr:24,trace_src_us:24,track:[2,135],tradit:0,transact:[21,136,139],transfer:[2,13,17,28,139,146],transit:[6,31,144],translat:[9,143],transmit:[2,11,31,66,81,97,111,126],transmitt:2,travers:139,treatment:13,tree:[26,28],tremend:0,tri:14,tricki:136,trigger:[7,9,18,36,50,66,81,97,111,126],tripl:24,trivial:14,trm:[13,14,17,25,48,64,79,95,109,124,139,144],trng:144,trust:[0,2,19,20,21,24,138,140,142,146],tune:28,turn:[6,7,14,31],tweak:[26,37,51,67,82,98,112,127],two:[2,14,21,22,24,27,135,138,139,140,142,146,147],tx_atyp:13,tx_burst_siz:13,tx_chan:[62,78,94,108,123],tx_chan_typ:13,tx_credit_count:13,tx_echan:[62,78,108,123],tx_fetch_siz:13,tx_filt_einfo:13,tx_filt_psword:13,tx_hchan:[62,78,94,108,123],tx_orderid:13,tx_pause_on_err:13,tx_prioriti:13,tx_qo:13,tx_sched_prior:13,tx_supr_tdpkt:13,tx_tdtype:13,tx_uhchan:[94,108,123],txcq_qnum:13,txt:146,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28,31,34,40,41,47,54,55,62,70,71,78,85,86,91,94,101,102,108,115,116,123,130,131,135,137,140],typic:[0,5,6,12,14,35,49,65,80,96,110,125,135,142,146],u16:[2,3,9,10,11,12,13,17,22,24,25,26,27,28],u32:[2,3,5,6,7,9,10,11,12,13,14,16,17,18,19,20,22,24,25,26,27,28,31],u64:[5,20,22,25],uart0:31,uart1:31,uart:[24,26,135],udma:[0,13,66,81,97,111,126,139],udma_ch_atyp:31,udma_ch_burst_s:31,udma_ch_cq_qnum:31,udma_ch_fetch_s:31,udma_ch_orderid:31,udma_ch_pause_on_err:31,udma_ch_prior:31,udma_ch_qo:31,udma_ch_sched_prior:31,udma_ch_thread_id:31,udma_ch_typ:31,udma_flow_desc_typ:31,udma_flow_dest_tag_sel:31,udma_flow_rx_dest_qnum:31,udma_flow_rx_einfo_pres:31,udma_flow_rx_error_handl:31,udma_flow_rx_fdq0_sz0_qnum:31,udma_flow_rx_fdq0_sz1_qnum:31,udma_flow_rx_fdq0_sz2_qnum:31,udma_flow_rx_fdq0_sz3_qnum:31,udma_flow_rx_fdq1_qnum:31,udma_flow_rx_fdq2_qnum:31,udma_flow_rx_fdq3_qnum:31,udma_flow_rx_ps_loc:31,udma_flow_rx_psinfo_pres:31,udma_flow_rx_size_thresh_en:31,udma_flow_rx_sop_offset:31,udma_flow_src_tag_sel:31,udma_rx_ch_flow_id_count:31,udma_rx_ch_flow_id_start:31,udma_rx_ch_ignore_long:31,udma_rx_ch_ignore_short:31,udma_tx_ch_credit_count:31,udma_tx_ch_fdepth:31,udma_tx_ch_filt_einfo:31,udma_tx_ch_filt_psword:31,udma_tx_ch_supr_tdpkt:31,udma_tx_ch_tdtyp:31,udma_utc_ctrl:27,udmap0_cfgstrm_tx:[70,85,101,115,130],udmap0_rx:[70,85],udmap0_trstrm_tx:[70,85,101,115,130],udmap0_tx:[70,85],udmap:[2,4,9,11,12,27,31],udmap_flow_cfg:31,udmap_flow_get_cfg:31,udmap_flow_sz_cfg:31,udmap_flow_sz_get_cfg:31,udmap_gcfg_cfg:[13,31],udmap_gcfg_cfg_respons:13,udmap_gcfg_get_cfg:31,udmap_init:31,udmap_oes_get:31,udmap_oes_set:31,udmap_rx:[70,71,85,86,102,116,131],udmap_rx_ch_cfg:31,udmap_rx_ch_get_cfg:31,udmap_rx_ch_set_thrd_id:31,udmap_rx_h:[71,86,102,116,131],udmap_rx_uh:[102,116,131],udmap_tx:[70,71,85,86,102,116,131],udmap_tx_ch_cfg:31,udmap_tx_ch_get_cfg:31,udmap_tx_ch_set_thrd_id:31,udmap_tx_ext:[71,86,116,131],udmap_tx_h:[71,86,102,116,131],udmap_tx_uh:[102,116,131],ufs_intr:111,uid:[22,28],uid_len_word:20,uint32_t:[5,143],unabl:146,unavail:147,unawar:2,undefin:[27,139],under:[2,26,27,139],underli:[5,138,139],understand:[2,3,28,135],understood:[37,51,67,82,98,112,127],unencrypt:142,unifi:0,uniqu:[0,20,21,22,24,26,27,31,42,48,56,64,72,79,87,95,103,109,117,124,132,136],unit:[0,13,24],unknown:13,unless:[5,14,146],unlock:[0,20,21,22,26],unmap:[9,31],unmapped_rx_chan:[34,41,47,55],unmapped_tx_chan:[34,41,47,55],unown:[139,144],unpair:[31,144],unprivileg:139,unrel:139,unsign:[24,27,140],unsuccess:21,unsupport:28,until:[3,14,21,26,27,28,31,136,138,140,143,145],unus:[5,10,11,17,27,28,31],updat:[14,22,26,27,140,144,146],upfront:135,upon:[7,27,28,135],upper:[12,22,31],upto:14,url:27,usag:[2,15,17,19,20,23,25,31,136,137],usart_irq:[66,81,97,111,126],uscif:146,use:[0,2,3,6,7,8,10,11,12,13,14,18,22,24,27,28,31,34,35,36,40,41,44,47,49,50,54,55,59,62,65,66,69,70,71,75,78,80,81,84,85,86,90,94,96,97,100,101,102,105,108,110,111,114,115,116,119,123,125,126,129,130,131,134,135,136,137,138,139,140,142,144,146,147],use_dkek:136,useabl:[65,80],usecas:[3,5,14,22,24,26,37,51,67,82,98,112,127,145,147],used:[0,2,3,5,6,7,8,9,10,11,12,13,14,17,18,19,20,21,22,24,25,26,27,28,31,32,35,36,40,41,44,45,49,50,54,55,59,60,65,66,69,70,71,75,76,80,81,84,85,86,90,92,96,97,100,101,102,105,106,110,111,114,115,116,119,120,121,125,126,129,130,131,134,135,136,137,138,140,142,143,144,145,146,147],useful:31,user:[0,2,5,8,13,14,22,24,26,27,31,32,33,37,45,46,48,51,60,61,64,67,76,77,79,82,92,93,95,98,106,107,109,112,121,122,124,127,135,136,137,142,143,147],uses:[2,3,9,22,136,142,147],using:[0,11,13,14,17,20,21,24,25,26,27,28,31,62,78,94,108,123,135,136,138,139,140,142,145,146],usual:[2,5],utc_chan_start:13,util:[0,9,11,31,75,90,105,119,134],v0_mcp_hi_intlvl:126,v0_mcp_lo_intlvl:126,v0_vusr_in_int:126,v0_vusr_intlvl:126,v1_mcp_hi_intlvl:126,v1_mcp_lo_intlvl:126,v1_vusr_in_int:126,v1_vusr_intlvl:126,v2020:0,v3_ca:[22,142,143,146],val:[22,142],valid:[2,3,5,7,11,14,18,22,24,25,31,34,36,40,41,47,50,54,55,62,66,69,70,71,78,81,84,85,86,94,97,100,101,102,108,111,114,115,116,123,126,129,130,131,135,147],valid_param:[9,10,11,12,13,31],valid_param_hi:31,valid_param_lo:31,valu:[2,3,5,7,8,9,10,11,12,13,14,15,16,18,19,21,22,24,25,26,27,28,31,34,36,37,40,41,44,47,50,51,54,55,59,62,63,66,67,69,70,71,75,78,81,82,84,85,86,90,94,97,98,100,101,102,105,108,111,112,114,115,116,119,120,123,126,127,129,130,131,134,136,138,139,142,143,144,145,146],vari:[6,8,14,27,135,138],variabl:27,variant:[22,146],variat:0,variou:[0,2,5,6,14,21,22,28,31,135,139,140,144,145],vector:[7,14,22,140,145],ver:142,veri:[5,14],verif:143,verifi:[2,11,13,21,22,26,27,140,143,145,146],version:[3,5,24,27,28,31,140,142,146],versu:0,via:[0,2,3,5,9,10,11,12,13,14,15,20,21,24,27,28,32,33,45,46,60,61,76,77,92,93,106,107,121,122,139,147],video:[112,127],view:[0,5,6,146],vint:[9,36,50,66,81,97,111,126],vint_status_bit_index:9,virt:[12,31],virtid:12,virtual:[0,9,27,31,35,49,65,80,96,110,125],vision:[112,127],vm2:[35,49],voltag:135,vpac_level:126,vpu_wave521cl_intr:126,vshs9c9qqwgrb:[22,142,146],wai:[2,22,31,136,140,146],wait:[21,25,31],wake:[6,137],wake_arm:31,wake_handl:31,wakeup:[7,14,31,75,90,105,119,134],warm:[8,138],warn:[2,14,42,56,72,87,103,117,132],well:[2,5,12,21,24,26,27,28,31,140,143,146],were:142,wfe:14,wfi:14,what:[0,5,7,9,11,24,27,37,51,67,82,98,112,127,135,137],whatev:2,when:[2,3,5,6,8,9,10,12,13,14,21,22,24,25,27,28,31,37,51,67,82,98,112,127,135,136,137,139,140,145,146,147],whenev:27,where:[0,5,9,10,12,13,21,22,26,27,28,48,64,79,95,109,124,135,136,143,144,145,146],wherev:136,whether:[0,2,10,12,13,22,27,28],which:[0,2,5,6,7,9,11,12,13,14,18,22,24,25,26,27,28,31,32,35,37,43,45,49,51,58,60,65,67,74,76,80,82,89,92,96,98,104,106,110,112,118,121,125,127,133,135,136,138,140,142,144,146,147],who:[12,13,27,28,136,147],whole:[26,27],whose:[11,27,143],wide:[5,6,8,12,26,28,31,146],wider:135,width:[11,138],wild:146,wildcard:[28,139,146],window:146,wipe:147,wise:25,wish:28,within:[5,6,9,10,11,12,13,14,21,25,27,28,31,34,36,41,47,50,55,62,66,69,71,78,81,84,86,94,97,100,102,108,111,114,116,123,126,129,131],without:[2,142],wkup:[26,31,120,137],won:22,word:[11,13,20,21,25,27,31,139,146],work:[13,27,28,138],workaround:[0,12],worst:14,would:[5,8,14,18,22,24,25,26,27,32,45,60,76,92,106,121,142,143,144,146],wprp:[22,142],wrap:[2,12],writabl:139,write:[2,3,4,10,12,13,14,18,21,22,28,31,43,48,58,64,74,79,89,95,104,109,118,124,133,136,141,142,144,146,148],write_host:[28,138],writeback:[24,27],writer:[138,141,148],written:[11,12,16,21,31,136,138],x0fsqgtpwbgpuiv:[22,142,146],x509:[4,14,18,20,21,25,28,140,145,146],x509_extens:[22,142,143,146],xds110:146,xmit_intr_pend:[66,81,97,111,126],xyz:[32,45,60,76,92,106,121],yes:14,yet:[5,9,21,22],you:[2,13,14,28,135,146],your:[5,6,14],zero:[2,5,9,12,13,14,16,17,21,22,26,27,140,142,143,145,146]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM Low Power Mode API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721S2 Clock Identifiers","J721S2 Devices Descriptions","J721S2 DMA Device Descriptions","J721S2 Firewall Descriptions","J721S2 Host Descriptions","J721S2 Interrupt Management Device Descriptions","J721S2 PLL Defaults","J721S2 Processor Descriptions","J721S2 Proxy Device Descriptions","J721S2 PSI-L Device Descriptions","J721S2 Ring Accelerator Device Descriptions","J721S2 Board Configuration Resource Assignment Type Descriptions","J721S2 Secure Proxy Descriptions","J721S2 Device Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[37,51,67,82,98,112,127,146],"function":24,"static":27,AES:22,Are:139,IDs:[31,33,34,35,36,38,40,41,44,46,47,49,50,52,54,55,59,61,62,65,66,68,69,70,71,75,77,78,80,81,83,84,85,86,90,93,94,96,97,99,100,101,102,105,107,108,110,111,113,114,115,116,119,120,122,123,125,126,128,129,130,131,134],Used:[5,6,8],Using:[136,138,146],a53_rs_bw_limiter0:32,a53_ws_bw_limiter1:32,a53ss0:[32,45],a53ss0_core_0:[32,45],a53ss0_core_1:[32,45],a53ss0_core_2:32,a53ss0_core_3:32,a72ss0:[106,121],a72ss0_core0:[92,106,121],a72ss0_core0_0:92,a72ss0_core0_1:92,a72ss0_core0_pbist_wrap:121,a72ss0_core1:[106,121],aasrc0:106,abi:24,acceler:[12,27,41,55,71,86,102,116,131],access:[14,28,44,59,75,90,105,119,134,144],action:[22,31],adc0:45,after:[26,27,147],aggr_atb0:121,aggreg:[36,50,66,81,97,111,126],all:[135,139],alloc:[31,43,58,74,89,104,118,133],am62x:[32,33,34,35,36,37,38,39,40,41,42,43,44,91],am64x:[45,46,47,48,49,50,51,52,53,54,55,56,58,59,91],am65x:[63,91],am65x_sr2:[78,81,84,85,86,87],am6:[57,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,79,80,82,83,88,89,90],ani:139,api:[3,5,6,7,8,14,15,16,17,18,19,20,23,24,26,27,28,138,146],approach:136,architectur:0,arm:14,armv8:14,arrai:28,ascpcie_buffer0:106,ascpcie_buffer1:106,assign:[27,42,56,72,87,103,117,132],atl0:[92,106,121],authent:14,avail:144,background:[17,139],bank:147,base:[27,36,48,50,64,66,79,81,95,97,109,111,124,126],baseport:31,bch:142,between:[0,139],binari:145,bmek:22,bmpk:22,bmpkh:22,board0:[32,45,60,76,92,106,121],board:[22,24,25,26,27,28,29,42,56,72,87,103,117,132,140,146,147],boardcfg:24,boardcfg_control:24,boardcfg_dbg_cfg:24,boardcfg_dbg_dst_port:24,boardcfg_dbg_src:24,boardcfg_host_hierarchi:28,boardcfg_msmc:24,boardcfg_pm:26,boardcfg_proc:28,boardcfg_rm:27,boardcfg_rm_host_cfg:27,boardcfg_rm_host_cfg_entri:27,boardcfg_rm_resasg:27,boardcfg_rm_resasg_entri:27,boardcfg_secproxi:24,boardconfig:[22,25],book:14,boot:[14,22,25,140,145],buffer:31,c66ss0:106,c66ss0_core0:106,c66ss0_introuter0:[106,111],c66ss0_pbist0:106,c66ss1:106,c66ss1_core0:106,c66ss1_introuter0:[106,111],c66ss1_pbist0:106,c6x:14,c71ss0:106,c71ss0_mma:106,c71x_0_pbist_vd:[106,121],c71x_1_pbist_vd:121,c7x:14,cal0:[60,76],calcul:2,can:139,caveat:136,cbass0:[60,76],cbass_debug0:[60,76],cbass_fw0:[60,76],cbass_infra0:[60,76],ccdebugss0:[60,76],central:0,certif:[22,140,143,146],chang:[0,17],channel:[13,34,47,48,62,64,78,79,94,95,108,109,123,124],chapter:[1,4,29,30,91,141],check:2,clk_32k_rc_sel_dev_vd:32,clock:[2,5,26,32,45,60,76,92,106,121],cmp_event_introuter0:[32,36,45,50],cmpevent_intrtr0:[60,66,76,81,92,97,106,111,121,126],code:[18,142],codec0:121,combin:25,command:21,commun:2,compar:136,comparison:136,compat:5,compil:24,compute_cluster0:[32,45,92,106,121],compute_cluster0_c71ss0_0:121,compute_cluster0_c71ss0_mma_0:121,compute_cluster0_c71ss0_pbist_wrap_0:121,compute_cluster0_c71ss1_0:121,compute_cluster0_c71ss1_pbist_wrap_0:121,compute_cluster0_cfg_wrap:[92,106],compute_cluster0_cfg_wrap_0:121,compute_cluster0_clec:[92,106,121],compute_cluster0_core_cor:[92,106,121],compute_cluster0_ddr32ss_emif0_ew:106,compute_cluster0_ddr32ss_emif0_ew_0:121,compute_cluster0_ddr32ss_emif1_ew_0:121,compute_cluster0_debug_wrap:[92,106],compute_cluster0_debug_wrap_0:121,compute_cluster0_dmsc_wrap:[92,106],compute_cluster0_dmsc_wrap_0:121,compute_cluster0_en_msmc_domain:[92,106],compute_cluster0_en_msmc_domain_0:121,compute_cluster0_gic500ss:[92,106,121],compute_cluster0_pbist_0:[32,45],compute_cluster0_pbist_wrap:[92,106],compute_cluster0_pbist_wrap_0:121,compute_cluster_a53_0:[60,76],compute_cluster_a53_1:[60,76],compute_cluster_a53_2:[60,76],compute_cluster_a53_3:[60,76],compute_cluster_cpac0:[60,76],compute_cluster_cpac1:[60,76],compute_cluster_cpac_pbist0:[60,76],compute_cluster_cpac_pbist1:[60,76],compute_cluster_msmc0:[60,76],compute_cluster_pbist0:[60,76],config:[24,26,27,28],configur:[5,6,7,10,11,12,13,14,17,22,24,25,26,27,28,29,31,42,56,72,87,103,117,132,138,139,140,142,146,147],consol:24,control:[2,5,6,7,14,146],convers:142,core:[26,27,140],count:[19,22],cpsw0:[32,45,92,106],cpsw1:121,cpsw_tx_rgmii0:92,cpt2_aggr0:[32,45,60,76,92,106,121],cpt2_aggr1:[32,92,106,121],cpt2_aggr2:[92,106,121],cpt2_aggr3:[92,121],cpt2_aggr4:121,cpt2_aggr5:121,cpt2_probe_vbusm_main_cal0_0:[60,76],cpt2_probe_vbusm_main_dss_2:[60,76],cpt2_probe_vbusm_main_navddrhi_5:[60,76],cpt2_probe_vbusm_main_navddrlo_6:[60,76],cpt2_probe_vbusm_main_navsramhi_3:[60,76],cpt2_probe_vbusm_main_navsramlo_4:[60,76],cpt2_probe_vbusm_mcu_export_slv_0:[60,76],cpt2_probe_vbusm_mcu_fss_s0_2:[60,76],cpt2_probe_vbusm_mcu_fss_s1_3:[60,76],cpt2_probe_vbusm_mcu_sram_slv_1:[60,76],cpts0:45,creat:146,csi_psilss0:[106,121],csi_rx_if0:[32,106,121],csi_rx_if1:[106,121],csi_tx_if0:106,csi_tx_if_v2_0:121,csi_tx_if_v2_1:121,ctrl_mmr0:[60,76],data:[3,5,6,7,8,11,21,24,25,26,27,28,30,31],dbgsuspendrouter0:[32,45],dcc0:[32,45,60,76,92,106,121],dcc10:106,dcc11:106,dcc12:106,dcc1:[32,45,60,76,92,106,121],dcc2:[32,45,60,76,92,106,121],dcc3:[32,45,60,76,92,106,121],dcc4:[32,45,60,76,92,106,121],dcc5:[32,45,60,76,92,106,121],dcc6:[32,60,76,92,106,121],dcc7:[60,76,106,121],dcc8:[106,121],dcc9:[106,121],ddpa0:[32,45],ddr0:[92,106,121],ddr16ss0:[32,45],ddr1:121,ddrss0:[60,76],debug:[20,22,24,28,31,139,146],debugss0:[32,60,76],debugss_wrap0:[32,45,60,76,92,106,121],debugsuspendrtr0:[60,76,121],decod:143,decoder0:106,definit:[14,135,137],deleg:13,deriv:[15,28,136],descript:[9,10,11,12,13,14,15,16,17,18,19,20,23,33,34,35,36,38,39,40,41,42,43,44,46,47,48,49,50,52,53,54,55,56,58,59,61,62,64,65,66,68,69,70,71,72,74,75,77,78,79,80,81,83,84,85,86,87,89,90,93,94,95,96,97,99,100,101,102,103,104,105,107,108,109,110,111,113,114,115,116,117,118,119,120,122,123,124,125,126,128,129,130,131,132,133,134],design:[24,27],destin:[36,40,50,54,66,70,81,85,97,101,111,115,126,130],detail:[24,27],develop:140,devgrp:[44,59,75,90,105,119,134,135],devic:[0,2,6,7,26,27,32,33,34,36,37,39,40,41,44,45,46,47,50,51,53,54,55,59,60,61,62,66,67,69,70,71,75,76,77,78,81,82,84,85,86,90,92,93,94,97,98,100,101,102,105,106,107,108,111,112,114,115,116,119,121,122,123,126,127,129,130,131,134,135,136,138,140,142,145,146],dftss0:[60,76],directli:139,dkek:[15,136],dma:[27,34,47,62,78,94,108,123],dmass0:[32,45],dmass0_bcdma_0:[32,45],dmass0_cbass_0:[32,45],dmass0_intaggr_0:[32,36,45,50],dmass0_ipcss_0:[32,45],dmass0_pktdma_0:[32,45],dmass0_ringacc_0:[32,45],dmass0_sec_proxy_0:[43,58],dmpac0:[106,121],dmpac0_ctset_0:121,dmpac0_intd_0:121,dmpac0_sde_0:[106,121],dmpac0_utc_0:121,dmpac_vpac_psilss0:121,dmsc0:45,dmsc:[26,139],document:[3,4,5,6,7,8,22,91],domain:[31,120,137],domgrp:137,done:146,dphy_rx0:[32,106,121],dphy_rx1:[106,121],dphy_tx0:[106,121],dphy_tx1:121,dsp:14,dss0:[32,60,76,106,121],dss_dsi0:[106,121],dss_dsi1:121,dss_edp0:[106,121],dual:143,dummy_ip_lpsc_debug2dmsc_vd:[60,76],dummy_ip_lpsc_dmsc_vd:[60,76],dummy_ip_lpsc_emif_data_vd:[60,76],dummy_ip_lpsc_main2mcu_vd:[60,76],dummy_ip_lpsc_mcu2main_infra_vd:[60,76],dummy_ip_lpsc_mcu2main_vd:[60,76],dummy_ip_lpsc_mcu2wkup_vd:[60,76],dummy_ip_lpsc_wkup2main_infra_vd:[60,76],dummy_ip_lpsc_wkup2mcu_vd:[60,76],dure:[21,140],ecap0:[32,45,60,76,92,106,121],ecap1:[32,45,92,106,121],ecap2:[32,45,92,106,121],ecc_aggr0:[60,76],ecc_aggr1:[60,76],ecc_aggr2:[60,76],efuse0:[60,76],ehrpwm0:[60,76,92,106],ehrpwm1:[60,76,92,106],ehrpwm2:[60,76,92,106],ehrpwm3:[60,76,92,106],ehrpwm4:[60,76,92,106],ehrpwm5:[60,76,92,106],elig:2,elm0:[32,45,60,76,92,106,121],emif_cfg_iso_vd:32,emif_data_0_vd:[45,92,106,121],emif_data_1_vd:121,emif_data_iso_vd:32,enabl:135,encoder0:106,encrypt:[22,140,145],entiti:2,entri:28,enumer:[24,28,33,35,38,43,44,46,49,52,58,59,61,65,68,74,75,77,80,83,89,90,93,96,99,104,105,107,110,113,118,119,120,122,125,128,133,134],epwm0:[32,45,121],epwm1:[32,45,121],epwm2:[32,45,121],epwm3:[45,121],epwm4:[45,121],epwm5:[45,121],epwm6:45,epwm7:45,epwm8:45,eqep0:[32,45,60,76,92,106,121],eqep1:[32,45,60,76,92,106,121],eqep2:[32,45,60,76,92,106,121],error:18,esm0:[32,45,60,76,92,106,121],event:[36,50,66,81,97,111,126],exampl:[5,14,142,146],extend:[16,22,28,63,138,142],extens:[22,146],famili:91,faq:139,ffi_main_ac_cbass_vd:121,ffi_main_ac_qm_cbass_vd:121,ffi_main_hc_cbass_vd:121,ffi_main_infra_cbass_vd:[92,121],ffi_main_ip_cbass_vd:[92,121],ffi_main_rc_cbass_vd:[92,121],field:[10,12,13,22,142,146],firewal:[17,20,48,64,79,95,109,124,139],firmwar:[22,24,28,140,146],flag:[2,14,22],flow:[13,25,34,47,62,78,94,108,123],foreground:139,format:[25,31,140],foundat:[0,2],frequenc:5,fsirx0:45,fsirx1:45,fsirx2:45,fsirx3:45,fsirx4:45,fsirx5:45,fsitx0:45,fsitx1:45,fss0:[32,45],fss0_fsas_0:[32,45],fss0_ospi_0:[32,45],fss_mcu_0:76,further:0,gener:[2,3,4,14],get:[14,15,16,17,20,21,27],gic0:[60,76],gicss0:[32,45],global:[13,16,36,50,66,81,97,111,126],glossari:0,goal:24,gpio0:[32,45,60,76,92,106,121],gpio1:[32,45,60,76,106],gpio2:[92,106,121],gpio3:106,gpio4:[92,106,121],gpio5:106,gpio6:[92,106,121],gpio7:106,gpiomux_intrtr0:[60,66,76,81,92,97,106,111,121,126],gpmc0:[32,45,60,76,92,106,121],gpu0:[32,60,76,106],gpu0_dft_pbist_0:106,gpu0_gpu_0:106,gpu0_gpucore_0:106,gpu_rs_bw_limiter2:32,gpu_ws_bw_limiter3:32,group:[26,27,44,59,75,90,105,119,120,134,135,137],gs80prg_mcu_wrap_wkup_0:[60,76],gs80prg_soc_wrap_wkup_0:[60,76],gtc0:[45,60,76,92,106,121],guid:[141,146,148],handov:[14,23,28,147],hardwar:138,header:[2,24],hierarchi:28,high:[27,142],host:[28,35,49,65,80,96,110,125,139],how:139,i2c0:[32,45,60,76,92,106,121],i2c1:[32,45,60,76,92,106,121],i2c2:[32,45,60,76,92,106,121],i2c3:[32,45,60,76,92,106,121],i2c4:[92,106,121],i2c5:[92,106,121],i2c6:[92,106,121],i3c0:[92,106],icemelter_wkup_0:[60,76],icssm0:32,identifi:[19,32,45,60,76,92,106,121],ids:[48,64,79,95,109,124],imag:[14,22,25],includ:140,increment:135,index:5,indic:[34,41,47,55,62,69,71,78,84,86,94,100,102,108,114,116,123,129,131],inform:[17,63,140],init:[26,27],initi:[17,26,27,135],input:[36,50,66,81,97,111,126],instrument:2,integr:[2,22],interfac:[2,21,146],interpret:30,interrupt:[27,36,50,66,81,97,111,126],introduct:[0,1,5,6,7,9,10,11,12,13,14,20,21,22,25,26,27,33,34,35,36,38,40,41,42,43,44,46,47,48,49,50,52,54,55,56,57,58,59,61,62,63,64,65,66,68,69,70,71,72,73,74,75,77,78,79,80,81,83,84,85,86,87,88,89,90,93,94,95,96,97,99,100,101,102,103,104,105,107,108,109,110,111,113,114,115,116,117,118,119,120,122,123,124,125,126,128,129,130,131,132,133,134,135,137,144,146],irq:[9,27],issu:139,j7200:[91,92,93,94,95,96,97,98,99,100,101,102,103,104,105],j721e:[91,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120],j721s2:[91,121,122,123,124,125,126,127,128,129,130,131,132,133,134],j7aep_gpu_bxs464_wrap0:121,j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:121,j7aep_gpu_bxs464_wrap0_gpu_ss_0:121,j7aep_gpu_bxs464_wrap0_gpucore_0:121,j7am_32_64_atb_funnel0:121,j7am_32_64_atb_funnel1:121,j7am_32_64_atb_funnel2:121,j7am_bolt_pgd0:121,j7am_hwa_atb_funnel0:121,j7am_main_16ff0:121,j7am_pulsar_atb_funnel0:121,jtag:[21,146],k3_arm_atb_funnel_3_32_mcu_0:[60,76],k3_led_main_0:[60,76],keep:14,kei:[18,19,22,136,142],kek:[15,28,136],keyrev:143,keystor:[57,73,88],keywrit:[18,22],know:139,larg:5,layer:31,led0:[32,45,92,106,121],level:27,list:[28,32,45,48,60,64,76,79,92,95,106,109,121,124],load:22,locat:31,lock:16,logic:143,low:7,m4f:14,macro:[5,6,8],magic:24,mailbox0:[32,45],main0:92,main2mcu_lvl_intrtr0:[60,66,76,81,92,97,106,111,121,126],main2mcu_pls_intrtr0:[60,66,76,81,92,97,106,111,121,126],main2mcu_vd:[32,45],main2wkupmcu_vd:[92,106,121],main:[44,59,75,90,105,119,134],main_gpiomux_introuter0:[32,36,45,50],main_sec_proxy0:[74,89],main_usb0_iso_vd:32,main_usb1_iso_vd:32,manag:[0,2,4,5,9,10,11,12,13,14,26,27,28,31,36,50,66,81,97,111,126,139],map:0,mcan0:[32,45,92,106,121],mcan10:[92,106,121],mcan11:[92,106,121],mcan12:[92,106,121],mcan13:[92,106,121],mcan14:[92,121],mcan15:[92,121],mcan16:[92,121],mcan17:[92,121],mcan1:[45,92,106,121],mcan2:[92,106,121],mcan3:[92,106,121],mcan4:[92,106,121],mcan5:[92,106,121],mcan6:[92,106,121],mcan7:[92,106,121],mcan8:[92,106,121],mcan9:[92,106,121],mcasp0:[32,60,76,92,106,121],mcasp10:106,mcasp11:106,mcasp1:[32,60,76,92,106,121],mcasp2:[32,60,76,92,106,121],mcasp3:[106,121],mcasp4:[106,121],mcasp5:106,mcasp6:106,mcasp7:106,mcasp8:106,mcasp9:106,mcrc64_0:32,mcspi0:[32,45,60,76,92,106,121],mcspi1:[32,45,60,76,92,106,121],mcspi2:[32,45,60,76,92,106,121],mcspi3:[45,60,76,92,106,121],mcspi4:[45,60,76,92,106,121],mcspi5:[92,106,121],mcspi6:[92,106,121],mcspi7:[92,106,121],mcu2main_vd:[32,45],mcu_adc0:[60,76,92],mcu_adc12_16ffc0:106,mcu_adc12_16ffc1:106,mcu_adc12fc_16ffc0:121,mcu_adc12fc_16ffc1:121,mcu_adc1:[60,76,92],mcu_armss0:[60,76],mcu_armss0_cpu0:[60,76],mcu_armss0_cpu1:[60,76],mcu_cbass0:[60,76],mcu_cbass_debug0:[60,76],mcu_cbass_fw0:[60,76],mcu_cpsw0:[60,76,92,106,121],mcu_cpt2_aggr0:[60,76,92,106,121],mcu_ctrl_mmr0:[60,76],mcu_dcc0:[32,45,60,76,92,106,121],mcu_dcc1:[60,76,92,106,121],mcu_dcc2:[60,76,92,106,121],mcu_debugss0:[60,76],mcu_ecc_aggr0:[60,76],mcu_ecc_aggr1:[60,76],mcu_efuse0:[60,76],mcu_esm0:[45,60,76,92,106,121],mcu_fss0:[92,106,121],mcu_fss0_fsas_0:[60,76,92,106,121],mcu_fss0_hyperbus0:[60,76],mcu_fss0_hyperbus1p0_0:[92,106,121],mcu_fss0_ospi_0:[60,76,92,106,121],mcu_fss0_ospi_1:[60,76,92,106,121],mcu_gpio0:[32,45],mcu_i2c0:[32,45,60,76,92,106,121],mcu_i2c1:[45,92,106,121],mcu_i3c0:[92,106,121],mcu_i3c1:[92,106,121],mcu_m4fss0:[32,45],mcu_m4fss0_cbass_0:[32,45],mcu_m4fss0_core0:[32,45],mcu_mcan0:[32,60,76,92,106,121],mcu_mcan1:[32,60,76,92,106,121],mcu_mcrc64_0:[32,45],mcu_mcspi0:[32,45,60,76,92,106,121],mcu_mcspi1:[32,45,60,76,92,106,121],mcu_mcspi2:[60,76,92,106,121],mcu_mcu_16ff0:32,mcu_mcu_gpiomux_introuter0:[45,50],mcu_msram0:[60,76],mcu_navss0:[60,76,92,106,121],mcu_navss0_intr_0:[92,97,106,111],mcu_navss0_intr_aggr_0:[60,66,76,81],mcu_navss0_intr_router_0:[60,66,76,81,121,126],mcu_navss0_mcrc0:[60,76],mcu_navss0_mcrc_0:[92,106,121],mcu_navss0_modss:[92,106,121],mcu_navss0_proxy0:[60,76,92,106,121],mcu_navss0_ringacc0:[60,76,92,106,121],mcu_navss0_sec_proxy0:[104,118,133],mcu_navss0_udmap0:[60,76],mcu_navss0_udmap_0:[92,106,121],mcu_navss0_udmass:[92,106,121],mcu_navss0_udmass_inta_0:[92,97,106,111,121,126],mcu_pbist0:[60,76,92,106,121],mcu_pbist1:[92,106,121],mcu_pbist2:[92,121],mcu_pdma0:[60,76],mcu_pdma1:[60,76],mcu_pll_mmr0:[60,76],mcu_psc0:45,mcu_psram0:[60,76],mcu_r5fss0:[92,106,121],mcu_r5fss0_core0:[92,106,121],mcu_r5fss0_core1:[92,106,121],mcu_rom0:[60,76],mcu_rti0:[32,45,60,76,92,106,121],mcu_rti1:[60,76,92,106,121],mcu_sa2_ul0:[92,106],mcu_sa3_ss0:121,mcu_sa3_ss0_dmss_eccaggr_0:121,mcu_sa3_ss0_intaggr_0:[121,126],mcu_sa3_ss0_pktdma_0:121,mcu_sa3_ss0_ringacc_0:121,mcu_sa3_ss0_sa_ul_0:121,mcu_sa3_ss0_sec_proxy_0:133,mcu_sec_mmr0:[60,76],mcu_sec_proxy0:[74,89],mcu_timer0:[32,45,60,76,92,106,121],mcu_timer1:[32,45,60,76,92,106,121],mcu_timer1_clksel_vd:[92,106],mcu_timer2:[32,45,60,76,92,106,121],mcu_timer3:[32,45,60,76,92,106,121],mcu_timer3_clksel_vd:[92,106],mcu_timer4:[92,106,121],mcu_timer5:[92,106,121],mcu_timer5_clksel_vd:[92,106],mcu_timer6:[92,106,121],mcu_timer7:[92,106,121],mcu_timer7_clksel_vd:[92,106],mcu_timer8:[92,106,121],mcu_timer9:[92,106,121],mcu_timer9_clksel_vd:[92,106],mcu_uart0:[32,45,60,76,92,106,121],mcu_uart1:45,mcu_wakeup:[44,59,75,90,105,119,134],mcusram:147,mek:[22,142],memori:31,messag:[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,23,24,26,27,28,140,143],method:136,mlb0:106,mmcsd0:[32,45,60,76,92,106,121],mmcsd1:[32,45,60,76,92,106,121],mmcsd2:[32,106],mmr:16,mode:7,model:135,monitor:12,mpk:[22,142],msmc:3,msv:[22,142],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[60,76],mx_efuse_mcu_chain_mcu_0:[60,76],mx_wakeup_reset_sync_wkup_0:[60,76],navss0:[60,76,92,106,121],navss0_bcdma_0:121,navss0_cpts0:[60,76],navss0_cpts_0:[92,106,121],navss0_dti_0:[92,106],navss0_intr_0:[121,126],navss0_intr_router_0:[60,66,76,81,92,97,106,111],navss0_mailbox0_cluster0:[60,76],navss0_mailbox0_cluster10:[60,76],navss0_mailbox0_cluster11:[60,76],navss0_mailbox0_cluster1:[60,76],navss0_mailbox0_cluster2:[60,76],navss0_mailbox0_cluster3:[60,76],navss0_mailbox0_cluster4:[60,76],navss0_mailbox0_cluster5:[60,76],navss0_mailbox0_cluster6:[60,76],navss0_mailbox0_cluster7:[60,76],navss0_mailbox0_cluster8:[60,76],navss0_mailbox0_cluster9:[60,76],navss0_mailbox1_0:121,navss0_mailbox1_10:121,navss0_mailbox1_11:121,navss0_mailbox1_1:121,navss0_mailbox1_2:121,navss0_mailbox1_3:121,navss0_mailbox1_4:121,navss0_mailbox1_5:121,navss0_mailbox1_6:121,navss0_mailbox1_7:121,navss0_mailbox1_8:121,navss0_mailbox1_9:121,navss0_mailbox_0:[92,106,121],navss0_mailbox_10:[92,106,121],navss0_mailbox_11:[92,106,121],navss0_mailbox_1:[92,106,121],navss0_mailbox_2:[92,106,121],navss0_mailbox_3:[92,106,121],navss0_mailbox_4:[92,106,121],navss0_mailbox_5:[92,106,121],navss0_mailbox_6:[92,106,121],navss0_mailbox_7:[92,106,121],navss0_mailbox_8:[92,106,121],navss0_mailbox_9:[92,106,121],navss0_mcrc0:[60,76],navss0_mcrc_0:[92,106,121],navss0_modss:[92,106,121],navss0_modss_inta0:[60,66,76,81],navss0_modss_inta1:[60,66,76,81],navss0_modss_inta_0:[92,97,121,126],navss0_modss_inta_1:[92,97,121,126],navss0_modss_intaggr_0:[106,111],navss0_modss_intaggr_1:[106,111],navss0_proxy0:[60,76],navss0_proxy_0:[92,106,121],navss0_pvu0:[60,76],navss0_pvu1:[60,76],navss0_pvu_0:121,navss0_pvu_1:121,navss0_ringacc0:[60,76],navss0_ringacc_0:[92,106,121],navss0_sec_proxy_0:[104,118,133],navss0_spinlock_0:[92,106,121],navss0_tbu_0:[92,106],navss0_tcu_0:106,navss0_timer_mgr0:[60,76],navss0_timer_mgr1:[60,76],navss0_timermgr_0:[92,106,121],navss0_timermgr_1:[92,106,121],navss0_udmap0:[60,76],navss0_udmap_0:[92,106,121],navss0_udmass:[92,106,121],navss0_udmass_inta0:[60,66,76,81],navss0_udmass_inta_0:[92,97,121,126],navss0_udmass_intaggr_0:[106,111],navss0_virtss:[92,106,121],non:2,normal:147,note:15,number:24,object:[3,5,6,7,8],oldi_tx_core_main_0:[60,76],open:[20,21],oper:147,optim:140,option:[22,31,142],osal:[26,27],otp:[16,18,19,22,28,63,138,142,143],outer:140,output:[36,50,66,81,97,111,126],outsid:144,over:146,overlap:139,overview:31,owner:17,ownership:139,pair:11,paramet:[9,10,11,12,13,63],part:27,pass:25,path:2,payload:140,pbist0:[32,45,60,76,92,106,121],pbist10:[106,121],pbist11:121,pbist1:[32,45,60,76,92,106,121],pbist2:[45,92,106,121],pbist3:[45,106,121],pbist4:[106,121],pbist5:[106,121],pbist6:106,pbist7:[106,121],pbist8:121,pbist9:106,pcie0:[45,60,76,106],pcie1:[60,76,92,106,121],pcie2:106,pcie3:106,pdma0:[60,76],pdma1:[60,76],pdma_debug0:[60,76],per:[43,58,74,89,104,118,133],perform:[146,147],permiss:139,pll:[37,51,67,82,98,112,127],pll_mmr0:[60,76],pllctrl0:[60,76],popul:[22,146],post:147,power:[2,4,5,7,26,31],pre:27,primer:[135,137],priv:[48,64,79,95,109,124,139],procedur:[12,140,142],process:27,processor:[14,28,38,52,68,83,99,113,128],program:[5,136,138,139],programm:139,protocol:21,proxi:[10,27,39,40,43,53,54,58,69,70,74,84,85,89,100,101,104,114,115,118,129,130,133],pru_icssg0:[45,60,76,106],pru_icssg1:[45,60,76,106],pru_icssg2:[60,76],psc0:[32,45,60,76,92,106,121],psc0_fw_0:32,pscss0:32,psi:[11,40,54,70,85,101,115,130],psil:27,psramecc0:[60,76],queri:3,r5fss0:[32,45,92,106,121],r5fss0_core0:[32,45,92,106,121],r5fss0_core1:[45,92,106,121],r5fss0_introuter0:[106,111],r5fss0_ss0:32,r5fss1:[45,106,121],r5fss1_core0:[45,106,121],r5fss1_core1:[45,106,121],r5fss1_introuter0:[106,111],rang:27,read:[0,11,16,19,138,143],receiv:[13,21,26,27],refer:22,region:[17,48,64,79,95,109,124,139],regist:[11,139],relat:143,relationship:139,releas:[9,14,15],request:[2,10,12,13,14],reset:[8,12],resourc:[2,4,9,10,11,12,13,27,31,42,56,72,87,103,117,132,139,144,147],respons:[2,9,10,12,13],retriev:146,revis:[19,22,24,143,146],ring:[12,27,41,55,71,86,102,116,131],rom:25,rout:9,router:[36,50,66,81,97,111,126],row:[16,28],rti0:[32,45,60,76,92,106,121],rti10:45,rti11:45,rti15:[32,106,121],rti16:[106,121],rti17:121,rti1:[32,45,60,76,92,106,121],rti24:106,rti25:106,rti28:[92,106,121],rti29:[92,106,121],rti2:[32,60,76],rti30:[106,121],rti31:[106,121],rti3:[32,60,76],rti8:45,rti9:45,run:143,runtim:[20,57,73,88,147],sa2_cpsw_psilss0:121,sa2_ul0:[45,60,76,106,121],sa2ul:[28,136,144],sa3_ss0:32,sa3_ss0_dmss_eccaggr_0:32,sa3_ss0_intaggr_0:[32,36],sa3_ss0_pktdma_0:32,sa3_ss0_ringacc_0:32,sa3_ss0_sa_ul_0:32,sa3_ss0_sec_proxy_0:43,same:139,sampl:22,sbl:[22,143],sci:[0,27],sdk:0,sec:22,secur:[0,2,4,21,22,23,28,31,43,58,74,89,104,118,133,140,142,145,146,147],send:146,sequenc:14,serdes0:[60,76],serdes1:[60,76],serdes_10g0:[45,106,121],serdes_10g1:92,serdes_16g0:106,serdes_16g1:106,serdes_16g2:106,serdes_16g3:106,server:0,set:[9,14,15,17],sign:[22,140,143,145],size:[13,57,73,88],smek:22,smpk:22,smpkh:22,sms0:32,soc:[20,32,45,60,76,91,92,106,121,146],soft:16,softwar:[0,19,22],sourc:[36,40,50,54,66,70,81,85,97,101,111,115,126,130],specif:[14,91],specifi:139,spinlock0:[32,45],sr1:91,sr2:91,state:146,statu:[14,16],stm0:[32,45,60,76,92,106,121],structur:[3,5,6,7,8,11,24,26,27,28,143],sub:[31,142],substructur:[24,28],subsystem:[26,27],suppli:136,support:[7,139,142],swrev:[142,143],sysfw:[22,143,144],system:[2,8,22,24,28,140,146],templat:[22,142],texa:2,thi:[5,6,8],thread:[11,40,43,54,58,70,74,85,89,101,104,115,118,130,133],threshold:13,time:[24,140,143],timeout:21,timer0:[32,45,60,76,92,106,121],timer10:[45,60,76,92,106,121],timer11:[45,60,76,92,106,121],timer11_clksel_vd:[92,106],timer12:[92,106,121],timer13:[92,106,121],timer13_clksel_vd:[92,106],timer14:[92,106,121],timer15:[92,106,121],timer15_clksel_vd:[92,106],timer16:[92,106,121],timer17:[92,106,121],timer17_clksel_vd:[92,106],timer18:[92,106,121],timer19:[92,106,121],timer19_clksel_vd:[92,106],timer1:[32,45,60,76,92,106,121],timer1_clksel_vd:[92,106],timer2:[32,45,60,76,92,106,121],timer3:[32,45,60,76,92,106,121],timer3_clksel_vd:[92,106],timer4:[32,45,60,76,92,106,121],timer5:[32,45,60,76,92,106,121],timer5_clksel_vd:[92,106],timer6:[32,45,60,76,92,106,121],timer7:[32,45,60,76,92,106,121],timer7_clksel_vd:[92,106],timer8:[45,60,76,92,106,121],timer9:[45,60,76,92,106,121],timer9_clksel_vd:[92,106],timermgr0:45,timesync_event_introuter0:[45,50],timesync_event_router0:[32,36],timesync_intrtr0:[60,66,76,81,92,97,106,111,121,126],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,26,27,28,136,140,143,146,148],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:17,tisci_msg_enter_sleep:7,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:17,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:16,tisci_msg_get_soc_uid:20,tisci_msg_key_writ:18,tisci_msg_lock_otp_row:16,tisci_msg_open_debug_fwl:20,tisci_msg_prepare_sleep:7,tisci_msg_proc_auth_boot:14,tisci_msg_proc_get_statu:14,tisci_msg_proc_handov:14,tisci_msg_proc_releas:14,tisci_msg_proc_request:14,tisci_msg_proc_set_config:14,tisci_msg_proc_set_control:14,tisci_msg_proc_wait_statu:14,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:19,tisci_msg_read_otp_mmr:16,tisci_msg_read_swrev:19,tisci_msg_rm_irq_releas:9,tisci_msg_rm_irq_set:9,tisci_msg_rm_proxy_cfg:10,tisci_msg_rm_psil_pair:11,tisci_msg_rm_psil_read:11,tisci_msg_rm_psil_unpair:11,tisci_msg_rm_psil_writ:11,tisci_msg_rm_ring_cfg:12,tisci_msg_rm_ring_mon_cfg:12,tisci_msg_rm_udmap_flow_cfg:13,tisci_msg_rm_udmap_flow_deleg:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:13,tisci_msg_rm_udmap_gcfg_cfg:13,tisci_msg_rm_udmap_rx_ch_cfg:13,tisci_msg_rm_udmap_tx_ch_cfg:13,tisci_msg_sa2ul_get_dkek:15,tisci_msg_sa2ul_release_dkek:15,tisci_msg_sa2ul_set_dkek:15,tisci_msg_sec_handov:23,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:17,tisci_msg_soft_lock_otp_write_glob:16,tisci_msg_sys_reset:8,tisci_msg_vers:3,tisci_msg_write_keyrev:19,tisci_msg_write_otp_row:16,tisci_msg_write_swrev:19,topic:141,trace:[30,31],transfer:21,transmit:[13,21],transport:2,trigger:147,two:136,type:[42,56,72,87,103,117,132,142,146],uart0:[32,45,60,76,92,106,121],uart1:[32,45,60,76,92,106,121],uart2:[32,45,60,76,92,106,121],uart3:[32,45,92,106,121],uart4:[32,45,92,106,121],uart5:[32,45,92,106,121],uart6:[32,45,92,106,121],uart7:[92,106,121],uart8:[92,106,121],uart9:[92,106,121],uart:[31,146],udmap:13,ufs0:106,uid:[20,21,146],unencrypt:145,unlock:[28,146],unpair:11,usag:[3,5,6,7,8,9,10,11,12,13,14,16,18,24,26,27,28,135,147],usb0:[32,45,92,106,121],usb1:[32,106],usb3ss0:[60,76],usb3ss1:[60,76],user:[139,141,146,148],valid:[9,10,12,13,26,27,146],valu:[135,137],variou:146,vdc_data_vbusm_32b_ref_mcu2wkup:[60,76],vdc_data_vbusm_32b_ref_wkup2mcu:[60,76],vdc_data_vbusm_64b_ref_main2mcu:[60,76],vdc_data_vbusm_64b_ref_mcu2main:[60,76],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[60,76],vdc_infra_vbusp_32b_ref_mcu2main_infra:[60,76],vdc_infra_vbusp_32b_ref_wkup2main_infra:[60,76],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[60,76],vdc_nav_psil_128b_ref_main2mcu:[60,76],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[60,76],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[60,76],version:22,via:[136,146],virtual:[36,50,66,81,97,111,126],vpac0:[106,121],vpfe0:106,vtm0:45,vusr_dual0:121,wait:14,what:139,which:139,wise:[32,45,60,76,92,106,121],without:[5,25],wkup_cbass0:[60,76],wkup_cbass_fw0:[60,76],wkup_ctrl_mmr0:[60,76],wkup_ddpa0:[92,106,121],wkup_deepsleep_sources0:32,wkup_dmsc0:[60,76,92,106],wkup_dmsc0_cortex_m3_0:[60,76],wkup_ecc_aggr0:[60,76],wkup_esm0:[32,60,76,92,106,121],wkup_gpio0:[60,76,92,106,121],wkup_gpio1:[92,106,121],wkup_gpiomux_intrtr0:[60,66,76,81,92,97,106,111,121,126],wkup_gtc0:32,wkup_i2c0:[32,60,76,92,106,121],wkup_j7am_wakeup_16ff0:121,wkup_mcu_gpiomux_introuter0:[32,36],wkup_pbist0:32,wkup_pllctrl0:[60,76],wkup_porz_sync0:[92,106,121],wkup_psc0:[32,60,76,92,106,121],wkup_rtcss0:32,wkup_rti0:32,wkup_sms0:121,wkup_timer0:32,wkup_timer1:32,wkup_uart0:[32,60,76,92,106,121],wkup_vtm0:[32,60,76,92,106,121],wkup_wakeup0:92,wkupmcu2main_vd:[92,106,121],write:[11,16,19,138,139,143],writer:[18,142],x509:[22,142]}})