
BLE_p2pServer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010098  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a2c  080101d8  080101d8  000111d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011c04  08011c04  00012c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011c0c  08011c0c  00012c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011c10  08011c10  00012c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000020c  20000008  08011c14  00013008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000025  20000214  08011e20  00013214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  2000023c  08011e45  0001323c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000176c  20000250  08011e56  00013250  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  200019bc  08011e56  000139bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001324d  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00014000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  00014000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  00014000  2**2
                  ALLOC
 15 .debug_info   00030696  00000000  00000000  0001327d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006e87  00000000  00000000  00043913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002b40  00000000  00000000  0004a7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002111  00000000  00000000  0004d2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002e58a  00000000  00000000  0004f3f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00034b35  00000000  00000000  0007d97b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000fd0c5  00000000  00000000  000b24b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001af575  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000c3e8  00000000  00000000  001af5b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 000000b8  00000000  00000000  001bb9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000250 	.word	0x20000250
 800015c:	00000000 	.word	0x00000000
 8000160:	080101c0 	.word	0x080101c0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000254 	.word	0x20000254
 800017c:	080101c0 	.word	0x080101c0

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr
	...

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	@ 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8c:	f000 b988 	b.w	8000ea0 <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9d08      	ldr	r5, [sp, #32]
 8000bae:	468e      	mov	lr, r1
 8000bb0:	4604      	mov	r4, r0
 8000bb2:	4688      	mov	r8, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d14a      	bne.n	8000c4e <__udivmoddi4+0xa6>
 8000bb8:	428a      	cmp	r2, r1
 8000bba:	4617      	mov	r7, r2
 8000bbc:	d962      	bls.n	8000c84 <__udivmoddi4+0xdc>
 8000bbe:	fab2 f682 	clz	r6, r2
 8000bc2:	b14e      	cbz	r6, 8000bd8 <__udivmoddi4+0x30>
 8000bc4:	f1c6 0320 	rsb	r3, r6, #32
 8000bc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bcc:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd0:	40b7      	lsls	r7, r6
 8000bd2:	ea43 0808 	orr.w	r8, r3, r8
 8000bd6:	40b4      	lsls	r4, r6
 8000bd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bdc:	fa1f fc87 	uxth.w	ip, r7
 8000be0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000be4:	0c23      	lsrs	r3, r4, #16
 8000be6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bee:	fb01 f20c 	mul.w	r2, r1, ip
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0x62>
 8000bf6:	18fb      	adds	r3, r7, r3
 8000bf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bfc:	f080 80ea 	bcs.w	8000dd4 <__udivmoddi4+0x22c>
 8000c00:	429a      	cmp	r2, r3
 8000c02:	f240 80e7 	bls.w	8000dd4 <__udivmoddi4+0x22c>
 8000c06:	3902      	subs	r1, #2
 8000c08:	443b      	add	r3, r7
 8000c0a:	1a9a      	subs	r2, r3, r2
 8000c0c:	b2a3      	uxth	r3, r4
 8000c0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c1e:	459c      	cmp	ip, r3
 8000c20:	d909      	bls.n	8000c36 <__udivmoddi4+0x8e>
 8000c22:	18fb      	adds	r3, r7, r3
 8000c24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c28:	f080 80d6 	bcs.w	8000dd8 <__udivmoddi4+0x230>
 8000c2c:	459c      	cmp	ip, r3
 8000c2e:	f240 80d3 	bls.w	8000dd8 <__udivmoddi4+0x230>
 8000c32:	443b      	add	r3, r7
 8000c34:	3802      	subs	r0, #2
 8000c36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c3a:	eba3 030c 	sub.w	r3, r3, ip
 8000c3e:	2100      	movs	r1, #0
 8000c40:	b11d      	cbz	r5, 8000c4a <__udivmoddi4+0xa2>
 8000c42:	40f3      	lsrs	r3, r6
 8000c44:	2200      	movs	r2, #0
 8000c46:	e9c5 3200 	strd	r3, r2, [r5]
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d905      	bls.n	8000c5e <__udivmoddi4+0xb6>
 8000c52:	b10d      	cbz	r5, 8000c58 <__udivmoddi4+0xb0>
 8000c54:	e9c5 0100 	strd	r0, r1, [r5]
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4608      	mov	r0, r1
 8000c5c:	e7f5      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000c5e:	fab3 f183 	clz	r1, r3
 8000c62:	2900      	cmp	r1, #0
 8000c64:	d146      	bne.n	8000cf4 <__udivmoddi4+0x14c>
 8000c66:	4573      	cmp	r3, lr
 8000c68:	d302      	bcc.n	8000c70 <__udivmoddi4+0xc8>
 8000c6a:	4282      	cmp	r2, r0
 8000c6c:	f200 8105 	bhi.w	8000e7a <__udivmoddi4+0x2d2>
 8000c70:	1a84      	subs	r4, r0, r2
 8000c72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c76:	2001      	movs	r0, #1
 8000c78:	4690      	mov	r8, r2
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	d0e5      	beq.n	8000c4a <__udivmoddi4+0xa2>
 8000c7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c82:	e7e2      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000c84:	2a00      	cmp	r2, #0
 8000c86:	f000 8090 	beq.w	8000daa <__udivmoddi4+0x202>
 8000c8a:	fab2 f682 	clz	r6, r2
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	f040 80a4 	bne.w	8000ddc <__udivmoddi4+0x234>
 8000c94:	1a8a      	subs	r2, r1, r2
 8000c96:	0c03      	lsrs	r3, r0, #16
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	b280      	uxth	r0, r0
 8000c9e:	b2bc      	uxth	r4, r7
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ca6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000caa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cae:	fb04 f20c 	mul.w	r2, r4, ip
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d907      	bls.n	8000cc6 <__udivmoddi4+0x11e>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cbc:	d202      	bcs.n	8000cc4 <__udivmoddi4+0x11c>
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	f200 80e0 	bhi.w	8000e84 <__udivmoddi4+0x2dc>
 8000cc4:	46c4      	mov	ip, r8
 8000cc6:	1a9b      	subs	r3, r3, r2
 8000cc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ccc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cd4:	fb02 f404 	mul.w	r4, r2, r4
 8000cd8:	429c      	cmp	r4, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x144>
 8000cdc:	18fb      	adds	r3, r7, r3
 8000cde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x142>
 8000ce4:	429c      	cmp	r4, r3
 8000ce6:	f200 80ca 	bhi.w	8000e7e <__udivmoddi4+0x2d6>
 8000cea:	4602      	mov	r2, r0
 8000cec:	1b1b      	subs	r3, r3, r4
 8000cee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cf2:	e7a5      	b.n	8000c40 <__udivmoddi4+0x98>
 8000cf4:	f1c1 0620 	rsb	r6, r1, #32
 8000cf8:	408b      	lsls	r3, r1
 8000cfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000cfe:	431f      	orrs	r7, r3
 8000d00:	fa0e f401 	lsl.w	r4, lr, r1
 8000d04:	fa20 f306 	lsr.w	r3, r0, r6
 8000d08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d10:	4323      	orrs	r3, r4
 8000d12:	fa00 f801 	lsl.w	r8, r0, r1
 8000d16:	fa1f fc87 	uxth.w	ip, r7
 8000d1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d1e:	0c1c      	lsrs	r4, r3, #16
 8000d20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x1a0>
 8000d34:	193c      	adds	r4, r7, r4
 8000d36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d3a:	f080 809c 	bcs.w	8000e76 <__udivmoddi4+0x2ce>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f240 8099 	bls.w	8000e76 <__udivmoddi4+0x2ce>
 8000d44:	3802      	subs	r0, #2
 8000d46:	443c      	add	r4, r7
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	fa1f fe83 	uxth.w	lr, r3
 8000d50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d54:	fb09 4413 	mls	r4, r9, r3, r4
 8000d58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d60:	45a4      	cmp	ip, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1ce>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d6a:	f080 8082 	bcs.w	8000e72 <__udivmoddi4+0x2ca>
 8000d6e:	45a4      	cmp	ip, r4
 8000d70:	d97f      	bls.n	8000e72 <__udivmoddi4+0x2ca>
 8000d72:	3b02      	subs	r3, #2
 8000d74:	443c      	add	r4, r7
 8000d76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d7a:	eba4 040c 	sub.w	r4, r4, ip
 8000d7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d82:	4564      	cmp	r4, ip
 8000d84:	4673      	mov	r3, lr
 8000d86:	46e1      	mov	r9, ip
 8000d88:	d362      	bcc.n	8000e50 <__udivmoddi4+0x2a8>
 8000d8a:	d05f      	beq.n	8000e4c <__udivmoddi4+0x2a4>
 8000d8c:	b15d      	cbz	r5, 8000da6 <__udivmoddi4+0x1fe>
 8000d8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d92:	eb64 0409 	sbc.w	r4, r4, r9
 8000d96:	fa04 f606 	lsl.w	r6, r4, r6
 8000d9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d9e:	431e      	orrs	r6, r3
 8000da0:	40cc      	lsrs	r4, r1
 8000da2:	e9c5 6400 	strd	r6, r4, [r5]
 8000da6:	2100      	movs	r1, #0
 8000da8:	e74f      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000daa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dae:	0c01      	lsrs	r1, r0, #16
 8000db0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000db4:	b280      	uxth	r0, r0
 8000db6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dba:	463b      	mov	r3, r7
 8000dbc:	4638      	mov	r0, r7
 8000dbe:	463c      	mov	r4, r7
 8000dc0:	46b8      	mov	r8, r7
 8000dc2:	46be      	mov	lr, r7
 8000dc4:	2620      	movs	r6, #32
 8000dc6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dca:	eba2 0208 	sub.w	r2, r2, r8
 8000dce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dd2:	e766      	b.n	8000ca2 <__udivmoddi4+0xfa>
 8000dd4:	4601      	mov	r1, r0
 8000dd6:	e718      	b.n	8000c0a <__udivmoddi4+0x62>
 8000dd8:	4610      	mov	r0, r2
 8000dda:	e72c      	b.n	8000c36 <__udivmoddi4+0x8e>
 8000ddc:	f1c6 0220 	rsb	r2, r6, #32
 8000de0:	fa2e f302 	lsr.w	r3, lr, r2
 8000de4:	40b7      	lsls	r7, r6
 8000de6:	40b1      	lsls	r1, r6
 8000de8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df0:	430a      	orrs	r2, r1
 8000df2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000df6:	b2bc      	uxth	r4, r7
 8000df8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dfc:	0c11      	lsrs	r1, r2, #16
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb08 f904 	mul.w	r9, r8, r4
 8000e06:	40b0      	lsls	r0, r6
 8000e08:	4589      	cmp	r9, r1
 8000e0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e0e:	b280      	uxth	r0, r0
 8000e10:	d93e      	bls.n	8000e90 <__udivmoddi4+0x2e8>
 8000e12:	1879      	adds	r1, r7, r1
 8000e14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e18:	d201      	bcs.n	8000e1e <__udivmoddi4+0x276>
 8000e1a:	4589      	cmp	r9, r1
 8000e1c:	d81f      	bhi.n	8000e5e <__udivmoddi4+0x2b6>
 8000e1e:	eba1 0109 	sub.w	r1, r1, r9
 8000e22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e26:	fb09 f804 	mul.w	r8, r9, r4
 8000e2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e2e:	b292      	uxth	r2, r2
 8000e30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e34:	4542      	cmp	r2, r8
 8000e36:	d229      	bcs.n	8000e8c <__udivmoddi4+0x2e4>
 8000e38:	18ba      	adds	r2, r7, r2
 8000e3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e3e:	d2c4      	bcs.n	8000dca <__udivmoddi4+0x222>
 8000e40:	4542      	cmp	r2, r8
 8000e42:	d2c2      	bcs.n	8000dca <__udivmoddi4+0x222>
 8000e44:	f1a9 0102 	sub.w	r1, r9, #2
 8000e48:	443a      	add	r2, r7
 8000e4a:	e7be      	b.n	8000dca <__udivmoddi4+0x222>
 8000e4c:	45f0      	cmp	r8, lr
 8000e4e:	d29d      	bcs.n	8000d8c <__udivmoddi4+0x1e4>
 8000e50:	ebbe 0302 	subs.w	r3, lr, r2
 8000e54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e58:	3801      	subs	r0, #1
 8000e5a:	46e1      	mov	r9, ip
 8000e5c:	e796      	b.n	8000d8c <__udivmoddi4+0x1e4>
 8000e5e:	eba7 0909 	sub.w	r9, r7, r9
 8000e62:	4449      	add	r1, r9
 8000e64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6c:	fb09 f804 	mul.w	r8, r9, r4
 8000e70:	e7db      	b.n	8000e2a <__udivmoddi4+0x282>
 8000e72:	4673      	mov	r3, lr
 8000e74:	e77f      	b.n	8000d76 <__udivmoddi4+0x1ce>
 8000e76:	4650      	mov	r0, sl
 8000e78:	e766      	b.n	8000d48 <__udivmoddi4+0x1a0>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e6fd      	b.n	8000c7a <__udivmoddi4+0xd2>
 8000e7e:	443b      	add	r3, r7
 8000e80:	3a02      	subs	r2, #2
 8000e82:	e733      	b.n	8000cec <__udivmoddi4+0x144>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	443b      	add	r3, r7
 8000e8a:	e71c      	b.n	8000cc6 <__udivmoddi4+0x11e>
 8000e8c:	4649      	mov	r1, r9
 8000e8e:	e79c      	b.n	8000dca <__udivmoddi4+0x222>
 8000e90:	eba1 0109 	sub.w	r1, r1, r9
 8000e94:	46c4      	mov	ip, r8
 8000e96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9a:	fb09 f804 	mul.w	r8, r9, r4
 8000e9e:	e7c4      	b.n	8000e2a <__udivmoddi4+0x282>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <LL_EXTI_EnableIT_32_63+0x24>)
 8000eae:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000eb2:	4905      	ldr	r1, [pc, #20]	@ (8000ec8 <LL_EXTI_EnableIT_32_63+0x24>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	58000800 	.word	0x58000800

08000ecc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ed4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ed8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ee4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ee8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4013      	ands	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
}
 8000ef2:	bf00      	nop
 8000ef4:	3714      	adds	r7, #20
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000efe:	b480      	push	{r7}
 8000f00:	b085      	sub	sp, #20
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f0a:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000f1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4013      	ands	r3, r2
 8000f26:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f28:	68fb      	ldr	r3, [r7, #12]
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000f3a:	f003 ff67 	bl	8004e0c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000f3e:	f003 ff6b 	bl	8004e18 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000f42:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000f46:	f7ff ffad 	bl	8000ea4 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000f4a:	f00a fb19 	bl	800b580 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000f4e:	f000 f821 	bl	8000f94 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000f52:	f000 f8c1 	bl	80010d8 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000f56:	bf00      	nop
}
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000f5c:	b5b0      	push	{r4, r5, r7, lr}
 8000f5e:	b088      	sub	sp, #32
 8000f60:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f62:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <APPD_EnableCPU2+0x34>)
 8000f64:	1d3c      	adds	r4, r7, #4
 8000f66:	461d      	mov	r5, r3
 8000f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f70:	c403      	stmia	r4!, {r0, r1}
 8000f72:	8022      	strh	r2, [r4, #0]
 8000f74:	3402      	adds	r4, #2
 8000f76:	0c13      	lsrs	r3, r2, #16
 8000f78:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f7a:	f00c f851 	bl	800d020 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f7e:	1d3b      	adds	r3, r7, #4
 8000f80:	4618      	mov	r0, r3
 8000f82:	f00a fea2 	bl	800bcca <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f86:	bf00      	nop
}
 8000f88:	3720      	adds	r7, #32
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bdb0      	pop	{r4, r5, r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	080101d8 	.word	0x080101d8

08000f94 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	77fb      	strb	r3, [r7, #31]
 8000fb8:	e036      	b.n	8001028 <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000fba:	7ffb      	ldrb	r3, [r7, #31]
 8000fbc:	4a43      	ldr	r2, [pc, #268]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	4413      	add	r3, r2
 8000fc2:	799b      	ldrb	r3, [r3, #6]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d02c      	beq.n	8001022 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000fc8:	7ffb      	ldrb	r3, [r7, #31]
 8000fca:	4a40      	ldr	r2, [pc, #256]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8000fcc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000fd0:	4a3f      	ldr	r2, [pc, #252]	@ (80010d0 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d01b      	beq.n	800100e <APPD_SetCPU2GpioConfig+0x7a>
 8000fd6:	4a3e      	ldr	r2, [pc, #248]	@ (80010d0 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d821      	bhi.n	8001020 <APPD_SetCPU2GpioConfig+0x8c>
 8000fdc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000fe0:	d003      	beq.n	8000fea <APPD_SetCPU2GpioConfig+0x56>
 8000fe2:	4a3c      	ldr	r2, [pc, #240]	@ (80010d4 <APPD_SetCPU2GpioConfig+0x140>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d009      	beq.n	8000ffc <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8000fe8:	e01a      	b.n	8001020 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000fea:	7ffb      	ldrb	r3, [r7, #31]
 8000fec:	4a37      	ldr	r2, [pc, #220]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	4413      	add	r3, r2
 8000ff2:	889a      	ldrh	r2, [r3, #4]
 8000ff4:	8bbb      	ldrh	r3, [r7, #28]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	83bb      	strh	r3, [r7, #28]
          break;
 8000ffa:	e012      	b.n	8001022 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8000ffc:	7ffb      	ldrb	r3, [r7, #31]
 8000ffe:	4a33      	ldr	r2, [pc, #204]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	4413      	add	r3, r2
 8001004:	889a      	ldrh	r2, [r3, #4]
 8001006:	8b7b      	ldrh	r3, [r7, #26]
 8001008:	4313      	orrs	r3, r2
 800100a:	837b      	strh	r3, [r7, #26]
          break;
 800100c:	e009      	b.n	8001022 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 800100e:	7ffb      	ldrb	r3, [r7, #31]
 8001010:	4a2e      	ldr	r2, [pc, #184]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	4413      	add	r3, r2
 8001016:	889a      	ldrh	r2, [r3, #4]
 8001018:	8b3b      	ldrh	r3, [r7, #24]
 800101a:	4313      	orrs	r3, r2
 800101c:	833b      	strh	r3, [r7, #24]
          break;
 800101e:	e000      	b.n	8001022 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001020:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001022:	7ffb      	ldrb	r3, [r7, #31]
 8001024:	3301      	adds	r3, #1
 8001026:	77fb      	strb	r3, [r7, #31]
 8001028:	7ffb      	ldrb	r3, [r7, #31]
 800102a:	2b25      	cmp	r3, #37	@ 0x25
 800102c:	d9c5      	bls.n	8000fba <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001032:	2301      	movs	r3, #1
 8001034:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001036:	2303      	movs	r3, #3
 8001038:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 800103a:	8bbb      	ldrh	r3, [r7, #28]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d014      	beq.n	800106a <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001040:	8bbb      	ldrh	r3, [r7, #28]
 8001042:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	2001      	movs	r0, #1
 8001046:	f7ff ff41 	bl	8000ecc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 800104a:	2001      	movs	r0, #1
 800104c:	f7ff ff57 	bl	8000efe <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	4619      	mov	r1, r3
 8001054:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001058:	f004 fc12 	bl	8005880 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 800105c:	8bbb      	ldrh	r3, [r7, #28]
 800105e:	2200      	movs	r2, #0
 8001060:	4619      	mov	r1, r3
 8001062:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001066:	f004 fd7b 	bl	8005b60 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 800106a:	8b7b      	ldrh	r3, [r7, #26]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d012      	beq.n	8001096 <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001070:	8b7b      	ldrh	r3, [r7, #26]
 8001072:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001074:	2002      	movs	r0, #2
 8001076:	f7ff ff29 	bl	8000ecc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 800107a:	2002      	movs	r0, #2
 800107c:	f7ff ff3f 	bl	8000efe <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	4619      	mov	r1, r3
 8001084:	4813      	ldr	r0, [pc, #76]	@ (80010d4 <APPD_SetCPU2GpioConfig+0x140>)
 8001086:	f004 fbfb 	bl	8005880 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 800108a:	8b7b      	ldrh	r3, [r7, #26]
 800108c:	2200      	movs	r2, #0
 800108e:	4619      	mov	r1, r3
 8001090:	4810      	ldr	r0, [pc, #64]	@ (80010d4 <APPD_SetCPU2GpioConfig+0x140>)
 8001092:	f004 fd65 	bl	8005b60 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8001096:	8b3b      	ldrh	r3, [r7, #24]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d013      	beq.n	80010c4 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 800109c:	8b3b      	ldrh	r3, [r7, #24]
 800109e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a0:	2004      	movs	r0, #4
 80010a2:	f7ff ff13 	bl	8000ecc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80010a6:	2004      	movs	r0, #4
 80010a8:	f7ff ff29 	bl	8000efe <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	4619      	mov	r1, r3
 80010b0:	4807      	ldr	r0, [pc, #28]	@ (80010d0 <APPD_SetCPU2GpioConfig+0x13c>)
 80010b2:	f004 fbe5 	bl	8005880 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80010b6:	8b3b      	ldrh	r3, [r7, #24]
 80010b8:	2200      	movs	r2, #0
 80010ba:	4619      	mov	r1, r3
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <APPD_SetCPU2GpioConfig+0x13c>)
 80010be:	f004 fd4f 	bl	8005b60 <HAL_GPIO_WritePin>
  }
  
/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80010c2:	bf00      	nop
 80010c4:	bf00      	nop
}
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	08011650 	.word	0x08011650
 80010d0:	48000800 	.word	0x48000800
 80010d4:	48000400 	.word	0x48000400

080010d8 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80010dc:	bf00      	nop
}
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	af00      	add	r7, sp, #0
#endif
  }
  else if (CFG_DEBUG_TRACE_UART == hw_uart1)
  {
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 80010ea:	f001 fd2f 	bl	8002b4c <MX_USART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 80010ee:	bf00      	nop
}
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b084      	sub	sp, #16
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	60f8      	str	r0, [r7, #12]
 80010fa:	460b      	mov	r3, r1
 80010fc:	607a      	str	r2, [r7, #4]
 80010fe:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001100:	897a      	ldrh	r2, [r7, #10]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	68f9      	ldr	r1, [r7, #12]
 8001106:	2000      	movs	r0, #0
 8001108:	f001 fb70 	bl	80027ec <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 800110c:	bf00      	nop
}
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800111c:	4b07      	ldr	r3, [pc, #28]	@ (800113c <LL_C2_PWR_SetPowerMode+0x28>)
 800111e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001122:	f023 0207 	bic.w	r2, r3, #7
 8001126:	4905      	ldr	r1, [pc, #20]	@ (800113c <LL_C2_PWR_SetPowerMode+0x28>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4313      	orrs	r3, r2
 800112c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	58000400 	.word	0x58000400

08001140 <LL_EXTI_EnableIT_32_63>:
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001148:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <LL_EXTI_EnableIT_32_63+0x24>)
 800114a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800114e:	4905      	ldr	r1, [pc, #20]	@ (8001164 <LL_EXTI_EnableIT_32_63+0x24>)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4313      	orrs	r3, r2
 8001154:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	58000800 	.word	0x58000800

08001168 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001174:	4a0a      	ldr	r2, [pc, #40]	@ (80011a0 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8001176:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800117a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800117e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001182:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	021b      	lsls	r3, r3, #8
 800118a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800118e:	4313      	orrs	r3, r2
 8001190:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	cafecafe 	.word	0xcafecafe

080011a4 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80011ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80011b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4313      	orrs	r3, r2
 80011be:	608b      	str	r3, [r1, #8]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80011d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80011f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001202:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 8001214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001218:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800121c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001220:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001224:	d101      	bne.n	800122a <LL_RCC_IsActiveFlag_PINRST+0x1a>
 8001226:	2301      	movs	r3, #1
 8001228:	e000      	b.n	800122c <LL_RCC_IsActiveFlag_PINRST+0x1c>
 800122a:	2300      	movs	r3, #0
}
 800122c:	4618      	mov	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 800123a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800123e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001246:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800124a:	d101      	bne.n	8001250 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 800124c:	2301      	movs	r3, #1
 800124e:	e000      	b.n	8001252 <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <LL_AHB3_GRP1_EnableClock>:
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001264:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001268:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800126a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4313      	orrs	r3, r2
 8001272:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001278:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4013      	ands	r3, r2
 800127e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001280:	68fb      	ldr	r3, [r7, #12]
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
	...

08001290 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001294:	4b04      	ldr	r3, [pc, #16]	@ (80012a8 <LL_DBGMCU_GetDeviceID+0x18>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	e0042000 	.word	0xe0042000

080012ac <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <LL_DBGMCU_GetRevisionID+0x18>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	0c1b      	lsrs	r3, r3, #16
 80012b6:	b29b      	uxth	r3, r3
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	e0042000 	.word	0xe0042000

080012c8 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685a      	ldr	r2, [r3, #4]
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	041b      	lsls	r3, r3, #16
 80012da:	431a      	orrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	605a      	str	r2, [r3, #4]
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	431a      	orrs	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	605a      	str	r2, [r3, #4]
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <LL_C2_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800130e:	b480      	push	{r7}
 8001310:	b083      	sub	sp, #12
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	695a      	ldr	r2, [r3, #20]
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	041b      	lsls	r3, r3, #16
 8001320:	431a      	orrs	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	615a      	str	r2, [r3, #20]
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <LL_C2_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	695a      	ldr	r2, [r3, #20]
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	431a      	orrs	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	615a      	str	r2, [r3, #20]
}
 8001348:	bf00      	nop
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	609a      	str	r2, [r3, #8]
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <LL_C2_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	619a      	str	r2, [r3, #24]
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001390:	4b05      	ldr	r3, [pc, #20]	@ (80013a8 <LL_LPM_EnableSleep+0x1c>)
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <LL_LPM_EnableSleep+0x1c>)
 8001396:	f023 0304 	bic.w	r3, r3, #4
 800139a:	6113      	str	r3, [r2, #16]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	22ff      	movs	r2, #255	@ 0xff
 80013b8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	22ca      	movs	r2, #202	@ 0xca
 80013d2:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2253      	movs	r2, #83	@ 0x53
 80013d8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b083      	sub	sp, #12
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f023 0207 	bic.w	r2, r3, #7
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	431a      	orrs	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	609a      	str	r2, [r3, #8]
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <MX_APPE_Config+0x18>)
 8001412:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001416:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001418:	f000 f830 	bl	800147c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 800141c:	f000 f870 	bl	8001500 <Config_HSE>

  return;
 8001420:	bf00      	nop
}
 8001422:	bd80      	pop	{r7, pc}
 8001424:	58004000 	.word	0x58004000

08001428 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 800142c:	f000 f87c 	bl	8001528 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001430:	f000 f894 	bl	800155c <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001434:	4909      	ldr	r1, [pc, #36]	@ (800145c <MX_APPE_Init+0x34>)
 8001436:	2000      	movs	r0, #0
 8001438:	f000 ff32 	bl	80022a0 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 800143c:	f7ff fd7b 	bl	8000f36 <APPD_Init>

  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001440:	2101      	movs	r1, #1
 8001442:	2001      	movs	r0, #1
 8001444:	f00b fe92 	bl	800d16c <UTIL_LPM_SetOffMode>

  Led_Init();
 8001448:	f000 f9ea 	bl	8001820 <Led_Init>

  Button_Init();
 800144c:	f000 f9f8 	bl	8001840 <Button_Init>
  
  RxUART_Init();
 8001450:	f000 fa7a 	bl	8001948 <RxUART_Init>

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001454:	f000 f890 	bl	8001578 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001458:	bf00      	nop
}
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000668 	.word	0x20000668

08001460 <Init_Smps>:

void Init_Smps(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001464:	bf00      	nop
}
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <Init_Exti>:

void Init_Exti(void)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8001472:	2050      	movs	r0, #80	@ 0x50
 8001474:	f7ff fe64 	bl	8001140 <LL_EXTI_EnableIT_32_63>

  return;
 8001478:	bf00      	nop
}
 800147a:	bd80      	pop	{r7, pc}

0800147c <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
#if (CFG_HW_RESET_BY_FW == 1)
  Reset_BackupDomain();
 8001480:	f000 f804 	bl	800148c <Reset_BackupDomain>

  Reset_IPCC();
 8001484:	f000 f81a 	bl	80014bc <Reset_IPCC>
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001488:	bf00      	nop
}
 800148a:	bd80      	pop	{r7, pc}

0800148c <Reset_BackupDomain>:

#if (CFG_HW_RESET_BY_FW == 1)
static void Reset_BackupDomain(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 8001490:	f7ff febe 	bl	8001210 <LL_RCC_IsActiveFlag_PINRST>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d00d      	beq.n	80014b6 <Reset_BackupDomain+0x2a>
 800149a:	f7ff fecc 	bl	8001236 <LL_RCC_IsActiveFlag_SFTRST>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d108      	bne.n	80014b6 <Reset_BackupDomain+0x2a>
  {
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 80014a4:	f004 fc36 	bl	8005d14 <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 80014a8:	f004 fc34 	bl	8005d14 <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_BACKUPRESET_FORCE();
 80014ac:	f7ff fe8e 	bl	80011cc <LL_RCC_ForceBackupDomainReset>
    __HAL_RCC_BACKUPRESET_RELEASE();
 80014b0:	f7ff fe9d 	bl	80011ee <LL_RCC_ReleaseBackupDomainReset>
  }

  return;
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
}
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <Reset_IPCC>:

static void Reset_IPCC(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 80014c0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80014c4:	f7ff feca 	bl	800125c <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_ClearFlag_CHx(
 80014c8:	213f      	movs	r1, #63	@ 0x3f
 80014ca:	480c      	ldr	r0, [pc, #48]	@ (80014fc <Reset_IPCC+0x40>)
 80014cc:	f7ff ff42 	bl	8001354 <LL_C1_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_ClearFlag_CHx(
 80014d0:	213f      	movs	r1, #63	@ 0x3f
 80014d2:	480a      	ldr	r0, [pc, #40]	@ (80014fc <Reset_IPCC+0x40>)
 80014d4:	f7ff ff4c 	bl	8001370 <LL_C2_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableTransmitChannel(
 80014d8:	213f      	movs	r1, #63	@ 0x3f
 80014da:	4808      	ldr	r0, [pc, #32]	@ (80014fc <Reset_IPCC+0x40>)
 80014dc:	f7ff fef4 	bl	80012c8 <LL_C1_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableTransmitChannel(
 80014e0:	213f      	movs	r1, #63	@ 0x3f
 80014e2:	4806      	ldr	r0, [pc, #24]	@ (80014fc <Reset_IPCC+0x40>)
 80014e4:	f7ff ff13 	bl	800130e <LL_C2_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableReceiveChannel(
 80014e8:	213f      	movs	r1, #63	@ 0x3f
 80014ea:	4804      	ldr	r0, [pc, #16]	@ (80014fc <Reset_IPCC+0x40>)
 80014ec:	f7ff fefe 	bl	80012ec <LL_C1_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableReceiveChannel(
 80014f0:	213f      	movs	r1, #63	@ 0x3f
 80014f2:	4802      	ldr	r0, [pc, #8]	@ (80014fc <Reset_IPCC+0x40>)
 80014f4:	f7ff ff1d 	bl	8001332 <LL_C2_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  return;
 80014f8:	bf00      	nop
}
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	58000c00 	.word	0x58000c00

08001500 <Config_HSE>:
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001506:	2000      	movs	r0, #0
 8001508:	f00a fa74 	bl	800b9f4 <OTP_Read>
 800150c:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d005      	beq.n	8001520 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	799b      	ldrb	r3, [r3, #6]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fe25 	bl	8001168 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800151e:	bf00      	nop
 8001520:	bf00      	nop
}
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <System_Init>:

static void System_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  Init_Smps();
 800152c:	f7ff ff98 	bl	8001460 <Init_Smps>

  Init_Exti();
 8001530:	f7ff ff9d 	bl	800146e <Init_Exti>

  Init_Rtc();
 8001534:	f000 f802 	bl	800153c <Init_Rtc>

  return;
 8001538:	bf00      	nop
}
 800153a:	bd80      	pop	{r7, pc}

0800153c <Init_Rtc>:

static void Init_Rtc(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001540:	4805      	ldr	r0, [pc, #20]	@ (8001558 <Init_Rtc+0x1c>)
 8001542:	f7ff ff40 	bl	80013c6 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001546:	2100      	movs	r1, #0
 8001548:	4803      	ldr	r0, [pc, #12]	@ (8001558 <Init_Rtc+0x1c>)
 800154a:	f7ff ff4c 	bl	80013e6 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 800154e:	4802      	ldr	r0, [pc, #8]	@ (8001558 <Init_Rtc+0x1c>)
 8001550:	f7ff ff2c 	bl	80013ac <LL_RTC_EnableWriteProtection>

  return;
 8001554:	bf00      	nop
}
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40002800 	.word	0x40002800

0800155c <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001560:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001564:	f7ff fe1e 	bl	80011a4 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001568:	f00b fdee 	bl	800d148 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 800156c:	2004      	movs	r0, #4
 800156e:	f7ff fdd1 	bl	8001114 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001572:	bf00      	nop
}
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b088      	sub	sp, #32
 800157c:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 800157e:	f00b fb95 	bl	800ccac <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001582:	4a11      	ldr	r2, [pc, #68]	@ (80015c8 <appe_Tl_Init+0x50>)
 8001584:	2100      	movs	r1, #0
 8001586:	2040      	movs	r0, #64	@ 0x40
 8001588:	f00b ffa2 	bl	800d4d0 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 800158c:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <appe_Tl_Init+0x54>)
 800158e:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001590:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <appe_Tl_Init+0x58>)
 8001592:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001594:	463b      	mov	r3, r7
 8001596:	4619      	mov	r1, r3
 8001598:	480e      	ldr	r0, [pc, #56]	@ (80015d4 <appe_Tl_Init+0x5c>)
 800159a:	f00a fc71 	bl	800be80 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800159e:	4b0e      	ldr	r3, [pc, #56]	@ (80015d8 <appe_Tl_Init+0x60>)
 80015a0:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <appe_Tl_Init+0x64>)
 80015a4:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80015a6:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <appe_Tl_Init+0x68>)
 80015a8:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80015aa:	f240 533c 	movw	r3, #1340	@ 0x53c
 80015ae:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 80015b0:	f107 0308 	add.w	r3, r7, #8
 80015b4:	4618      	mov	r0, r3
 80015b6:	f00b fcbf 	bl	800cf38 <TL_MM_Init>

  TL_Enable();
 80015ba:	f00b fb71 	bl	800cca0 <TL_Enable>

  return;
 80015be:	bf00      	nop
}
 80015c0:	3720      	adds	r7, #32
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	0800beb9 	.word	0x0800beb9
 80015cc:	20030734 	.word	0x20030734
 80015d0:	080015e5 	.word	0x080015e5
 80015d4:	080015fd 	.word	0x080015fd
 80015d8:	2003094c 	.word	0x2003094c
 80015dc:	20030840 	.word	0x20030840
 80015e0:	200301f8 	.word	0x200301f8

080015e4 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 80015ee:	bf00      	nop
}
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
	...

080015fc <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	330b      	adds	r3, #11
 800160a:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	b29b      	uxth	r3, r3
 8001612:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8001616:	2b07      	cmp	r3, #7
 8001618:	d860      	bhi.n	80016dc <APPE_SysUserEvtRx+0xe0>
 800161a:	a201      	add	r2, pc, #4	@ (adr r2, 8001620 <APPE_SysUserEvtRx+0x24>)
 800161c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001620:	08001641 	.word	0x08001641
 8001624:	08001683 	.word	0x08001683
 8001628:	08001691 	.word	0x08001691
 800162c:	080016dd 	.word	0x080016dd
 8001630:	080016ad 	.word	0x080016ad
 8001634:	080016bd 	.word	0x080016bd
 8001638:	080016c5 	.word	0x080016c5
 800163c:	080016d5 	.word	0x080016d5
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8001640:	f107 030c 	add.w	r3, r7, #12
 8001644:	4618      	mov	r0, r3
 8001646:	f00a fb6d 	bl	800bd24 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 800164a:	7b3b      	ldrb	r3, [r7, #12]
 800164c:	4619      	mov	r1, r3
 800164e:	7b7b      	ldrb	r3, [r7, #13]
 8001650:	461a      	mov	r2, r3
 8001652:	7bbb      	ldrb	r3, [r7, #14]
 8001654:	4824      	ldr	r0, [pc, #144]	@ (80016e8 <APPE_SysUserEvtRx+0xec>)
 8001656:	f00c fd9d 	bl	800e194 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 800165a:	7c3b      	ldrb	r3, [r7, #16]
 800165c:	4619      	mov	r1, r3
 800165e:	4823      	ldr	r0, [pc, #140]	@ (80016ec <APPE_SysUserEvtRx+0xf0>)
 8001660:	f00c fd98 	bl	800e194 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 8001664:	7dbb      	ldrb	r3, [r7, #22]
 8001666:	4619      	mov	r1, r3
 8001668:	7dfb      	ldrb	r3, [r7, #23]
 800166a:	461a      	mov	r2, r3
 800166c:	7e3b      	ldrb	r3, [r7, #24]
 800166e:	4820      	ldr	r0, [pc, #128]	@ (80016f0 <APPE_SysUserEvtRx+0xf4>)
 8001670:	f00c fd90 	bl	800e194 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 8001674:	481f      	ldr	r0, [pc, #124]	@ (80016f4 <APPE_SysUserEvtRx+0xf8>)
 8001676:	f00c fd8d 	bl	800e194 <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 f870 	bl	8001760 <APPE_SysEvtReadyProcessing>
    break;
 8001680:	e02d      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 8001682:	481d      	ldr	r0, [pc, #116]	@ (80016f8 <APPE_SysUserEvtRx+0xfc>)
 8001684:	f00c fd86 	bl	800e194 <iprintf>
    APPE_SysEvtError(pPayload);
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f000 f843 	bl	8001714 <APPE_SysEvtError>
    break;
 800168e:	e026      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001690:	481a      	ldr	r0, [pc, #104]	@ (80016fc <APPE_SysUserEvtRx+0x100>)
 8001692:	f00c fdef 	bl	800e274 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800169a:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	461a      	mov	r2, r3
 80016a4:	4816      	ldr	r0, [pc, #88]	@ (8001700 <APPE_SysUserEvtRx+0x104>)
 80016a6:	f00c fd75 	bl	800e194 <iprintf>
    break;
 80016aa:	e018      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4619      	mov	r1, r3
 80016b4:	4813      	ldr	r0, [pc, #76]	@ (8001704 <APPE_SysUserEvtRx+0x108>)
 80016b6:	f00c fd6d 	bl	800e194 <iprintf>
    break;
 80016ba:	e010      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 80016bc:	4812      	ldr	r0, [pc, #72]	@ (8001708 <APPE_SysUserEvtRx+0x10c>)
 80016be:	f00c fd69 	bl	800e194 <iprintf>
    break;
 80016c2:	e00c      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4619      	mov	r1, r3
 80016cc:	480f      	ldr	r0, [pc, #60]	@ (800170c <APPE_SysUserEvtRx+0x110>)
 80016ce:	f00c fd61 	bl	800e194 <iprintf>
    break;
 80016d2:	e004      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80016d4:	480e      	ldr	r0, [pc, #56]	@ (8001710 <APPE_SysUserEvtRx+0x114>)
 80016d6:	f00c fd5d 	bl	800e194 <iprintf>
    break;
 80016da:	e000      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 80016dc:	bf00      	nop
  }

  return;
 80016de:	bf00      	nop
}
 80016e0:	3720      	adds	r7, #32
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	080101f4 	.word	0x080101f4
 80016ec:	08010218 	.word	0x08010218
 80016f0:	08010234 	.word	0x08010234
 80016f4:	0801024c 	.word	0x0801024c
 80016f8:	0801026c 	.word	0x0801026c
 80016fc:	08010290 	.word	0x08010290
 8001700:	080102e0 	.word	0x080102e0
 8001704:	08010308 	.word	0x08010308
 8001708:	08010344 	.word	0x08010344
 800170c:	08010368 	.word	0x08010368
 8001710:	080103a4 	.word	0x080103a4

08001714 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	330b      	adds	r3, #11
 8001722:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	3302      	adds	r3, #2
 8001728:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	4619      	mov	r1, r3
 8001730:	4808      	ldr	r0, [pc, #32]	@ (8001754 <APPE_SysEvtError+0x40>)
 8001732:	f00c fd2f 	bl	800e194 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d103      	bne.n	8001746 <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 800173e:	4806      	ldr	r0, [pc, #24]	@ (8001758 <APPE_SysEvtError+0x44>)
 8001740:	f00c fd98 	bl	800e274 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001744:	e003      	b.n	800174e <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 8001746:	4805      	ldr	r0, [pc, #20]	@ (800175c <APPE_SysEvtError+0x48>)
 8001748:	f00c fd94 	bl	800e274 <puts>
  return;
 800174c:	bf00      	nop
}
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	080103c8 	.word	0x080103c8
 8001758:	080103f8 	.word	0x080103f8
 800175c:	08010434 	.word	0x08010434

08001760 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08a      	sub	sp, #40	@ 0x28
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001776:	2300      	movs	r3, #0
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 800177a:	2300      	movs	r3, #0
 800177c:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	330b      	adds	r3, #11
 8001784:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3302      	adds	r3, #2
 800178a:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d128      	bne.n	80017e6 <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001794:	481d      	ldr	r0, [pc, #116]	@ (800180c <APPE_SysEvtReadyProcessing+0xac>)
 8001796:	f00c fd6d 	bl	800e274 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800179a:	f7ff fbdf 	bl	8000f5c <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800179e:	230f      	movs	r3, #15
 80017a0:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 80017a2:	237f      	movs	r3, #127	@ 0x7f
 80017a4:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80017a6:	f7ff fd81 	bl	80012ac <LL_DBGMCU_GetRevisionID>
 80017aa:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 80017ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017ae:	4818      	ldr	r0, [pc, #96]	@ (8001810 <APPE_SysEvtReadyProcessing+0xb0>)
 80017b0:	f00c fcf0 	bl	800e194 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 80017b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 80017ba:	f7ff fd69 	bl	8001290 <LL_DBGMCU_GetDeviceID>
 80017be:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 80017c0:	6a39      	ldr	r1, [r7, #32]
 80017c2:	4814      	ldr	r0, [pc, #80]	@ (8001814 <APPE_SysEvtReadyProcessing+0xb4>)
 80017c4:	f00c fce6 	bl	800e194 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 80017c8:	6a3b      	ldr	r3, [r7, #32]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 80017ce:	f107 0308 	add.w	r3, r7, #8
 80017d2:	4618      	mov	r0, r3
 80017d4:	f00a fa90 	bl	800bcf8 <SHCI_C2_Config>

    APP_BLE_Init();
 80017d8:	f001 fe18 	bl	800340c <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80017dc:	2100      	movs	r1, #0
 80017de:	2001      	movs	r0, #1
 80017e0:	f00b fcc4 	bl	800d16c <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80017e4:	e00e      	b.n	8001804 <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d106      	bne.n	80017fc <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80017ee:	480a      	ldr	r0, [pc, #40]	@ (8001818 <APPE_SysEvtReadyProcessing+0xb8>)
 80017f0:	f00c fcd0 	bl	800e194 <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
  return;
 80017fa:	e003      	b.n	8001804 <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80017fc:	4807      	ldr	r0, [pc, #28]	@ (800181c <APPE_SysEvtReadyProcessing+0xbc>)
 80017fe:	f00c fcc9 	bl	800e194 <iprintf>
  return;
 8001802:	bf00      	nop
}
 8001804:	3728      	adds	r7, #40	@ 0x28
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	0801046c 	.word	0x0801046c
 8001810:	08010488 	.word	0x08010488
 8001814:	080104ac 	.word	0x080104ac
 8001818:	080104cc 	.word	0x080104cc
 800181c:	08010500 	.word	0x08010500

08001820 <Led_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Led_Init( void )
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
#if (CFG_LED_SUPPORTED == 1)
  /**
   * Leds Initialization
   */

  BSP_LED_Init(LED_BLUE);
 8001824:	2000      	movs	r0, #0
 8001826:	f003 f90b 	bl	8004a40 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 800182a:	2001      	movs	r0, #1
 800182c:	f003 f908 	bl	8004a40 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8001830:	2002      	movs	r0, #2
 8001832:	f003 f905 	bl	8004a40 <BSP_LED_Init>

  BSP_LED_On(LED_GREEN);
 8001836:	2001      	movs	r0, #1
 8001838:	f003 f93c 	bl	8004ab4 <BSP_LED_On>
#endif

  return;
 800183c:	bf00      	nop
}
 800183e:	bd80      	pop	{r7, pc}

08001840 <Button_Init>:

static void Button_Init( void )
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */

  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 8001844:	2101      	movs	r1, #1
 8001846:	2000      	movs	r0, #0
 8001848:	f003 f968 	bl	8004b1c <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 800184c:	2101      	movs	r1, #1
 800184e:	2001      	movs	r0, #1
 8001850:	f003 f964 	bl	8004b1c <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
 8001854:	2101      	movs	r1, #1
 8001856:	2002      	movs	r0, #2
 8001858:	f003 f960 	bl	8004b1c <BSP_PB_Init>
#endif

  return;
 800185c:	bf00      	nop
}
 800185e:	bd80      	pop	{r7, pc}

08001860 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001868:	f003 faac 	bl	8004dc4 <HAL_GetTick>
 800186c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001878:	d00a      	beq.n	8001890 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800187a:	f003 fabb 	bl	8004df4 <HAL_GetTickFreq>
 800187e:	4603      	mov	r3, r0
 8001880:	461a      	mov	r2, r3
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	4413      	add	r3, r2
 8001886:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001888:	e002      	b.n	8001890 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800188a:	f7ff fd7f 	bl	800138c <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 800188e:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001890:	f003 fa98 	bl	8004dc4 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	68fa      	ldr	r2, [r7, #12]
 800189c:	429a      	cmp	r2, r3
 800189e:	d8f4      	bhi.n	800188a <HAL_Delay+0x2a>
  }
}
 80018a0:	bf00      	nop
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80018ae:	f04f 30ff 	mov.w	r0, #4294967295
 80018b2:	f00b fc8b 	bl	800d1cc <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}

080018ba <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80018be:	bf00      	nop
}
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80018d0:	2100      	movs	r1, #0
 80018d2:	2040      	movs	r0, #64	@ 0x40
 80018d4:	f00b fe1e 	bl	800d514 <UTIL_SEQ_SetTask>
  return;
 80018d8:	bf00      	nop
}
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018e8:	2002      	movs	r0, #2
 80018ea:	f00b fe7f 	bl	800d5ec <UTIL_SEQ_SetEvt>
  return;
 80018ee:	bf00      	nop
}
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018fe:	2002      	movs	r0, #2
 8001900:	f00b fe94 	bl	800d62c <UTIL_SEQ_WaitEvt>
  return;
 8001904:	bf00      	nop
}
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	2b10      	cmp	r3, #16
 800191a:	d006      	beq.n	800192a <HAL_GPIO_EXTI_Callback+0x1e>
 800191c:	2b10      	cmp	r3, #16
 800191e:	dc0d      	bgt.n	800193c <HAL_GPIO_EXTI_Callback+0x30>
 8001920:	2b01      	cmp	r3, #1
 8001922:	d005      	beq.n	8001930 <HAL_GPIO_EXTI_Callback+0x24>
 8001924:	2b02      	cmp	r3, #2
 8001926:	d006      	beq.n	8001936 <HAL_GPIO_EXTI_Callback+0x2a>
    case BUTTON_SW3_PIN:
      APP_BLE_Key_Button3_Action();
      break;

    default:
      break;
 8001928:	e008      	b.n	800193c <HAL_GPIO_EXTI_Callback+0x30>
      APP_BLE_Key_Button1_Action();
 800192a:	f002 f8af 	bl	8003a8c <APP_BLE_Key_Button1_Action>
      break; 
 800192e:	e006      	b.n	800193e <HAL_GPIO_EXTI_Callback+0x32>
      APP_BLE_Key_Button2_Action();
 8001930:	f002 f8b2 	bl	8003a98 <APP_BLE_Key_Button2_Action>
      break; 
 8001934:	e003      	b.n	800193e <HAL_GPIO_EXTI_Callback+0x32>
      APP_BLE_Key_Button3_Action();
 8001936:	f002 f8b7 	bl	8003aa8 <APP_BLE_Key_Button3_Action>
      break;
 800193a:	e000      	b.n	800193e <HAL_GPIO_EXTI_Callback+0x32>
      break;
 800193c:	bf00      	nop

  }
  return;
 800193e:	bf00      	nop
}
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <RxUART_Init>:

static void RxUART_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 800194c:	4b03      	ldr	r3, [pc, #12]	@ (800195c <RxUART_Init+0x14>)
 800194e:	2201      	movs	r2, #1
 8001950:	4903      	ldr	r1, [pc, #12]	@ (8001960 <RxUART_Init+0x18>)
 8001952:	2000      	movs	r0, #0
 8001954:	f000 ff10 	bl	8002778 <HW_UART_Receive_IT>
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	08001965 	.word	0x08001965
 8001960:	20000274 	.word	0x20000274

08001964 <RxCpltCallback>:

static void RxCpltCallback(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 8001968:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <RxCpltCallback+0x5c>)
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	2bff      	cmp	r3, #255	@ 0xff
 800196e:	d81e      	bhi.n	80019ae <RxCpltCallback+0x4a>
  {
    if (aRxBuffer[0] == '\r')
 8001970:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <RxCpltCallback+0x60>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b0d      	cmp	r3, #13
 8001976:	d10f      	bne.n	8001998 <RxCpltCallback+0x34>
    {
      APP_DBG_MSG("received %s\n", CommandString);
 8001978:	4913      	ldr	r1, [pc, #76]	@ (80019c8 <RxCpltCallback+0x64>)
 800197a:	4814      	ldr	r0, [pc, #80]	@ (80019cc <RxCpltCallback+0x68>)
 800197c:	f00c fc0a 	bl	800e194 <iprintf>

      UartCmdExecute();
 8001980:	f000 f828 	bl	80019d4 <UartCmdExecute>

      /* Clear receive buffer and character counter*/
      indexReceiveChar = 0;
 8001984:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <RxCpltCallback+0x5c>)
 8001986:	2200      	movs	r2, #0
 8001988:	801a      	strh	r2, [r3, #0]
      memset(CommandString, 0, C_SIZE_CMD_STRING);
 800198a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800198e:	2100      	movs	r1, #0
 8001990:	480d      	ldr	r0, [pc, #52]	@ (80019c8 <RxCpltCallback+0x64>)
 8001992:	f00c fd4f 	bl	800e434 <memset>
 8001996:	e00a      	b.n	80019ae <RxCpltCallback+0x4a>
    }
    else
    {
      CommandString[indexReceiveChar++] = aRxBuffer[0];
 8001998:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <RxCpltCallback+0x5c>)
 800199a:	881b      	ldrh	r3, [r3, #0]
 800199c:	1c5a      	adds	r2, r3, #1
 800199e:	b291      	uxth	r1, r2
 80019a0:	4a07      	ldr	r2, [pc, #28]	@ (80019c0 <RxCpltCallback+0x5c>)
 80019a2:	8011      	strh	r1, [r2, #0]
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <RxCpltCallback+0x60>)
 80019a8:	7819      	ldrb	r1, [r3, #0]
 80019aa:	4b07      	ldr	r3, [pc, #28]	@ (80019c8 <RxCpltCallback+0x64>)
 80019ac:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 80019ae:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <RxCpltCallback+0x6c>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	4904      	ldr	r1, [pc, #16]	@ (80019c4 <RxCpltCallback+0x60>)
 80019b4:	2000      	movs	r0, #0
 80019b6:	f000 fedf 	bl	8002778 <HW_UART_Receive_IT>
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	2000037c 	.word	0x2000037c
 80019c4:	20000274 	.word	0x20000274
 80019c8:	2000027c 	.word	0x2000027c
 80019cc:	08010534 	.word	0x08010534
 80019d0:	08001965 	.word	0x08001965

080019d4 <UartCmdExecute>:

static void UartCmdExecute(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* Parse received CommandString */
  if(strcmp((char const*)CommandString, "SW1") == 0)
 80019d8:	491c      	ldr	r1, [pc, #112]	@ (8001a4c <UartCmdExecute+0x78>)
 80019da:	481d      	ldr	r0, [pc, #116]	@ (8001a50 <UartCmdExecute+0x7c>)
 80019dc:	f7fe fbd0 	bl	8000180 <strcmp>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d109      	bne.n	80019fa <UartCmdExecute+0x26>
  {
    APP_DBG_MSG("SW1 OK\n");
 80019e6:	481b      	ldr	r0, [pc, #108]	@ (8001a54 <UartCmdExecute+0x80>)
 80019e8:	f00c fc44 	bl	800e274 <puts>
    exti_handle.Line = EXTI_LINE_4;
 80019ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <UartCmdExecute+0x84>)
 80019ee:	4a1b      	ldr	r2, [pc, #108]	@ (8001a5c <UartCmdExecute+0x88>)
 80019f0:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 80019f2:	4819      	ldr	r0, [pc, #100]	@ (8001a58 <UartCmdExecute+0x84>)
 80019f4:	f003 ff22 	bl	800583c <HAL_EXTI_GenerateSWI>
  }
  else
  {
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
  }
}
 80019f8:	e026      	b.n	8001a48 <UartCmdExecute+0x74>
  else if (strcmp((char const*)CommandString, "SW2") == 0)
 80019fa:	4919      	ldr	r1, [pc, #100]	@ (8001a60 <UartCmdExecute+0x8c>)
 80019fc:	4814      	ldr	r0, [pc, #80]	@ (8001a50 <UartCmdExecute+0x7c>)
 80019fe:	f7fe fbbf 	bl	8000180 <strcmp>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d10a      	bne.n	8001a1e <UartCmdExecute+0x4a>
    APP_DBG_MSG("SW2 OK\n");
 8001a08:	4816      	ldr	r0, [pc, #88]	@ (8001a64 <UartCmdExecute+0x90>)
 8001a0a:	f00c fc33 	bl	800e274 <puts>
    exti_handle.Line = EXTI_LINE_0;
 8001a0e:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <UartCmdExecute+0x84>)
 8001a10:	f04f 52b0 	mov.w	r2, #369098752	@ 0x16000000
 8001a14:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 8001a16:	4810      	ldr	r0, [pc, #64]	@ (8001a58 <UartCmdExecute+0x84>)
 8001a18:	f003 ff10 	bl	800583c <HAL_EXTI_GenerateSWI>
}
 8001a1c:	e014      	b.n	8001a48 <UartCmdExecute+0x74>
  else if (strcmp((char const*)CommandString, "SW3") == 0)
 8001a1e:	4912      	ldr	r1, [pc, #72]	@ (8001a68 <UartCmdExecute+0x94>)
 8001a20:	480b      	ldr	r0, [pc, #44]	@ (8001a50 <UartCmdExecute+0x7c>)
 8001a22:	f7fe fbad 	bl	8000180 <strcmp>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d109      	bne.n	8001a40 <UartCmdExecute+0x6c>
    APP_DBG_MSG("SW3 OK\n");
 8001a2c:	480f      	ldr	r0, [pc, #60]	@ (8001a6c <UartCmdExecute+0x98>)
 8001a2e:	f00c fc21 	bl	800e274 <puts>
    exti_handle.Line = EXTI_LINE_1;
 8001a32:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <UartCmdExecute+0x84>)
 8001a34:	4a0e      	ldr	r2, [pc, #56]	@ (8001a70 <UartCmdExecute+0x9c>)
 8001a36:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 8001a38:	4807      	ldr	r0, [pc, #28]	@ (8001a58 <UartCmdExecute+0x84>)
 8001a3a:	f003 feff 	bl	800583c <HAL_EXTI_GenerateSWI>
}
 8001a3e:	e003      	b.n	8001a48 <UartCmdExecute+0x74>
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
 8001a40:	4903      	ldr	r1, [pc, #12]	@ (8001a50 <UartCmdExecute+0x7c>)
 8001a42:	480c      	ldr	r0, [pc, #48]	@ (8001a74 <UartCmdExecute+0xa0>)
 8001a44:	f00c fba6 	bl	800e194 <iprintf>
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	08010544 	.word	0x08010544
 8001a50:	2000027c 	.word	0x2000027c
 8001a54:	08010548 	.word	0x08010548
 8001a58:	2000026c 	.word	0x2000026c
 8001a5c:	16000004 	.word	0x16000004
 8001a60:	08010550 	.word	0x08010550
 8001a64:	08010554 	.word	0x08010554
 8001a68:	0801055c 	.word	0x0801055c
 8001a6c:	08010560 	.word	0x08010560
 8001a70:	16000001 	.word	0x16000001
 8001a74:	08010568 	.word	0x08010568

08001a78 <LL_EXTI_EnableIT_0_31>:
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <LL_EXTI_EnableIT_0_31+0x24>)
 8001a82:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001a86:	4905      	ldr	r1, [pc, #20]	@ (8001a9c <LL_EXTI_EnableIT_0_31+0x24>)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	58000800 	.word	0x58000800

08001aa0 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001aa8:	4b05      	ldr	r3, [pc, #20]	@ (8001ac0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4904      	ldr	r1, [pc, #16]	@ (8001ac0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	600b      	str	r3, [r1, #0]

}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	58000800 	.word	0x58000800

08001ac4 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001aca:	4b0d      	ldr	r3, [pc, #52]	@ (8001b00 <ReadRtcSsrValue+0x3c>)
 8001acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8001b00 <ReadRtcSsrValue+0x3c>)
 8001ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001ada:	e005      	b.n	8001ae8 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001ae0:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <ReadRtcSsrValue+0x3c>)
 8001ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d1f5      	bne.n	8001adc <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001af0:	683b      	ldr	r3, [r7, #0]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40002800 	.word	0x40002800

08001b04 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	4613      	mov	r3, r2
 8001b12:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001b14:	79ba      	ldrb	r2, [r7, #6]
 8001b16:	491d      	ldr	r1, [pc, #116]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b18:	4613      	mov	r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	4413      	add	r3, r2
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	440b      	add	r3, r1
 8001b22:	3315      	adds	r3, #21
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d009      	beq.n	8001b42 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001b2e:	7bfa      	ldrb	r2, [r7, #15]
 8001b30:	4916      	ldr	r1, [pc, #88]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	440b      	add	r3, r1
 8001b3c:	3314      	adds	r3, #20
 8001b3e:	79fa      	ldrb	r2, [r7, #7]
 8001b40:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001b42:	79fa      	ldrb	r2, [r7, #7]
 8001b44:	4911      	ldr	r1, [pc, #68]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b46:	4613      	mov	r3, r2
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	440b      	add	r3, r1
 8001b50:	3315      	adds	r3, #21
 8001b52:	7bfa      	ldrb	r2, [r7, #15]
 8001b54:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001b56:	79fa      	ldrb	r2, [r7, #7]
 8001b58:	490c      	ldr	r1, [pc, #48]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	4413      	add	r3, r2
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	440b      	add	r3, r1
 8001b64:	3314      	adds	r3, #20
 8001b66:	79ba      	ldrb	r2, [r7, #6]
 8001b68:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001b6a:	79ba      	ldrb	r2, [r7, #6]
 8001b6c:	4907      	ldr	r1, [pc, #28]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b6e:	4613      	mov	r3, r2
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	4413      	add	r3, r2
 8001b74:	00db      	lsls	r3, r3, #3
 8001b76:	440b      	add	r3, r1
 8001b78:	3315      	adds	r3, #21
 8001b7a:	79fa      	ldrb	r2, [r7, #7]
 8001b7c:	701a      	strb	r2, [r3, #0]

  return;
 8001b7e:	bf00      	nop
}
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000380 	.word	0x20000380

08001b90 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	460a      	mov	r2, r1
 8001b9a:	71fb      	strb	r3, [r7, #7]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001ba0:	4b29      	ldr	r3, [pc, #164]	@ (8001c48 <LinkTimerBefore+0xb8>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	79ba      	ldrb	r2, [r7, #6]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d032      	beq.n	8001c12 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001bac:	79ba      	ldrb	r2, [r7, #6]
 8001bae:	4927      	ldr	r1, [pc, #156]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	4413      	add	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	440b      	add	r3, r1
 8001bba:	3314      	adds	r3, #20
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001bc0:	7bfa      	ldrb	r2, [r7, #15]
 8001bc2:	4922      	ldr	r1, [pc, #136]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	440b      	add	r3, r1
 8001bce:	3315      	adds	r3, #21
 8001bd0:	79fa      	ldrb	r2, [r7, #7]
 8001bd2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001bd4:	79fa      	ldrb	r2, [r7, #7]
 8001bd6:	491d      	ldr	r1, [pc, #116]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	440b      	add	r3, r1
 8001be2:	3315      	adds	r3, #21
 8001be4:	79ba      	ldrb	r2, [r7, #6]
 8001be6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001be8:	79fa      	ldrb	r2, [r7, #7]
 8001bea:	4918      	ldr	r1, [pc, #96]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	3314      	adds	r3, #20
 8001bf8:	7bfa      	ldrb	r2, [r7, #15]
 8001bfa:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001bfc:	79ba      	ldrb	r2, [r7, #6]
 8001bfe:	4913      	ldr	r1, [pc, #76]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	440b      	add	r3, r1
 8001c0a:	3314      	adds	r3, #20
 8001c0c:	79fa      	ldrb	r2, [r7, #7]
 8001c0e:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001c10:	e014      	b.n	8001c3c <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001c12:	79fa      	ldrb	r2, [r7, #7]
 8001c14:	490d      	ldr	r1, [pc, #52]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001c16:	4613      	mov	r3, r2
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	4413      	add	r3, r2
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	440b      	add	r3, r1
 8001c20:	3315      	adds	r3, #21
 8001c22:	79ba      	ldrb	r2, [r7, #6]
 8001c24:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001c26:	79ba      	ldrb	r2, [r7, #6]
 8001c28:	4908      	ldr	r1, [pc, #32]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4413      	add	r3, r2
 8001c30:	00db      	lsls	r3, r3, #3
 8001c32:	440b      	add	r3, r1
 8001c34:	3314      	adds	r3, #20
 8001c36:	79fa      	ldrb	r2, [r7, #7]
 8001c38:	701a      	strb	r2, [r3, #0]
  return;
 8001c3a:	bf00      	nop
}
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	20000410 	.word	0x20000410
 8001c4c:	20000380 	.word	0x20000380

08001c50 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001d94 <linkTimer+0x144>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b06      	cmp	r3, #6
 8001c62:	d118      	bne.n	8001c96 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001c64:	4b4b      	ldr	r3, [pc, #300]	@ (8001d94 <linkTimer+0x144>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001d98 <linkTimer+0x148>)
 8001c6c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001c6e:	4a49      	ldr	r2, [pc, #292]	@ (8001d94 <linkTimer+0x144>)
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001c74:	79fa      	ldrb	r2, [r7, #7]
 8001c76:	4949      	ldr	r1, [pc, #292]	@ (8001d9c <linkTimer+0x14c>)
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	440b      	add	r3, r1
 8001c82:	3315      	adds	r3, #21
 8001c84:	2206      	movs	r2, #6
 8001c86:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001c88:	4b45      	ldr	r3, [pc, #276]	@ (8001da0 <linkTimer+0x150>)
 8001c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8001c8e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	81fb      	strh	r3, [r7, #14]
 8001c94:	e078      	b.n	8001d88 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001c96:	f000 f909 	bl	8001eac <ReturnTimeElapsed>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001c9e:	79fa      	ldrb	r2, [r7, #7]
 8001ca0:	493e      	ldr	r1, [pc, #248]	@ (8001d9c <linkTimer+0x14c>)
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	4413      	add	r3, r2
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	440b      	add	r3, r1
 8001cac:	3308      	adds	r3, #8
 8001cae:	6819      	ldr	r1, [r3, #0]
 8001cb0:	89fb      	ldrh	r3, [r7, #14]
 8001cb2:	79fa      	ldrb	r2, [r7, #7]
 8001cb4:	4419      	add	r1, r3
 8001cb6:	4839      	ldr	r0, [pc, #228]	@ (8001d9c <linkTimer+0x14c>)
 8001cb8:	4613      	mov	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	4413      	add	r3, r2
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	4403      	add	r3, r0
 8001cc2:	3308      	adds	r3, #8
 8001cc4:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001cc6:	79fa      	ldrb	r2, [r7, #7]
 8001cc8:	4934      	ldr	r1, [pc, #208]	@ (8001d9c <linkTimer+0x14c>)
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	00db      	lsls	r3, r3, #3
 8001cd2:	440b      	add	r3, r1
 8001cd4:	3308      	adds	r3, #8
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001cda:	4b2e      	ldr	r3, [pc, #184]	@ (8001d94 <linkTimer+0x144>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4a2e      	ldr	r2, [pc, #184]	@ (8001d9c <linkTimer+0x14c>)
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	440b      	add	r3, r1
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	4413      	add	r3, r2
 8001cee:	3308      	adds	r3, #8
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d337      	bcc.n	8001d68 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001cf8:	4b26      	ldr	r3, [pc, #152]	@ (8001d94 <linkTimer+0x144>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001cfe:	7b7a      	ldrb	r2, [r7, #13]
 8001d00:	4926      	ldr	r1, [pc, #152]	@ (8001d9c <linkTimer+0x14c>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	4413      	add	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3315      	adds	r3, #21
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001d12:	e013      	b.n	8001d3c <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001d14:	7b7a      	ldrb	r2, [r7, #13]
 8001d16:	4921      	ldr	r1, [pc, #132]	@ (8001d9c <linkTimer+0x14c>)
 8001d18:	4613      	mov	r3, r2
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4413      	add	r3, r2
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	440b      	add	r3, r1
 8001d22:	3315      	adds	r3, #21
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001d28:	7b7a      	ldrb	r2, [r7, #13]
 8001d2a:	491c      	ldr	r1, [pc, #112]	@ (8001d9c <linkTimer+0x14c>)
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4413      	add	r3, r2
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	440b      	add	r3, r1
 8001d36:	3315      	adds	r3, #21
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001d3c:	7b3b      	ldrb	r3, [r7, #12]
 8001d3e:	2b06      	cmp	r3, #6
 8001d40:	d00b      	beq.n	8001d5a <linkTimer+0x10a>
 8001d42:	7b3a      	ldrb	r2, [r7, #12]
 8001d44:	4915      	ldr	r1, [pc, #84]	@ (8001d9c <linkTimer+0x14c>)
 8001d46:	4613      	mov	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	4413      	add	r3, r2
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	440b      	add	r3, r1
 8001d50:	3308      	adds	r3, #8
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	68ba      	ldr	r2, [r7, #8]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d2dc      	bcs.n	8001d14 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001d5a:	7b7a      	ldrb	r2, [r7, #13]
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	4611      	mov	r1, r2
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fecf 	bl	8001b04 <LinkTimerAfter>
 8001d66:	e00f      	b.n	8001d88 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001d68:	4b0a      	ldr	r3, [pc, #40]	@ (8001d94 <linkTimer+0x144>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff ff0c 	bl	8001b90 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <linkTimer+0x144>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <linkTimer+0x148>)
 8001d80:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001d82:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <linkTimer+0x144>)
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001d88:	89fb      	ldrh	r3, [r7, #14]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000410 	.word	0x20000410
 8001d98:	20000411 	.word	0x20000411
 8001d9c:	20000380 	.word	0x20000380
 8001da0:	20000414 	.word	0x20000414

08001da4 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	460a      	mov	r2, r1
 8001dae:	71fb      	strb	r3, [r7, #7]
 8001db0:	4613      	mov	r3, r2
 8001db2:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001db4:	4b39      	ldr	r3, [pc, #228]	@ (8001e9c <UnlinkTimer+0xf8>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	79fa      	ldrb	r2, [r7, #7]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d111      	bne.n	8001de4 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001dc0:	4b36      	ldr	r3, [pc, #216]	@ (8001e9c <UnlinkTimer+0xf8>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4b36      	ldr	r3, [pc, #216]	@ (8001ea0 <UnlinkTimer+0xfc>)
 8001dc8:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001dca:	79fa      	ldrb	r2, [r7, #7]
 8001dcc:	4935      	ldr	r1, [pc, #212]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001dce:	4613      	mov	r3, r2
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	4413      	add	r3, r2
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	440b      	add	r3, r1
 8001dd8:	3315      	adds	r3, #21
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	4b2f      	ldr	r3, [pc, #188]	@ (8001e9c <UnlinkTimer+0xf8>)
 8001de0:	701a      	strb	r2, [r3, #0]
 8001de2:	e03e      	b.n	8001e62 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001de4:	79fa      	ldrb	r2, [r7, #7]
 8001de6:	492f      	ldr	r1, [pc, #188]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001de8:	4613      	mov	r3, r2
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	4413      	add	r3, r2
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	440b      	add	r3, r1
 8001df2:	3314      	adds	r3, #20
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001df8:	79fa      	ldrb	r2, [r7, #7]
 8001dfa:	492a      	ldr	r1, [pc, #168]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	440b      	add	r3, r1
 8001e06:	3315      	adds	r3, #21
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001e0c:	79f9      	ldrb	r1, [r7, #7]
 8001e0e:	7bfa      	ldrb	r2, [r7, #15]
 8001e10:	4824      	ldr	r0, [pc, #144]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e12:	460b      	mov	r3, r1
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	440b      	add	r3, r1
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	4403      	add	r3, r0
 8001e1c:	3315      	adds	r3, #21
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	b2d8      	uxtb	r0, r3
 8001e22:	4920      	ldr	r1, [pc, #128]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	440b      	add	r3, r1
 8001e2e:	3315      	adds	r3, #21
 8001e30:	4602      	mov	r2, r0
 8001e32:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001e34:	7bbb      	ldrb	r3, [r7, #14]
 8001e36:	2b06      	cmp	r3, #6
 8001e38:	d013      	beq.n	8001e62 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001e3a:	79f9      	ldrb	r1, [r7, #7]
 8001e3c:	7bba      	ldrb	r2, [r7, #14]
 8001e3e:	4819      	ldr	r0, [pc, #100]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e40:	460b      	mov	r3, r1
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	440b      	add	r3, r1
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	4403      	add	r3, r0
 8001e4a:	3314      	adds	r3, #20
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	b2d8      	uxtb	r0, r3
 8001e50:	4914      	ldr	r1, [pc, #80]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	440b      	add	r3, r1
 8001e5c:	3314      	adds	r3, #20
 8001e5e:	4602      	mov	r2, r0
 8001e60:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001e62:	79fa      	ldrb	r2, [r7, #7]
 8001e64:	490f      	ldr	r1, [pc, #60]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e66:	4613      	mov	r3, r2
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	4413      	add	r3, r2
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	440b      	add	r3, r1
 8001e70:	330c      	adds	r3, #12
 8001e72:	2201      	movs	r2, #1
 8001e74:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001e76:	4b09      	ldr	r3, [pc, #36]	@ (8001e9c <UnlinkTimer+0xf8>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	2b06      	cmp	r3, #6
 8001e7e:	d107      	bne.n	8001e90 <UnlinkTimer+0xec>
 8001e80:	79bb      	ldrb	r3, [r7, #6]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d104      	bne.n	8001e90 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001e86:	4b08      	ldr	r3, [pc, #32]	@ (8001ea8 <UnlinkTimer+0x104>)
 8001e88:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8c:	601a      	str	r2, [r3, #0]
  }

  return;
 8001e8e:	bf00      	nop
 8001e90:	bf00      	nop
}
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	20000410 	.word	0x20000410
 8001ea0:	20000411 	.word	0x20000411
 8001ea4:	20000380 	.word	0x20000380
 8001ea8:	20000414 	.word	0x20000414

08001eac <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f1c <ReturnTimeElapsed+0x70>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eba:	d026      	beq.n	8001f0a <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001ebc:	f7ff fe02 	bl	8001ac4 <ReadRtcSsrValue>
 8001ec0:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001ec2:	4b16      	ldr	r3, [pc, #88]	@ (8001f1c <ReturnTimeElapsed+0x70>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d805      	bhi.n	8001ed8 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001ecc:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <ReturnTimeElapsed+0x70>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	607b      	str	r3, [r7, #4]
 8001ed6:	e00a      	b.n	8001eee <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001ed8:	4b11      	ldr	r3, [pc, #68]	@ (8001f20 <ReturnTimeElapsed+0x74>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	461a      	mov	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8001f1c <ReturnTimeElapsed+0x70>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	683a      	ldr	r2, [r7, #0]
 8001eea:	4413      	add	r3, r2
 8001eec:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001eee:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <ReturnTimeElapsed+0x78>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	fb02 f303 	mul.w	r3, r2, r3
 8001efa:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001efc:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <ReturnTimeElapsed+0x7c>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	461a      	mov	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	40d3      	lsrs	r3, r2
 8001f06:	607b      	str	r3, [r7, #4]
 8001f08:	e001      	b.n	8001f0e <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	b29b      	uxth	r3, r3
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000414 	.word	0x20000414
 8001f20:	2000041c 	.word	0x2000041c
 8001f24:	2000041a 	.word	0x2000041a
 8001f28:	20000419 	.word	0x20000419

08001f2c <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001f36:	88fb      	ldrh	r3, [r7, #6]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d108      	bne.n	8001f4e <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001f3c:	f7ff fdc2 	bl	8001ac4 <ReadRtcSsrValue>
 8001f40:	4603      	mov	r3, r0
 8001f42:	4a21      	ldr	r2, [pc, #132]	@ (8001fc8 <RestartWakeupCounter+0x9c>)
 8001f44:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001f46:	2003      	movs	r0, #3
 8001f48:	f003 f8e9 	bl	800511e <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001f4c:	e039      	b.n	8001fc2 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001f4e:	88fb      	ldrh	r3, [r7, #6]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d803      	bhi.n	8001f5c <RestartWakeupCounter+0x30>
 8001f54:	4b1d      	ldr	r3, [pc, #116]	@ (8001fcc <RestartWakeupCounter+0xa0>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d002      	beq.n	8001f62 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001f5c:	88fb      	ldrh	r3, [r7, #6]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001f62:	bf00      	nop
 8001f64:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f8      	beq.n	8001f64 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001f72:	4b17      	ldr	r3, [pc, #92]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001f82:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001f84:	4b13      	ldr	r3, [pc, #76]	@ (8001fd4 <RestartWakeupCounter+0xa8>)
 8001f86:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001f8a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001f8c:	2003      	movs	r0, #3
 8001f8e:	f003 f8d4 	bl	800513a <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001f92:	4b11      	ldr	r3, [pc, #68]	@ (8001fd8 <RestartWakeupCounter+0xac>)
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	0c1b      	lsrs	r3, r3, #16
 8001f98:	041b      	lsls	r3, r3, #16
 8001f9a:	88fa      	ldrh	r2, [r7, #6]
 8001f9c:	490e      	ldr	r1, [pc, #56]	@ (8001fd8 <RestartWakeupCounter+0xac>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001fa2:	f7ff fd8f 	bl	8001ac4 <ReadRtcSsrValue>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4a07      	ldr	r2, [pc, #28]	@ (8001fc8 <RestartWakeupCounter+0x9c>)
 8001faa:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	4b07      	ldr	r3, [pc, #28]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001fba:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001fbc:	f3af 8000 	nop.w
  return ;
 8001fc0:	bf00      	nop
}
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000414 	.word	0x20000414
 8001fcc:	20000419 	.word	0x20000419
 8001fd0:	20000668 	.word	0x20000668
 8001fd4:	58000800 	.word	0x58000800
 8001fd8:	40002800 	.word	0x40002800

08001fdc <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001fe2:	4b45      	ldr	r3, [pc, #276]	@ (80020f8 <RescheduleTimerList+0x11c>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fee:	d107      	bne.n	8002000 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001ff0:	bf00      	nop
 8001ff2:	4b42      	ldr	r3, [pc, #264]	@ (80020fc <RescheduleTimerList+0x120>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f003 0304 	and.w	r3, r3, #4
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d1f8      	bne.n	8001ff2 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002000:	4b3e      	ldr	r3, [pc, #248]	@ (80020fc <RescheduleTimerList+0x120>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689a      	ldr	r2, [r3, #8]
 8002006:	4b3d      	ldr	r3, [pc, #244]	@ (80020fc <RescheduleTimerList+0x120>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800200e:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8002010:	4b3b      	ldr	r3, [pc, #236]	@ (8002100 <RescheduleTimerList+0x124>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8002016:	7bfa      	ldrb	r2, [r7, #15]
 8002018:	493a      	ldr	r1, [pc, #232]	@ (8002104 <RescheduleTimerList+0x128>)
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	440b      	add	r3, r1
 8002024:	3308      	adds	r3, #8
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 800202a:	f7ff ff3f 	bl	8001eac <ReturnTimeElapsed>
 800202e:	4603      	mov	r3, r0
 8002030:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	68ba      	ldr	r2, [r7, #8]
 8002036:	429a      	cmp	r2, r3
 8002038:	d205      	bcs.n	8002046 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 800203a:	2300      	movs	r3, #0
 800203c:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800203e:	4b32      	ldr	r3, [pc, #200]	@ (8002108 <RescheduleTimerList+0x12c>)
 8002040:	2201      	movs	r2, #1
 8002042:	701a      	strb	r2, [r3, #0]
 8002044:	e04d      	b.n	80020e2 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	4a30      	ldr	r2, [pc, #192]	@ (800210c <RescheduleTimerList+0x130>)
 800204a:	8812      	ldrh	r2, [r2, #0]
 800204c:	b292      	uxth	r2, r2
 800204e:	4413      	add	r3, r2
 8002050:	461a      	mov	r2, r3
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	4293      	cmp	r3, r2
 8002056:	d906      	bls.n	8002066 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8002058:	4b2c      	ldr	r3, [pc, #176]	@ (800210c <RescheduleTimerList+0x130>)
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 800205e:	4b2a      	ldr	r3, [pc, #168]	@ (8002108 <RescheduleTimerList+0x12c>)
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
 8002064:	e03d      	b.n	80020e2 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	b29a      	uxth	r2, r3
 800206a:	88fb      	ldrh	r3, [r7, #6]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002070:	4b25      	ldr	r3, [pc, #148]	@ (8002108 <RescheduleTimerList+0x12c>)
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002076:	e034      	b.n	80020e2 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8002078:	7bfa      	ldrb	r2, [r7, #15]
 800207a:	4922      	ldr	r1, [pc, #136]	@ (8002104 <RescheduleTimerList+0x128>)
 800207c:	4613      	mov	r3, r2
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	4413      	add	r3, r2
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	440b      	add	r3, r1
 8002086:	3308      	adds	r3, #8
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	429a      	cmp	r2, r3
 800208e:	d20a      	bcs.n	80020a6 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8002090:	7bfa      	ldrb	r2, [r7, #15]
 8002092:	491c      	ldr	r1, [pc, #112]	@ (8002104 <RescheduleTimerList+0x128>)
 8002094:	4613      	mov	r3, r2
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	4413      	add	r3, r2
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	440b      	add	r3, r1
 800209e:	3308      	adds	r3, #8
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	e013      	b.n	80020ce <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80020a6:	7bfa      	ldrb	r2, [r7, #15]
 80020a8:	4916      	ldr	r1, [pc, #88]	@ (8002104 <RescheduleTimerList+0x128>)
 80020aa:	4613      	mov	r3, r2
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	4413      	add	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	440b      	add	r3, r1
 80020b4:	3308      	adds	r3, #8
 80020b6:	6819      	ldr	r1, [r3, #0]
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	7bfa      	ldrb	r2, [r7, #15]
 80020bc:	1ac9      	subs	r1, r1, r3
 80020be:	4811      	ldr	r0, [pc, #68]	@ (8002104 <RescheduleTimerList+0x128>)
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	4403      	add	r3, r0
 80020ca:	3308      	adds	r3, #8
 80020cc:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 80020ce:	7bfa      	ldrb	r2, [r7, #15]
 80020d0:	490c      	ldr	r1, [pc, #48]	@ (8002104 <RescheduleTimerList+0x128>)
 80020d2:	4613      	mov	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4413      	add	r3, r2
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	440b      	add	r3, r1
 80020dc:	3315      	adds	r3, #21
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	2b06      	cmp	r3, #6
 80020e6:	d1c7      	bne.n	8002078 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80020e8:	89bb      	ldrh	r3, [r7, #12]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff ff1e 	bl	8001f2c <RestartWakeupCounter>

  return ;
 80020f0:	bf00      	nop
}
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40002800 	.word	0x40002800
 80020fc:	20000668 	.word	0x20000668
 8002100:	20000410 	.word	0x20000410
 8002104:	20000380 	.word	0x20000380
 8002108:	20000418 	.word	0x20000418
 800210c:	2000041e 	.word	0x2000041e

08002110 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	@ 0x28
 8002114:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002116:	f3ef 8310 	mrs	r3, PRIMASK
 800211a:	617b      	str	r3, [r7, #20]
  return(result);
 800211c:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800211e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8002120:	b672      	cpsid	i
}
 8002122:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002124:	4b59      	ldr	r3, [pc, #356]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	22ca      	movs	r2, #202	@ 0xca
 800212a:	625a      	str	r2, [r3, #36]	@ 0x24
 800212c:	4b57      	ldr	r3, [pc, #348]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2253      	movs	r2, #83	@ 0x53
 8002132:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002134:	4b55      	ldr	r3, [pc, #340]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	689a      	ldr	r2, [r3, #8]
 800213a:	4b54      	ldr	r3, [pc, #336]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002142:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002144:	4b52      	ldr	r3, [pc, #328]	@ (8002290 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 800214c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002150:	4950      	ldr	r1, [pc, #320]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002152:	4613      	mov	r3, r2
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	4413      	add	r3, r2
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	440b      	add	r3, r1
 800215c:	330c      	adds	r3, #12
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d16e      	bne.n	8002244 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002166:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800216a:	494a      	ldr	r1, [pc, #296]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800216c:	4613      	mov	r3, r2
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	4413      	add	r3, r2
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	440b      	add	r3, r1
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800217a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800217e:	4945      	ldr	r1, [pc, #276]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002180:	4613      	mov	r3, r2
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	4413      	add	r3, r2
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	440b      	add	r3, r1
 800218a:	3310      	adds	r3, #16
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002190:	4b41      	ldr	r3, [pc, #260]	@ (8002298 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d04c      	beq.n	8002234 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800219a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800219e:	493d      	ldr	r1, [pc, #244]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80021a0:	4613      	mov	r3, r2
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4413      	add	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	440b      	add	r3, r1
 80021aa:	330d      	adds	r3, #13
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d124      	bne.n	80021fe <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 80021b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021b8:	2101      	movs	r1, #1
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fdf2 	bl	8001da4 <UnlinkTimer>
 80021c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c2:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	f383 8810 	msr	PRIMASK, r3
}
 80021ca:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80021cc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021d0:	4930      	ldr	r1, [pc, #192]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80021d2:	4613      	mov	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	4413      	add	r3, r2
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	440b      	add	r3, r1
 80021dc:	3304      	adds	r3, #4
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021e4:	4611      	mov	r1, r2
 80021e6:	4618      	mov	r0, r3
 80021e8:	f000 fa32 	bl	8002650 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80021ec:	4b27      	ldr	r3, [pc, #156]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	22ca      	movs	r2, #202	@ 0xca
 80021f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80021f4:	4b25      	ldr	r3, [pc, #148]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2253      	movs	r2, #83	@ 0x53
 80021fa:	625a      	str	r2, [r3, #36]	@ 0x24
 80021fc:	e012      	b.n	8002224 <HW_TS_RTC_Wakeup_Handler+0x114>
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f383 8810 	msr	PRIMASK, r3
}
 8002208:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 800220a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f99a 	bl	8002548 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002214:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	22ca      	movs	r2, #202	@ 0xca
 800221a:	625a      	str	r2, [r3, #36]	@ 0x24
 800221c:	4b1b      	ldr	r3, [pc, #108]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2253      	movs	r2, #83	@ 0x53
 8002222:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002224:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002228:	69fa      	ldr	r2, [r7, #28]
 800222a:	4619      	mov	r1, r3
 800222c:	69b8      	ldr	r0, [r7, #24]
 800222e:	f000 fa95 	bl	800275c <HW_TS_RTC_Int_AppNot>
 8002232:	e022      	b.n	800227a <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002234:	f7ff fed2 	bl	8001fdc <RescheduleTimerList>
 8002238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f383 8810 	msr	PRIMASK, r3
}
 8002242:	e01a      	b.n	800227a <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002244:	bf00      	nop
 8002246:	4b11      	ldr	r3, [pc, #68]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f8      	beq.n	8002246 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002254:	4b0d      	ldr	r3, [pc, #52]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	b2da      	uxtb	r2, r3
 800225c:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002264:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002266:	4b0d      	ldr	r3, [pc, #52]	@ (800229c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002268:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002270:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f383 8810 	msr	PRIMASK, r3
}
 8002278:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800227a:	4b04      	ldr	r3, [pc, #16]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	22ff      	movs	r2, #255	@ 0xff
 8002280:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8002282:	bf00      	nop
}
 8002284:	3728      	adds	r7, #40	@ 0x28
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000668 	.word	0x20000668
 8002290:	20000410 	.word	0x20000410
 8002294:	20000380 	.word	0x20000380
 8002298:	20000418 	.word	0x20000418
 800229c:	58000800 	.word	0x58000800

080022a0 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	6039      	str	r1, [r7, #0]
 80022aa:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80022ac:	4b5e      	ldr	r3, [pc, #376]	@ (8002428 <HW_TS_Init+0x188>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	22ca      	movs	r2, #202	@ 0xca
 80022b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80022b4:	4b5c      	ldr	r3, [pc, #368]	@ (8002428 <HW_TS_Init+0x188>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2253      	movs	r2, #83	@ 0x53
 80022ba:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80022bc:	4b5b      	ldr	r3, [pc, #364]	@ (800242c <HW_TS_Init+0x18c>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	4a5a      	ldr	r2, [pc, #360]	@ (800242c <HW_TS_Init+0x18c>)
 80022c2:	f043 0320 	orr.w	r3, r3, #32
 80022c6:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80022c8:	4b58      	ldr	r3, [pc, #352]	@ (800242c <HW_TS_Init+0x18c>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	f1c3 0304 	rsb	r3, r3, #4
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4b55      	ldr	r3, [pc, #340]	@ (8002430 <HW_TS_Init+0x190>)
 80022dc:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80022de:	4b53      	ldr	r3, [pc, #332]	@ (800242c <HW_TS_Init+0x18c>)
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80022e6:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80022ea:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	fa92 f2a2 	rbit	r2, r2
 80022f2:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022f4:	68fa      	ldr	r2, [r7, #12]
 80022f6:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	2a00      	cmp	r2, #0
 80022fc:	d101      	bne.n	8002302 <HW_TS_Init+0x62>
  {
    return 32U;
 80022fe:	2220      	movs	r2, #32
 8002300:	e003      	b.n	800230a <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	fab2 f282 	clz	r2, r2
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	40d3      	lsrs	r3, r2
 800230c:	b2db      	uxtb	r3, r3
 800230e:	3301      	adds	r3, #1
 8002310:	b2da      	uxtb	r2, r3
 8002312:	4b48      	ldr	r3, [pc, #288]	@ (8002434 <HW_TS_Init+0x194>)
 8002314:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002316:	4b45      	ldr	r3, [pc, #276]	@ (800242c <HW_TS_Init+0x18c>)
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	b29b      	uxth	r3, r3
 800231c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002320:	b29b      	uxth	r3, r3
 8002322:	3301      	adds	r3, #1
 8002324:	b29a      	uxth	r2, r3
 8002326:	4b44      	ldr	r3, [pc, #272]	@ (8002438 <HW_TS_Init+0x198>)
 8002328:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800232a:	4b43      	ldr	r3, [pc, #268]	@ (8002438 <HW_TS_Init+0x198>)
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	3b01      	subs	r3, #1
 8002330:	4a40      	ldr	r2, [pc, #256]	@ (8002434 <HW_TS_Init+0x194>)
 8002332:	7812      	ldrb	r2, [r2, #0]
 8002334:	fb02 f303 	mul.w	r3, r2, r3
 8002338:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800233c:	4a3c      	ldr	r2, [pc, #240]	@ (8002430 <HW_TS_Init+0x190>)
 800233e:	7812      	ldrb	r2, [r2, #0]
 8002340:	40d3      	lsrs	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800234a:	4293      	cmp	r3, r2
 800234c:	d904      	bls.n	8002358 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800234e:	4b3b      	ldr	r3, [pc, #236]	@ (800243c <HW_TS_Init+0x19c>)
 8002350:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002354:	801a      	strh	r2, [r3, #0]
 8002356:	e003      	b.n	8002360 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	b29a      	uxth	r2, r3
 800235c:	4b37      	ldr	r3, [pc, #220]	@ (800243c <HW_TS_Init+0x19c>)
 800235e:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002360:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002364:	f7ff fb9c 	bl	8001aa0 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002368:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800236c:	f7ff fb84 	bl	8001a78 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d13d      	bne.n	80023f2 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002376:	4b32      	ldr	r3, [pc, #200]	@ (8002440 <HW_TS_Init+0x1a0>)
 8002378:	2201      	movs	r2, #1
 800237a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800237c:	4b31      	ldr	r3, [pc, #196]	@ (8002444 <HW_TS_Init+0x1a4>)
 800237e:	f04f 32ff 	mov.w	r2, #4294967295
 8002382:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002384:	2300      	movs	r3, #0
 8002386:	77fb      	strb	r3, [r7, #31]
 8002388:	e00c      	b.n	80023a4 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800238a:	7ffa      	ldrb	r2, [r7, #31]
 800238c:	492e      	ldr	r1, [pc, #184]	@ (8002448 <HW_TS_Init+0x1a8>)
 800238e:	4613      	mov	r3, r2
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4413      	add	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	440b      	add	r3, r1
 8002398:	330c      	adds	r3, #12
 800239a:	2200      	movs	r2, #0
 800239c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800239e:	7ffb      	ldrb	r3, [r7, #31]
 80023a0:	3301      	adds	r3, #1
 80023a2:	77fb      	strb	r3, [r7, #31]
 80023a4:	7ffb      	ldrb	r3, [r7, #31]
 80023a6:	2b05      	cmp	r3, #5
 80023a8:	d9ef      	bls.n	800238a <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80023aa:	4b28      	ldr	r3, [pc, #160]	@ (800244c <HW_TS_Init+0x1ac>)
 80023ac:	2206      	movs	r2, #6
 80023ae:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 80023b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002428 <HW_TS_Init+0x188>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002428 <HW_TS_Init+0x188>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023be:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80023c0:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <HW_TS_Init+0x188>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	b2da      	uxtb	r2, r3
 80023c8:	4b17      	ldr	r3, [pc, #92]	@ (8002428 <HW_TS_Init+0x188>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80023d0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80023d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002450 <HW_TS_Init+0x1b0>)
 80023d4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80023d8:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80023da:	2003      	movs	r0, #3
 80023dc:	f002 fead 	bl	800513a <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80023e0:	4b11      	ldr	r3, [pc, #68]	@ (8002428 <HW_TS_Init+0x188>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	4b10      	ldr	r3, [pc, #64]	@ (8002428 <HW_TS_Init+0x188>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	e009      	b.n	8002406 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80023f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002428 <HW_TS_Init+0x188>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d002      	beq.n	8002406 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002400:	2003      	movs	r0, #3
 8002402:	f002 fe8c 	bl	800511e <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002406:	4b08      	ldr	r3, [pc, #32]	@ (8002428 <HW_TS_Init+0x188>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	22ff      	movs	r2, #255	@ 0xff
 800240c:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 800240e:	2200      	movs	r2, #0
 8002410:	2103      	movs	r1, #3
 8002412:	2003      	movs	r0, #3
 8002414:	f002 fe41 	bl	800509a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002418:	2003      	movs	r0, #3
 800241a:	f002 fe58 	bl	80050ce <HAL_NVIC_EnableIRQ>

  return;
 800241e:	bf00      	nop
}
 8002420:	3720      	adds	r7, #32
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000668 	.word	0x20000668
 800242c:	40002800 	.word	0x40002800
 8002430:	20000419 	.word	0x20000419
 8002434:	2000041a 	.word	0x2000041a
 8002438:	2000041c 	.word	0x2000041c
 800243c:	2000041e 	.word	0x2000041e
 8002440:	20000418 	.word	0x20000418
 8002444:	20000414 	.word	0x20000414
 8002448:	20000380 	.word	0x20000380
 800244c:	20000410 	.word	0x20000410
 8002450:	58000800 	.word	0x58000800

08002454 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002454:	b480      	push	{r7}
 8002456:	b08b      	sub	sp, #44	@ 0x2c
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	603b      	str	r3, [r7, #0]
 8002460:	4613      	mov	r3, r2
 8002462:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800246a:	f3ef 8310 	mrs	r3, PRIMASK
 800246e:	61fb      	str	r3, [r7, #28]
  return(result);
 8002470:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002472:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002474:	b672      	cpsid	i
}
 8002476:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002478:	e004      	b.n	8002484 <HW_TS_Create+0x30>
  {
    loop++;
 800247a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800247e:	3301      	adds	r3, #1
 8002480:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002484:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002488:	2b05      	cmp	r3, #5
 800248a:	d80c      	bhi.n	80024a6 <HW_TS_Create+0x52>
 800248c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002490:	492c      	ldr	r1, [pc, #176]	@ (8002544 <HW_TS_Create+0xf0>)
 8002492:	4613      	mov	r3, r2
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	4413      	add	r3, r2
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	440b      	add	r3, r1
 800249c:	330c      	adds	r3, #12
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1e9      	bne.n	800247a <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80024a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80024aa:	2b06      	cmp	r3, #6
 80024ac:	d038      	beq.n	8002520 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 80024ae:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80024b2:	4924      	ldr	r1, [pc, #144]	@ (8002544 <HW_TS_Create+0xf0>)
 80024b4:	4613      	mov	r3, r2
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	440b      	add	r3, r1
 80024be:	330c      	adds	r3, #12
 80024c0:	2201      	movs	r2, #1
 80024c2:	701a      	strb	r2, [r3, #0]
 80024c4:	6a3b      	ldr	r3, [r7, #32]
 80024c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	f383 8810 	msr	PRIMASK, r3
}
 80024ce:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80024d0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80024d4:	491b      	ldr	r1, [pc, #108]	@ (8002544 <HW_TS_Create+0xf0>)
 80024d6:	4613      	mov	r3, r2
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	4413      	add	r3, r2
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	440b      	add	r3, r1
 80024e0:	3310      	adds	r3, #16
 80024e2:	68fa      	ldr	r2, [r7, #12]
 80024e4:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 80024e6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80024ea:	4916      	ldr	r1, [pc, #88]	@ (8002544 <HW_TS_Create+0xf0>)
 80024ec:	4613      	mov	r3, r2
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	4413      	add	r3, r2
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	440b      	add	r3, r1
 80024f6:	330d      	adds	r3, #13
 80024f8:	79fa      	ldrb	r2, [r7, #7]
 80024fa:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80024fc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002500:	4910      	ldr	r1, [pc, #64]	@ (8002544 <HW_TS_Create+0xf0>)
 8002502:	4613      	mov	r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	4413      	add	r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	440b      	add	r3, r1
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002516:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002518:	2300      	movs	r3, #0
 800251a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800251e:	e008      	b.n	8002532 <HW_TS_Create+0xde>
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	f383 8810 	msr	PRIMASK, r3
}
 800252a:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 800252c:	2301      	movs	r3, #1
 800252e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8002532:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002536:	4618      	mov	r0, r3
 8002538:	372c      	adds	r7, #44	@ 0x2c
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000380 	.word	0x20000380

08002548 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002552:	f3ef 8310 	mrs	r3, PRIMASK
 8002556:	60fb      	str	r3, [r7, #12]
  return(result);
 8002558:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800255a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800255c:	b672      	cpsid	i
}
 800255e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002560:	2003      	movs	r0, #3
 8002562:	f002 fdc2 	bl	80050ea <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002566:	4b34      	ldr	r3, [pc, #208]	@ (8002638 <HW_TS_Stop+0xf0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	22ca      	movs	r2, #202	@ 0xca
 800256c:	625a      	str	r2, [r3, #36]	@ 0x24
 800256e:	4b32      	ldr	r3, [pc, #200]	@ (8002638 <HW_TS_Stop+0xf0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2253      	movs	r2, #83	@ 0x53
 8002574:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002576:	79fa      	ldrb	r2, [r7, #7]
 8002578:	4930      	ldr	r1, [pc, #192]	@ (800263c <HW_TS_Stop+0xf4>)
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	440b      	add	r3, r1
 8002584:	330c      	adds	r3, #12
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d142      	bne.n	8002614 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff fc06 	bl	8001da4 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002598:	4b29      	ldr	r3, [pc, #164]	@ (8002640 <HW_TS_Stop+0xf8>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800259e:	7cfb      	ldrb	r3, [r7, #19]
 80025a0:	2b06      	cmp	r3, #6
 80025a2:	d12f      	bne.n	8002604 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80025a4:	4b27      	ldr	r3, [pc, #156]	@ (8002644 <HW_TS_Stop+0xfc>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b0:	d107      	bne.n	80025c2 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80025b2:	bf00      	nop
 80025b4:	4b20      	ldr	r3, [pc, #128]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	f003 0304 	and.w	r3, r3, #4
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1f8      	bne.n	80025b4 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80025c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025d0:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80025d2:	bf00      	nop
 80025d4:	4b18      	ldr	r3, [pc, #96]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	f003 0304 	and.w	r3, r3, #4
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d0f8      	beq.n	80025d4 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80025e2:	4b15      	ldr	r3, [pc, #84]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	4b13      	ldr	r3, [pc, #76]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80025f2:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80025f4:	4b14      	ldr	r3, [pc, #80]	@ (8002648 <HW_TS_Stop+0x100>)
 80025f6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80025fa:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80025fc:	2003      	movs	r0, #3
 80025fe:	f002 fd9c 	bl	800513a <HAL_NVIC_ClearPendingIRQ>
 8002602:	e007      	b.n	8002614 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002604:	4b11      	ldr	r3, [pc, #68]	@ (800264c <HW_TS_Stop+0x104>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	b2db      	uxtb	r3, r3
 800260a:	7cfa      	ldrb	r2, [r7, #19]
 800260c:	429a      	cmp	r2, r3
 800260e:	d001      	beq.n	8002614 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002610:	f7ff fce4 	bl	8001fdc <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002614:	4b08      	ldr	r3, [pc, #32]	@ (8002638 <HW_TS_Stop+0xf0>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	22ff      	movs	r2, #255	@ 0xff
 800261a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800261c:	2003      	movs	r0, #3
 800261e:	f002 fd56 	bl	80050ce <HAL_NVIC_EnableIRQ>
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f383 8810 	msr	PRIMASK, r3
}
 800262c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800262e:	bf00      	nop
}
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000668 	.word	0x20000668
 800263c:	20000380 	.word	0x20000380
 8002640:	20000410 	.word	0x20000410
 8002644:	40002800 	.word	0x40002800
 8002648:	58000800 	.word	0x58000800
 800264c:	20000411 	.word	0x20000411

08002650 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	6039      	str	r1, [r7, #0]
 800265a:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800265c:	79fa      	ldrb	r2, [r7, #7]
 800265e:	493b      	ldr	r1, [pc, #236]	@ (800274c <HW_TS_Start+0xfc>)
 8002660:	4613      	mov	r3, r2
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	4413      	add	r3, r2
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	440b      	add	r3, r1
 800266a:	330c      	adds	r3, #12
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d103      	bne.n	800267c <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff ff66 	bl	8002548 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800267c:	f3ef 8310 	mrs	r3, PRIMASK
 8002680:	60fb      	str	r3, [r7, #12]
  return(result);
 8002682:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002684:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002686:	b672      	cpsid	i
}
 8002688:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800268a:	2003      	movs	r0, #3
 800268c:	f002 fd2d 	bl	80050ea <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002690:	4b2f      	ldr	r3, [pc, #188]	@ (8002750 <HW_TS_Start+0x100>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	22ca      	movs	r2, #202	@ 0xca
 8002696:	625a      	str	r2, [r3, #36]	@ 0x24
 8002698:	4b2d      	ldr	r3, [pc, #180]	@ (8002750 <HW_TS_Start+0x100>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2253      	movs	r2, #83	@ 0x53
 800269e:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80026a0:	79fa      	ldrb	r2, [r7, #7]
 80026a2:	492a      	ldr	r1, [pc, #168]	@ (800274c <HW_TS_Start+0xfc>)
 80026a4:	4613      	mov	r3, r2
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	4413      	add	r3, r2
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	440b      	add	r3, r1
 80026ae:	330c      	adds	r3, #12
 80026b0:	2202      	movs	r2, #2
 80026b2:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80026b4:	79fa      	ldrb	r2, [r7, #7]
 80026b6:	4925      	ldr	r1, [pc, #148]	@ (800274c <HW_TS_Start+0xfc>)
 80026b8:	4613      	mov	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4413      	add	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	440b      	add	r3, r1
 80026c2:	3308      	adds	r3, #8
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80026c8:	79fa      	ldrb	r2, [r7, #7]
 80026ca:	4920      	ldr	r1, [pc, #128]	@ (800274c <HW_TS_Start+0xfc>)
 80026cc:	4613      	mov	r3, r2
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	4413      	add	r3, r2
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	440b      	add	r3, r1
 80026d6:	3304      	adds	r3, #4
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fab6 	bl	8001c50 <linkTimer>
 80026e4:	4603      	mov	r3, r0
 80026e6:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80026e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002754 <HW_TS_Start+0x104>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80026ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002758 <HW_TS_Start+0x108>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	7c7a      	ldrb	r2, [r7, #17]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d002      	beq.n	8002700 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80026fa:	f7ff fc6f 	bl	8001fdc <RescheduleTimerList>
 80026fe:	e013      	b.n	8002728 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002700:	79fa      	ldrb	r2, [r7, #7]
 8002702:	4912      	ldr	r1, [pc, #72]	@ (800274c <HW_TS_Start+0xfc>)
 8002704:	4613      	mov	r3, r2
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	4413      	add	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	440b      	add	r3, r1
 800270e:	3308      	adds	r3, #8
 8002710:	6819      	ldr	r1, [r3, #0]
 8002712:	8a7b      	ldrh	r3, [r7, #18]
 8002714:	79fa      	ldrb	r2, [r7, #7]
 8002716:	1ac9      	subs	r1, r1, r3
 8002718:	480c      	ldr	r0, [pc, #48]	@ (800274c <HW_TS_Start+0xfc>)
 800271a:	4613      	mov	r3, r2
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	4413      	add	r3, r2
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	4403      	add	r3, r0
 8002724:	3308      	adds	r3, #8
 8002726:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002728:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <HW_TS_Start+0x100>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	22ff      	movs	r2, #255	@ 0xff
 800272e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002730:	2003      	movs	r0, #3
 8002732:	f002 fccc 	bl	80050ce <HAL_NVIC_EnableIRQ>
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f383 8810 	msr	PRIMASK, r3
}
 8002740:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002742:	bf00      	nop
}
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000380 	.word	0x20000380
 8002750:	20000668 	.word	0x20000668
 8002754:	20000410 	.word	0x20000410
 8002758:	20000411 	.word	0x20000411

0800275c <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	460b      	mov	r3, r1
 8002766:	607a      	str	r2, [r7, #4]
 8002768:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4798      	blx	r3

  return;
 800276e:	bf00      	nop
}
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HW_UART_Receive_IT>:
    void (*HW_hlpuart1RxCb)(void);
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	60b9      	str	r1, [r7, #8]
 8002780:	607b      	str	r3, [r7, #4]
 8002782:	4603      	mov	r3, r0
 8002784:	73fb      	strb	r3, [r7, #15]
 8002786:	4613      	mov	r3, r2
 8002788:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 800278a:	7bfb      	ldrb	r3, [r7, #15]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d002      	beq.n	8002796 <HW_UART_Receive_IT+0x1e>
 8002790:	2b02      	cmp	r3, #2
 8002792:	d00d      	beq.n	80027b0 <HW_UART_Receive_IT+0x38>
            HW_UART_RX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 8002794:	e019      	b.n	80027ca <HW_UART_Receive_IT+0x52>
            HW_UART_RX_IT(huart1, USART1);
 8002796:	4a0f      	ldr	r2, [pc, #60]	@ (80027d4 <HW_UART_Receive_IT+0x5c>)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6013      	str	r3, [r2, #0]
 800279c:	4b0e      	ldr	r3, [pc, #56]	@ (80027d8 <HW_UART_Receive_IT+0x60>)
 800279e:	4a0f      	ldr	r2, [pc, #60]	@ (80027dc <HW_UART_Receive_IT+0x64>)
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	89bb      	ldrh	r3, [r7, #12]
 80027a4:	461a      	mov	r2, r3
 80027a6:	68b9      	ldr	r1, [r7, #8]
 80027a8:	480b      	ldr	r0, [pc, #44]	@ (80027d8 <HW_UART_Receive_IT+0x60>)
 80027aa:	f005 fb33 	bl	8007e14 <HAL_UART_Receive_IT>
            break;
 80027ae:	e00c      	b.n	80027ca <HW_UART_Receive_IT+0x52>
            HW_UART_RX_IT(hlpuart1, LPUART1);
 80027b0:	4a0b      	ldr	r2, [pc, #44]	@ (80027e0 <HW_UART_Receive_IT+0x68>)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	4b0b      	ldr	r3, [pc, #44]	@ (80027e4 <HW_UART_Receive_IT+0x6c>)
 80027b8:	4a0b      	ldr	r2, [pc, #44]	@ (80027e8 <HW_UART_Receive_IT+0x70>)
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	89bb      	ldrh	r3, [r7, #12]
 80027be:	461a      	mov	r2, r3
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	4808      	ldr	r0, [pc, #32]	@ (80027e4 <HW_UART_Receive_IT+0x6c>)
 80027c4:	f005 fb26 	bl	8007e14 <HAL_UART_Receive_IT>
            break;
 80027c8:	bf00      	nop
    }

    return;
 80027ca:	bf00      	nop
}
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000420 	.word	0x20000420
 80027d8:	20000500 	.word	0x20000500
 80027dc:	40013800 	.word	0x40013800
 80027e0:	20000428 	.word	0x20000428
 80027e4:	2000046c 	.word	0x2000046c
 80027e8:	40008000 	.word	0x40008000

080027ec <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607b      	str	r3, [r7, #4]
 80027f6:	4603      	mov	r3, r0
 80027f8:	73fb      	strb	r3, [r7, #15]
 80027fa:	4613      	mov	r3, r2
 80027fc:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80027fe:	2300      	movs	r3, #0
 8002800:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 8002802:	2300      	movs	r3, #0
 8002804:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 8002806:	7bfb      	ldrb	r3, [r7, #15]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <HW_UART_Transmit_DMA+0x26>
 800280c:	2b02      	cmp	r3, #2
 800280e:	d00f      	beq.n	8002830 <HW_UART_Transmit_DMA+0x44>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002810:	e01d      	b.n	800284e <HW_UART_Transmit_DMA+0x62>
            HW_huart1TxCb = cb;
 8002812:	4a1f      	ldr	r2, [pc, #124]	@ (8002890 <HW_UART_Transmit_DMA+0xa4>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 8002818:	4b1e      	ldr	r3, [pc, #120]	@ (8002894 <HW_UART_Transmit_DMA+0xa8>)
 800281a:	4a1f      	ldr	r2, [pc, #124]	@ (8002898 <HW_UART_Transmit_DMA+0xac>)
 800281c:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 800281e:	89bb      	ldrh	r3, [r7, #12]
 8002820:	461a      	mov	r2, r3
 8002822:	68b9      	ldr	r1, [r7, #8]
 8002824:	481b      	ldr	r0, [pc, #108]	@ (8002894 <HW_UART_Transmit_DMA+0xa8>)
 8002826:	f005 fb41 	bl	8007eac <HAL_UART_Transmit_DMA>
 800282a:	4603      	mov	r3, r0
 800282c:	75fb      	strb	r3, [r7, #23]
            break;
 800282e:	e00e      	b.n	800284e <HW_UART_Transmit_DMA+0x62>
            HW_hlpuart1TxCb = cb;
 8002830:	4a1a      	ldr	r2, [pc, #104]	@ (800289c <HW_UART_Transmit_DMA+0xb0>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6013      	str	r3, [r2, #0]
            hlpuart1.Instance = LPUART1;
 8002836:	4b1a      	ldr	r3, [pc, #104]	@ (80028a0 <HW_UART_Transmit_DMA+0xb4>)
 8002838:	4a1a      	ldr	r2, [pc, #104]	@ (80028a4 <HW_UART_Transmit_DMA+0xb8>)
 800283a:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 800283c:	89bb      	ldrh	r3, [r7, #12]
 800283e:	461a      	mov	r2, r3
 8002840:	68b9      	ldr	r1, [r7, #8]
 8002842:	4817      	ldr	r0, [pc, #92]	@ (80028a0 <HW_UART_Transmit_DMA+0xb4>)
 8002844:	f005 fb32 	bl	8007eac <HAL_UART_Transmit_DMA>
 8002848:	4603      	mov	r3, r0
 800284a:	75fb      	strb	r3, [r7, #23]
            break;
 800284c:	bf00      	nop
    }

    switch (hal_status)
 800284e:	7dfb      	ldrb	r3, [r7, #23]
 8002850:	2b03      	cmp	r3, #3
 8002852:	d817      	bhi.n	8002884 <HW_UART_Transmit_DMA+0x98>
 8002854:	a201      	add	r2, pc, #4	@ (adr r2, 800285c <HW_UART_Transmit_DMA+0x70>)
 8002856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800285a:	bf00      	nop
 800285c:	0800286d 	.word	0x0800286d
 8002860:	08002873 	.word	0x08002873
 8002864:	08002879 	.word	0x08002879
 8002868:	0800287f 	.word	0x0800287f
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 800286c:	2300      	movs	r3, #0
 800286e:	75bb      	strb	r3, [r7, #22]
            break;
 8002870:	e009      	b.n	8002886 <HW_UART_Transmit_DMA+0x9a>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8002872:	2301      	movs	r3, #1
 8002874:	75bb      	strb	r3, [r7, #22]
            break;
 8002876:	e006      	b.n	8002886 <HW_UART_Transmit_DMA+0x9a>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8002878:	2302      	movs	r3, #2
 800287a:	75bb      	strb	r3, [r7, #22]
            break;
 800287c:	e003      	b.n	8002886 <HW_UART_Transmit_DMA+0x9a>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800287e:	2303      	movs	r3, #3
 8002880:	75bb      	strb	r3, [r7, #22]
            break;
 8002882:	e000      	b.n	8002886 <HW_UART_Transmit_DMA+0x9a>

        default:
            break;
 8002884:	bf00      	nop
    }

    return hw_status;
 8002886:	7dbb      	ldrb	r3, [r7, #22]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000424 	.word	0x20000424
 8002894:	20000500 	.word	0x20000500
 8002898:	40013800 	.word	0x40013800
 800289c:	2000042c 	.word	0x2000042c
 80028a0:	2000046c 	.word	0x2000046c
 80028a4:	40008000 	.word	0x40008000

080028a8 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0f      	ldr	r2, [pc, #60]	@ (80028f4 <HAL_UART_RxCpltCallback+0x4c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d00a      	beq.n	80028d0 <HAL_UART_RxCpltCallback+0x28>
 80028ba:	4a0f      	ldr	r2, [pc, #60]	@ (80028f8 <HAL_UART_RxCpltCallback+0x50>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d10f      	bne.n	80028e0 <HAL_UART_RxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 80028c0:	4b0e      	ldr	r3, [pc, #56]	@ (80028fc <HAL_UART_RxCpltCallback+0x54>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00d      	beq.n	80028e4 <HAL_UART_RxCpltCallback+0x3c>
            {
                HW_huart1RxCb();
 80028c8:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <HAL_UART_RxCpltCallback+0x54>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4798      	blx	r3
            }
            break;
 80028ce:	e009      	b.n	80028e4 <HAL_UART_RxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1RxCb)
 80028d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002900 <HAL_UART_RxCpltCallback+0x58>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d007      	beq.n	80028e8 <HAL_UART_RxCpltCallback+0x40>
            {
                HW_hlpuart1RxCb();
 80028d8:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <HAL_UART_RxCpltCallback+0x58>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4798      	blx	r3
            }
            break;
 80028de:	e003      	b.n	80028e8 <HAL_UART_RxCpltCallback+0x40>
#endif

        default:
            break;
 80028e0:	bf00      	nop
 80028e2:	e002      	b.n	80028ea <HAL_UART_RxCpltCallback+0x42>
            break;
 80028e4:	bf00      	nop
 80028e6:	e000      	b.n	80028ea <HAL_UART_RxCpltCallback+0x42>
            break;
 80028e8:	bf00      	nop
    }

    return;
 80028ea:	bf00      	nop
}
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40008000 	.word	0x40008000
 80028f8:	40013800 	.word	0x40013800
 80028fc:	20000420 	.word	0x20000420
 8002900:	20000428 	.word	0x20000428

08002904 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0f      	ldr	r2, [pc, #60]	@ (8002950 <HAL_UART_TxCpltCallback+0x4c>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d00a      	beq.n	800292c <HAL_UART_TxCpltCallback+0x28>
 8002916:	4a0f      	ldr	r2, [pc, #60]	@ (8002954 <HAL_UART_TxCpltCallback+0x50>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d10f      	bne.n	800293c <HAL_UART_TxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 800291c:	4b0e      	ldr	r3, [pc, #56]	@ (8002958 <HAL_UART_TxCpltCallback+0x54>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00d      	beq.n	8002940 <HAL_UART_TxCpltCallback+0x3c>
            {
                HW_huart1TxCb();
 8002924:	4b0c      	ldr	r3, [pc, #48]	@ (8002958 <HAL_UART_TxCpltCallback+0x54>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4798      	blx	r3
            }
            break;
 800292a:	e009      	b.n	8002940 <HAL_UART_TxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 800292c:	4b0b      	ldr	r3, [pc, #44]	@ (800295c <HAL_UART_TxCpltCallback+0x58>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d007      	beq.n	8002944 <HAL_UART_TxCpltCallback+0x40>
            {
                HW_hlpuart1TxCb();
 8002934:	4b09      	ldr	r3, [pc, #36]	@ (800295c <HAL_UART_TxCpltCallback+0x58>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4798      	blx	r3
            }
            break;
 800293a:	e003      	b.n	8002944 <HAL_UART_TxCpltCallback+0x40>
#endif

        default:
            break;
 800293c:	bf00      	nop
 800293e:	e002      	b.n	8002946 <HAL_UART_TxCpltCallback+0x42>
            break;
 8002940:	bf00      	nop
 8002942:	e000      	b.n	8002946 <HAL_UART_TxCpltCallback+0x42>
            break;
 8002944:	bf00      	nop
    }

    return;
 8002946:	bf00      	nop
}
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	40008000 	.word	0x40008000
 8002954:	40013800 	.word	0x40013800
 8002958:	20000424 	.word	0x20000424
 800295c:	2000042c 	.word	0x2000042c

08002960 <LL_RCC_LSE_SetDriveCapability>:
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800296c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002970:	f023 0218 	bic.w	r2, r3, #24
 8002974:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4313      	orrs	r3, r2
 800297c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <LL_AHB1_GRP1_EnableClock>:
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002994:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002998:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800299a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80029a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4013      	ands	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029b0:	68fb      	ldr	r3, [r7, #12]
}
 80029b2:	bf00      	nop
 80029b4:	3714      	adds	r7, #20
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <LL_AHB2_GRP1_EnableClock>:
{
 80029be:	b480      	push	{r7}
 80029c0:	b085      	sub	sp, #20
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80029c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029cc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80029d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4013      	ands	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029e2:	68fb      	ldr	r3, [r7, #12]
}
 80029e4:	bf00      	nop
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029f4:	f002 f978 	bl	8004ce8 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80029f8:	f7fe fd08 	bl	800140c <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029fc:	f000 f814 	bl	8002a28 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002a00:	f000 f870 	bl	8002ae4 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8002a04:	f000 f88e 	bl	8002b24 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a08:	f000 f95e 	bl	8002cc8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a0c:	f000 f93e 	bl	8002c8c <MX_DMA_Init>
  MX_RTC_Init();
 8002a10:	f000 f908 	bl	8002c24 <MX_RTC_Init>
  MX_RNG_Init();
 8002a14:	f000 f8f0 	bl	8002bf8 <MX_RNG_Init>
  MX_RF_Init();
 8002a18:	f000 f8e6 	bl	8002be8 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002a1c:	f7fe fd04 	bl	8001428 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while(1)
	{
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002a20:	f7fe ff43 	bl	80018aa <MX_APPE_Process>
 8002a24:	e7fc      	b.n	8002a20 <main+0x30>
	...

08002a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b09a      	sub	sp, #104	@ 0x68
 8002a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a2e:	f107 0320 	add.w	r3, r7, #32
 8002a32:	2248      	movs	r2, #72	@ 0x48
 8002a34:	2100      	movs	r1, #0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f00b fcfc 	bl	800e434 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a3c:	1d3b      	adds	r3, r7, #4
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]
 8002a44:	609a      	str	r2, [r3, #8]
 8002a46:	60da      	str	r2, [r3, #12]
 8002a48:	611a      	str	r2, [r3, #16]
 8002a4a:	615a      	str	r2, [r3, #20]
 8002a4c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002a4e:	f003 f961 	bl	8005d14 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002a52:	2000      	movs	r0, #0
 8002a54:	f7ff ff84 	bl	8002960 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a58:	4b21      	ldr	r3, [pc, #132]	@ (8002ae0 <SystemClock_Config+0xb8>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a60:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae0 <SystemClock_Config+0xb8>)
 8002a62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae0 <SystemClock_Config+0xb8>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a70:	603b      	str	r3, [r7, #0]
 8002a72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8002a74:	2347      	movs	r3, #71	@ 0x47
 8002a76:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a8c:	2340      	movs	r3, #64	@ 0x40
 8002a8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002a90:	2300      	movs	r3, #0
 8002a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a94:	f107 0320 	add.w	r3, r7, #32
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f003 fccf 	bl	800643c <HAL_RCC_OscConfig>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002aa4:	f000 f93c 	bl	8002d20 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002aa8:	236f      	movs	r3, #111	@ 0x6f
 8002aaa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002aac:	2302      	movs	r3, #2
 8002aae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8002abc:	2300      	movs	r3, #0
 8002abe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002ac4:	1d3b      	adds	r3, r7, #4
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f004 f82b 	bl	8006b24 <HAL_RCC_ClockConfig>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8002ad4:	f000 f924 	bl	8002d20 <Error_Handler>
  }
}
 8002ad8:	bf00      	nop
 8002ada:	3768      	adds	r7, #104	@ 0x68
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	58000400 	.word	0x58000400

08002ae4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b094      	sub	sp, #80	@ 0x50
 8002ae8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002aea:	463b      	mov	r3, r7
 8002aec:	2250      	movs	r2, #80	@ 0x50
 8002aee:	2100      	movs	r1, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f00b fc9f 	bl	800e434 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002af6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002afa:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002afc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b00:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8002b02:	2302      	movs	r3, #2
 8002b04:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002b06:	2310      	movs	r3, #16
 8002b08:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b0a:	463b      	mov	r3, r7
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f004 fc46 	bl	800739e <HAL_RCCEx_PeriphCLKConfig>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002b18:	f000 f902 	bl	8002d20 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002b1c:	bf00      	nop
 8002b1e:	3750      	adds	r7, #80	@ 0x50
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002b28:	4b06      	ldr	r3, [pc, #24]	@ (8002b44 <MX_IPCC_Init+0x20>)
 8002b2a:	4a07      	ldr	r2, [pc, #28]	@ (8002b48 <MX_IPCC_Init+0x24>)
 8002b2c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002b2e:	4805      	ldr	r0, [pc, #20]	@ (8002b44 <MX_IPCC_Init+0x20>)
 8002b30:	f003 f86a 	bl	8005c08 <HAL_IPCC_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002b3a:	f000 f8f1 	bl	8002d20 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002b3e:	bf00      	nop
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000430 	.word	0x20000430
 8002b48:	58000c00 	.word	0x58000c00

08002b4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b50:	4b23      	ldr	r3, [pc, #140]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b52:	4a24      	ldr	r2, [pc, #144]	@ (8002be4 <MX_USART1_UART_Init+0x98>)
 8002b54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002b56:	4b22      	ldr	r3, [pc, #136]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b5e:	4b20      	ldr	r3, [pc, #128]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b64:	4b1e      	ldr	r3, [pc, #120]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b70:	4b1b      	ldr	r3, [pc, #108]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b72:	220c      	movs	r2, #12
 8002b74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b76:	4b1a      	ldr	r3, [pc, #104]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002b7c:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b7e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002b82:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b84:	4b16      	ldr	r3, [pc, #88]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b8a:	4b15      	ldr	r3, [pc, #84]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b90:	4b13      	ldr	r3, [pc, #76]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b96:	4812      	ldr	r0, [pc, #72]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002b98:	f005 f8ec 	bl	8007d74 <HAL_UART_Init>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002ba2:	f000 f8bd 	bl	8002d20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	480d      	ldr	r0, [pc, #52]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002baa:	f007 f94c 	bl	8009e46 <HAL_UARTEx_SetTxFifoThreshold>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002bb4:	f000 f8b4 	bl	8002d20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002bb8:	2100      	movs	r1, #0
 8002bba:	4809      	ldr	r0, [pc, #36]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002bbc:	f007 f981 	bl	8009ec2 <HAL_UARTEx_SetRxFifoThreshold>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002bc6:	f000 f8ab 	bl	8002d20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002bca:	4805      	ldr	r0, [pc, #20]	@ (8002be0 <MX_USART1_UART_Init+0x94>)
 8002bcc:	f007 f902 	bl	8009dd4 <HAL_UARTEx_DisableFifoMode>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002bd6:	f000 f8a3 	bl	8002d20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	20000500 	.word	0x20000500
 8002be4:	40013800 	.word	0x40013800

08002be8 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
	...

08002bf8 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002bfc:	4b07      	ldr	r3, [pc, #28]	@ (8002c1c <MX_RNG_Init+0x24>)
 8002bfe:	4a08      	ldr	r2, [pc, #32]	@ (8002c20 <MX_RNG_Init+0x28>)
 8002c00:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8002c02:	4b06      	ldr	r3, [pc, #24]	@ (8002c1c <MX_RNG_Init+0x24>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002c08:	4804      	ldr	r0, [pc, #16]	@ (8002c1c <MX_RNG_Init+0x24>)
 8002c0a:	f004 fe4f 	bl	80078ac <HAL_RNG_Init>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8002c14:	f000 f884 	bl	8002d20 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002c18:	bf00      	nop
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20000654 	.word	0x20000654
 8002c20:	58001000 	.word	0x58001000

08002c24 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002c28:	4b16      	ldr	r3, [pc, #88]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c2a:	4a17      	ldr	r2, [pc, #92]	@ (8002c88 <MX_RTC_Init+0x64>)
 8002c2c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002c2e:	4b15      	ldr	r3, [pc, #84]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002c34:	4b13      	ldr	r3, [pc, #76]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c36:	220f      	movs	r2, #15
 8002c38:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002c3a:	4b12      	ldr	r3, [pc, #72]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c3c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002c40:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002c42:	4b10      	ldr	r3, [pc, #64]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002c48:	4b0e      	ldr	r3, [pc, #56]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002c54:	4b0b      	ldr	r3, [pc, #44]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002c5a:	480a      	ldr	r0, [pc, #40]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c5c:	f004 fe5b 	bl	8007916 <HAL_RTC_Init>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002c66:	f000 f85b 	bl	8002d20 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	4805      	ldr	r0, [pc, #20]	@ (8002c84 <MX_RTC_Init+0x60>)
 8002c70:	f004 ff5e 	bl	8007b30 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8002c7a:	f000 f851 	bl	8002d20 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000668 	.word	0x20000668
 8002c88:	40002800 	.word	0x40002800

08002c8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002c90:	2004      	movs	r0, #4
 8002c92:	f7ff fe7b 	bl	800298c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002c96:	2001      	movs	r0, #1
 8002c98:	f7ff fe78 	bl	800298c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c9c:	2002      	movs	r0, #2
 8002c9e:	f7ff fe75 	bl	800298c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 15, 0);
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	210f      	movs	r1, #15
 8002ca6:	200e      	movs	r0, #14
 8002ca8:	f002 f9f7 	bl	800509a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002cac:	200e      	movs	r0, #14
 8002cae:	f002 fa0e 	bl	80050ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	210f      	movs	r1, #15
 8002cb6:	203a      	movs	r0, #58	@ 0x3a
 8002cb8:	f002 f9ef 	bl	800509a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002cbc:	203a      	movs	r0, #58	@ 0x3a
 8002cbe:	f002 fa06 	bl	80050ce <HAL_NVIC_EnableIRQ>

}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}
	...

08002cc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cce:	1d3b      	adds	r3, r7, #4
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	609a      	str	r2, [r3, #8]
 8002cd8:	60da      	str	r2, [r3, #12]
 8002cda:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cdc:	2004      	movs	r0, #4
 8002cde:	f7ff fe6e 	bl	80029be <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce2:	2001      	movs	r0, #1
 8002ce4:	f7ff fe6b 	bl	80029be <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce8:	2002      	movs	r0, #2
 8002cea:	f7ff fe68 	bl	80029be <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8002cee:	2200      	movs	r2, #0
 8002cf0:	2120      	movs	r1, #32
 8002cf2:	480a      	ldr	r0, [pc, #40]	@ (8002d1c <MX_GPIO_Init+0x54>)
 8002cf4:	f002 ff34 	bl	8005b60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8002cf8:	2320      	movs	r3, #32
 8002cfa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d00:	2300      	movs	r3, #0
 8002d02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d04:	2300      	movs	r3, #0
 8002d06:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8002d08:	1d3b      	adds	r3, r7, #4
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4803      	ldr	r0, [pc, #12]	@ (8002d1c <MX_GPIO_Init+0x54>)
 8002d0e:	f002 fdb7 	bl	8005880 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002d12:	bf00      	nop
 8002d14:	3718      	adds	r7, #24
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	48000400 	.word	0x48000400

08002d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <LL_RCC_EnableRTC>:
{
 8002d2e:	b480      	push	{r7}
 8002d30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002d46:	bf00      	nop
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <LL_AHB2_GRP1_EnableClock>:
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002d58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d5c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002d68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d6c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4013      	ands	r3, r2
 8002d72:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d74:	68fb      	ldr	r3, [r7, #12]
}
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <LL_AHB3_GRP1_EnableClock>:
{
 8002d82:	b480      	push	{r7}
 8002d84:	b085      	sub	sp, #20
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002d8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002d90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d9e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4013      	ands	r3, r2
 8002da4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002da6:	68fb      	ldr	r3, [r7, #12]
}
 8002da8:	bf00      	nop
 8002daa:	3714      	adds	r7, #20
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <LL_APB1_GRP1_EnableClock>:
{
 8002db4:	b480      	push	{r7}
 8002db6:	b085      	sub	sp, #20
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dc0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002dc2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
}
 8002dda:	bf00      	nop
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <LL_APB1_GRP2_EnableClock>:
{
 8002de6:	b480      	push	{r7}
 8002de8:	b085      	sub	sp, #20
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002dee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002df2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002df4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002dfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4013      	ands	r3, r2
 8002e08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
}
 8002e0c:	bf00      	nop
 8002e0e:	3714      	adds	r7, #20
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <LL_APB2_GRP1_EnableClock>:
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002e20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e24:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002e30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e34:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
}
 8002e3e:	bf00      	nop
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002e4e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002e52:	f7ff ff96 	bl	8002d82 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002e56:	2200      	movs	r2, #0
 8002e58:	2100      	movs	r1, #0
 8002e5a:	202e      	movs	r0, #46	@ 0x2e
 8002e5c:	f002 f91d 	bl	800509a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002e60:	202e      	movs	r0, #46	@ 0x2e
 8002e62:	f002 f934 	bl	80050ce <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb0 <HAL_IPCC_MspInit+0x44>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d113      	bne.n	8002ea6 <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8002e7e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002e82:	f7ff ff7e 	bl	8002d82 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2100      	movs	r1, #0
 8002e8a:	202c      	movs	r0, #44	@ 0x2c
 8002e8c:	f002 f905 	bl	800509a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002e90:	202c      	movs	r0, #44	@ 0x2c
 8002e92:	f002 f91c 	bl	80050ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8002e96:	2200      	movs	r2, #0
 8002e98:	2100      	movs	r1, #0
 8002e9a:	202d      	movs	r0, #45	@ 0x2d
 8002e9c:	f002 f8fd 	bl	800509a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8002ea0:	202d      	movs	r0, #45	@ 0x2d
 8002ea2:	f002 f914 	bl	80050ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	58000c00 	.word	0x58000c00

08002eb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b0a0      	sub	sp, #128	@ 0x80
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ebc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	60da      	str	r2, [r3, #12]
 8002eca:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ecc:	f107 030c 	add.w	r3, r7, #12
 8002ed0:	2250      	movs	r2, #80	@ 0x50
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f00b faad 	bl	800e434 <memset>
  if(huart->Instance==LPUART1)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a68      	ldr	r2, [pc, #416]	@ (8003080 <HAL_UART_MspInit+0x1cc>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d16e      	bne.n	8002fc2 <HAL_UART_MspInit+0x10e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002eec:	f107 030c 	add.w	r3, r7, #12
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f004 fa54 	bl	800739e <HAL_RCCEx_PeriphCLKConfig>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002efc:	f7ff ff10 	bl	8002d20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002f00:	2001      	movs	r0, #1
 8002f02:	f7ff ff70 	bl	8002de6 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f06:	2001      	movs	r0, #1
 8002f08:	f7ff ff22 	bl	8002d50 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f0c:	230c      	movs	r3, #12
 8002f0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f10:	2302      	movs	r3, #2
 8002f12:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002f1c:	2308      	movs	r3, #8
 8002f1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f20:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002f24:	4619      	mov	r1, r3
 8002f26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f2a:	f002 fca9 	bl	8005880 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 8002f2e:	4b55      	ldr	r3, [pc, #340]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f30:	4a55      	ldr	r2, [pc, #340]	@ (8003088 <HAL_UART_MspInit+0x1d4>)
 8002f32:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8002f34:	4b53      	ldr	r3, [pc, #332]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f36:	2211      	movs	r2, #17
 8002f38:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f3a:	4b52      	ldr	r3, [pc, #328]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f3c:	2210      	movs	r2, #16
 8002f3e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f40:	4b50      	ldr	r3, [pc, #320]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f46:	4b4f      	ldr	r3, [pc, #316]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f48:	2280      	movs	r2, #128	@ 0x80
 8002f4a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f4c:	4b4d      	ldr	r3, [pc, #308]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f52:	4b4c      	ldr	r3, [pc, #304]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8002f58:	4b4a      	ldr	r3, [pc, #296]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f5e:	4b49      	ldr	r3, [pc, #292]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8002f64:	4847      	ldr	r0, [pc, #284]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f66:	f002 f8f7 	bl	8005158 <HAL_DMA_Init>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8002f70:	f7ff fed6 	bl	8002d20 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT;
 8002f74:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 8002f78:	65fb      	str	r3, [r7, #92]	@ 0x5c
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	663b      	str	r3, [r7, #96]	@ 0x60
    pSyncConfig.SyncEnable = DISABLE;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
    pSyncConfig.EventEnable = DISABLE;
 8002f84:	2300      	movs	r3, #0
 8002f86:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
    pSyncConfig.RequestNumber = 1;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_DMAEx_ConfigMuxSync(&hdma_lpuart1_tx, &pSyncConfig) != HAL_OK)
 8002f8e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f92:	4619      	mov	r1, r3
 8002f94:	483b      	ldr	r0, [pc, #236]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002f96:	f002 fc11 	bl	80057bc <HAL_DMAEx_ConfigMuxSync>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8002fa0:	f7ff febe 	bl	8002d20 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a37      	ldr	r2, [pc, #220]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002fa8:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002faa:	4a36      	ldr	r2, [pc, #216]	@ (8003084 <HAL_UART_MspInit+0x1d0>)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	2100      	movs	r1, #0
 8002fb4:	2025      	movs	r0, #37	@ 0x25
 8002fb6:	f002 f870 	bl	800509a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002fba:	2025      	movs	r0, #37	@ 0x25
 8002fbc:	f002 f887 	bl	80050ce <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8002fc0:	e05a      	b.n	8003078 <HAL_UART_MspInit+0x1c4>
  else if(huart->Instance==USART1)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a31      	ldr	r2, [pc, #196]	@ (800308c <HAL_UART_MspInit+0x1d8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d155      	bne.n	8003078 <HAL_UART_MspInit+0x1c4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fd4:	f107 030c 	add.w	r3, r7, #12
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f004 f9e0 	bl	800739e <HAL_RCCEx_PeriphCLKConfig>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8002fe4:	f7ff fe9c 	bl	8002d20 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fe8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002fec:	f7ff ff14 	bl	8002e18 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ff0:	2002      	movs	r0, #2
 8002ff2:	f7ff fead 	bl	8002d50 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ff6:	23c0      	movs	r3, #192	@ 0xc0
 8002ff8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ffe:	2301      	movs	r3, #1
 8003000:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003002:	2303      	movs	r3, #3
 8003004:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003006:	2307      	movs	r3, #7
 8003008:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800300e:	4619      	mov	r1, r3
 8003010:	481f      	ldr	r0, [pc, #124]	@ (8003090 <HAL_UART_MspInit+0x1dc>)
 8003012:	f002 fc35 	bl	8005880 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Channel4;
 8003016:	4b1f      	ldr	r3, [pc, #124]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 8003018:	4a1f      	ldr	r2, [pc, #124]	@ (8003098 <HAL_UART_MspInit+0x1e4>)
 800301a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800301c:	4b1d      	ldr	r3, [pc, #116]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 800301e:	220f      	movs	r2, #15
 8003020:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003022:	4b1c      	ldr	r3, [pc, #112]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 8003024:	2210      	movs	r2, #16
 8003026:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003028:	4b1a      	ldr	r3, [pc, #104]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 800302a:	2200      	movs	r2, #0
 800302c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800302e:	4b19      	ldr	r3, [pc, #100]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 8003030:	2280      	movs	r2, #128	@ 0x80
 8003032:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003034:	4b17      	ldr	r3, [pc, #92]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 8003036:	2200      	movs	r2, #0
 8003038:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800303a:	4b16      	ldr	r3, [pc, #88]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 800303c:	2200      	movs	r2, #0
 800303e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003040:	4b14      	ldr	r3, [pc, #80]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 8003042:	2200      	movs	r2, #0
 8003044:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003046:	4b13      	ldr	r3, [pc, #76]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 8003048:	2200      	movs	r2, #0
 800304a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800304c:	4811      	ldr	r0, [pc, #68]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 800304e:	f002 f883 	bl	8005158 <HAL_DMA_Init>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8003058:	f7ff fe62 	bl	8002d20 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a0d      	ldr	r2, [pc, #52]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 8003060:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003062:	4a0c      	ldr	r2, [pc, #48]	@ (8003094 <HAL_UART_MspInit+0x1e0>)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003068:	2200      	movs	r2, #0
 800306a:	2100      	movs	r1, #0
 800306c:	2024      	movs	r0, #36	@ 0x24
 800306e:	f002 f814 	bl	800509a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003072:	2024      	movs	r0, #36	@ 0x24
 8003074:	f002 f82b 	bl	80050ce <HAL_NVIC_EnableIRQ>
}
 8003078:	bf00      	nop
 800307a:	3780      	adds	r7, #128	@ 0x80
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40008000 	.word	0x40008000
 8003084:	20000594 	.word	0x20000594
 8003088:	40020044 	.word	0x40020044
 800308c:	40013800 	.word	0x40013800
 8003090:	48000400 	.word	0x48000400
 8003094:	200005f4 	.word	0x200005f4
 8003098:	40020444 	.word	0x40020444

0800309c <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b096      	sub	sp, #88	@ 0x58
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030a4:	f107 0308 	add.w	r3, r7, #8
 80030a8:	2250      	movs	r2, #80	@ 0x50
 80030aa:	2100      	movs	r1, #0
 80030ac:	4618      	mov	r0, r3
 80030ae:	f00b f9c1 	bl	800e434 <memset>
  if(hrng->Instance==RNG)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a0d      	ldr	r2, [pc, #52]	@ (80030ec <HAL_RNG_MspInit+0x50>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d113      	bne.n	80030e4 <HAL_RNG_MspInit+0x48>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80030bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80030c0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 80030c2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80030c6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030c8:	f107 0308 	add.w	r3, r7, #8
 80030cc:	4618      	mov	r0, r3
 80030ce:	f004 f966 	bl	800739e <HAL_RCCEx_PeriphCLKConfig>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 80030d8:	f7ff fe22 	bl	8002d20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80030dc:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80030e0:	f7ff fe4f 	bl	8002d82 <LL_AHB3_GRP1_EnableClock>

    /* USER CODE END RNG_MspInit 1 */

  }

}
 80030e4:	bf00      	nop
 80030e6:	3758      	adds	r7, #88	@ 0x58
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	58001000 	.word	0x58001000

080030f0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b096      	sub	sp, #88	@ 0x58
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030f8:	f107 0308 	add.w	r3, r7, #8
 80030fc:	2250      	movs	r2, #80	@ 0x50
 80030fe:	2100      	movs	r1, #0
 8003100:	4618      	mov	r0, r3
 8003102:	f00b f997 	bl	800e434 <memset>
  if(hrtc->Instance==RTC)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a14      	ldr	r2, [pc, #80]	@ (800315c <HAL_RTC_MspInit+0x6c>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d120      	bne.n	8003152 <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003110:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003114:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003116:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800311a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800311c:	f107 0308 	add.w	r3, r7, #8
 8003120:	4618      	mov	r0, r3
 8003122:	f004 f93c 	bl	800739e <HAL_RCCEx_PeriphCLKConfig>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800312c:	f7ff fdf8 	bl	8002d20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003130:	f7ff fdfd 	bl	8002d2e <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003134:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003138:	f7ff fe3c 	bl	8002db4 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800313c:	2200      	movs	r2, #0
 800313e:	2100      	movs	r1, #0
 8003140:	2003      	movs	r0, #3
 8003142:	f001 ffaa 	bl	800509a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003146:	2003      	movs	r0, #3
 8003148:	f001 ffc1 	bl	80050ce <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f004 fdbb 	bl	8007cc8 <HAL_RTCEx_EnableBypassShadow>
    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003152:	bf00      	nop
 8003154:	3758      	adds	r7, #88	@ 0x58
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40002800 	.word	0x40002800

08003160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003164:	bf00      	nop
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800316e:	b480      	push	{r7}
 8003170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003172:	bf00      	nop
 8003174:	e7fd      	b.n	8003172 <HardFault_Handler+0x4>

08003176 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003176:	b480      	push	{r7}
 8003178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800317a:	bf00      	nop
 800317c:	e7fd      	b.n	800317a <MemManage_Handler+0x4>

0800317e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800317e:	b480      	push	{r7}
 8003180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003182:	bf00      	nop
 8003184:	e7fd      	b.n	8003182 <BusFault_Handler+0x4>

08003186 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003186:	b480      	push	{r7}
 8003188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800318a:	bf00      	nop
 800318c:	e7fd      	b.n	800318a <UsageFault_Handler+0x4>

0800318e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800318e:	b480      	push	{r7}
 8003190:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003192:	bf00      	nop
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031a0:	bf00      	nop
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr

080031aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031aa:	b480      	push	{r7}
 80031ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031ae:	bf00      	nop
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031bc:	f001 fdee 	bl	8004d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031c0:	bf00      	nop
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80031c8:	f7fe ffa2 	bl	8002110 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80031cc:	bf00      	nop
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80031d4:	4802      	ldr	r0, [pc, #8]	@ (80031e0 <DMA1_Channel4_IRQHandler+0x10>)
 80031d6:	f002 f9a0 	bl	800551a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20000594 	.word	0x20000594

080031e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031e8:	4802      	ldr	r0, [pc, #8]	@ (80031f4 <USART1_IRQHandler+0x10>)
 80031ea:	f004 fedf 	bl	8007fac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	20000500 	.word	0x20000500

080031f8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80031fc:	4802      	ldr	r0, [pc, #8]	@ (8003208 <LPUART1_IRQHandler+0x10>)
 80031fe:	f004 fed5 	bl	8007fac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003202:	bf00      	nop
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	2000046c 	.word	0x2000046c

0800320c <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003210:	f001 fa0c 	bl	800462c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003214:	bf00      	nop
 8003216:	bd80      	pop	{r7, pc}

08003218 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 800321c:	f001 fa3c 	bl	8004698 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003220:	bf00      	nop
 8003222:	bd80      	pop	{r7, pc}

08003224 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003228:	f002 fcca 	bl	8005bc0 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 800322c:	bf00      	nop
 800322e:	bd80      	pop	{r7, pc}

08003230 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003234:	4802      	ldr	r0, [pc, #8]	@ (8003240 <DMA2_Channel4_IRQHandler+0x10>)
 8003236:	f002 f970 	bl	800551a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800323a:	bf00      	nop
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	200005f4 	.word	0x200005f4

08003244 <EXTI4_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW1_EXTI_IRQHandler(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 8003248:	2010      	movs	r0, #16
 800324a:	f002 fca1 	bl	8005b90 <HAL_GPIO_EXTI_IRQHandler>
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}

08003252 <EXTI0_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW2_EXTI_IRQHandler(void)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 8003256:	2001      	movs	r0, #1
 8003258:	f002 fc9a 	bl	8005b90 <HAL_GPIO_EXTI_IRQHandler>
}
 800325c:	bf00      	nop
 800325e:	bd80      	pop	{r7, pc}

08003260 <EXTI1_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW3_EXTI_IRQHandler(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW3_PIN);
 8003264:	2002      	movs	r0, #2
 8003266:	f002 fc93 	bl	8005b90 <HAL_GPIO_EXTI_IRQHandler>
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}

0800326e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800326e:	b480      	push	{r7}
 8003270:	af00      	add	r7, sp, #0
  return 1;
 8003272:	2301      	movs	r3, #1
}
 8003274:	4618      	mov	r0, r3
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <_kill>:

int _kill(int pid, int sig)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
 8003286:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003288:	f00b f926 	bl	800e4d8 <__errno>
 800328c:	4603      	mov	r3, r0
 800328e:	2216      	movs	r2, #22
 8003290:	601a      	str	r2, [r3, #0]
  return -1;
 8003292:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <_exit>:

void _exit (int status)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b082      	sub	sp, #8
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032a6:	f04f 31ff 	mov.w	r1, #4294967295
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7ff ffe7 	bl	800327e <_kill>
  while (1) {}    /* Make sure we hang here */
 80032b0:	bf00      	nop
 80032b2:	e7fd      	b.n	80032b0 <_exit+0x12>

080032b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	e00a      	b.n	80032dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032c6:	f3af 8000 	nop.w
 80032ca:	4601      	mov	r1, r0
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	1c5a      	adds	r2, r3, #1
 80032d0:	60ba      	str	r2, [r7, #8]
 80032d2:	b2ca      	uxtb	r2, r1
 80032d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	3301      	adds	r3, #1
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	dbf0      	blt.n	80032c6 <_read+0x12>
  }

  return len;
 80032e4:	687b      	ldr	r3, [r7, #4]
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3718      	adds	r7, #24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}

080032ee <_close>:
  }
  return len;
}

int _close(int file)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b083      	sub	sp, #12
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003306:	b480      	push	{r7}
 8003308:	b083      	sub	sp, #12
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
 800330e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003316:	605a      	str	r2, [r3, #4]
  return 0;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <_isatty>:

int _isatty(int file)
{
 8003326:	b480      	push	{r7}
 8003328:	b083      	sub	sp, #12
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800332e:	2301      	movs	r3, #1
}
 8003330:	4618      	mov	r0, r3
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
	...

08003358 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003360:	4a14      	ldr	r2, [pc, #80]	@ (80033b4 <_sbrk+0x5c>)
 8003362:	4b15      	ldr	r3, [pc, #84]	@ (80033b8 <_sbrk+0x60>)
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800336c:	4b13      	ldr	r3, [pc, #76]	@ (80033bc <_sbrk+0x64>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d102      	bne.n	800337a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003374:	4b11      	ldr	r3, [pc, #68]	@ (80033bc <_sbrk+0x64>)
 8003376:	4a12      	ldr	r2, [pc, #72]	@ (80033c0 <_sbrk+0x68>)
 8003378:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800337a:	4b10      	ldr	r3, [pc, #64]	@ (80033bc <_sbrk+0x64>)
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4413      	add	r3, r2
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	429a      	cmp	r2, r3
 8003386:	d207      	bcs.n	8003398 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003388:	f00b f8a6 	bl	800e4d8 <__errno>
 800338c:	4603      	mov	r3, r0
 800338e:	220c      	movs	r2, #12
 8003390:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003392:	f04f 33ff 	mov.w	r3, #4294967295
 8003396:	e009      	b.n	80033ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003398:	4b08      	ldr	r3, [pc, #32]	@ (80033bc <_sbrk+0x64>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800339e:	4b07      	ldr	r3, [pc, #28]	@ (80033bc <_sbrk+0x64>)
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4413      	add	r3, r2
 80033a6:	4a05      	ldr	r2, [pc, #20]	@ (80033bc <_sbrk+0x64>)
 80033a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033aa:	68fb      	ldr	r3, [r7, #12]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3718      	adds	r7, #24
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	20030000 	.word	0x20030000
 80033b8:	00001000 	.word	0x00001000
 80033bc:	2000068c 	.word	0x2000068c
 80033c0:	200019c0 	.word	0x200019c0

080033c4 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 80033c8:	4b03      	ldr	r3, [pc, #12]	@ (80033d8 <LL_FLASH_GetUDN+0x14>)
 80033ca:	681b      	ldr	r3, [r3, #0]
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	1fff7580 	.word	0x1fff7580

080033dc <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80033e0:	4b03      	ldr	r3, [pc, #12]	@ (80033f0 <LL_FLASH_GetDeviceID+0x14>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	b2db      	uxtb	r3, r3
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	1fff7584 	.word	0x1fff7584

080033f4 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80033f8:	4b03      	ldr	r3, [pc, #12]	@ (8003408 <LL_FLASH_GetSTCompanyID+0x14>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	0a1b      	lsrs	r3, r3, #8
}
 80033fe:	4618      	mov	r0, r3
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	1fff7584 	.word	0x1fff7584

0800340c <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b092      	sub	sp, #72	@ 0x48
 8003410:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003412:	2392      	movs	r3, #146	@ 0x92
 8003414:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8003418:	463b      	mov	r3, r7
 800341a:	2243      	movs	r2, #67	@ 0x43
 800341c:	2100      	movs	r1, #0
 800341e:	4618      	mov	r0, r3
 8003420:	f00b f808 	bl	800e434 <memset>
 8003424:	2344      	movs	r3, #68	@ 0x44
 8003426:	82bb      	strh	r3, [r7, #20]
 8003428:	2308      	movs	r3, #8
 800342a:	82fb      	strh	r3, [r7, #22]
 800342c:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 8003430:	833b      	strh	r3, [r7, #24]
 8003432:	2302      	movs	r3, #2
 8003434:	76bb      	strb	r3, [r7, #26]
 8003436:	2301      	movs	r3, #1
 8003438:	76fb      	strb	r3, [r7, #27]
 800343a:	2312      	movs	r3, #18
 800343c:	773b      	strb	r3, [r7, #28]
 800343e:	2329      	movs	r3, #41	@ 0x29
 8003440:	777b      	strb	r3, [r7, #29]
 8003442:	239c      	movs	r3, #156	@ 0x9c
 8003444:	83fb      	strh	r3, [r7, #30]
 8003446:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800344a:	843b      	strh	r3, [r7, #32]
 800344c:	f04f 33ff 	mov.w	r3, #4294967295
 8003450:	627b      	str	r3, [r7, #36]	@ 0x24
 8003452:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 8003456:	853b      	strh	r3, [r7, #40]	@ 0x28
 8003458:	2301      	movs	r3, #1
 800345a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800345e:	2320      	movs	r3, #32
 8003460:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8003464:	23d8      	movs	r3, #216	@ 0xd8
 8003466:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800346a:	2306      	movs	r3, #6
 800346c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003470:	2303      	movs	r3, #3
 8003472:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8003476:	f240 6372 	movw	r3, #1650	@ 0x672
 800347a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800347c:	230d      	movs	r3, #13
 800347e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8003482:	f000 fb19 	bl	8003ab8 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8003486:	2101      	movs	r1, #1
 8003488:	2002      	movs	r0, #2
 800348a:	f009 fe6f 	bl	800d16c <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800348e:	4a36      	ldr	r2, [pc, #216]	@ (8003568 <APP_BLE_Init+0x15c>)
 8003490:	2100      	movs	r1, #0
 8003492:	2004      	movs	r0, #4
 8003494:	f00a f81c 	bl	800d4d0 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8003498:	463b      	mov	r3, r7
 800349a:	4618      	mov	r0, r3
 800349c:	f008 fbfe 	bl	800bc9c <SHCI_C2_BLE_Init>
 80034a0:	4603      	mov	r3, r0
 80034a2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (status != SHCI_Success)
 80034a6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d008      	beq.n	80034c0 <APP_BLE_Init+0xb4>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 80034ae:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80034b2:	4619      	mov	r1, r3
 80034b4:	482d      	ldr	r0, [pc, #180]	@ (800356c <APP_BLE_Init+0x160>)
 80034b6:	f00a fe6d 	bl	800e194 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80034ba:	f7ff fc31 	bl	8002d20 <Error_Handler>
 80034be:	e002      	b.n	80034c6 <APP_BLE_Init+0xba>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 80034c0:	482b      	ldr	r0, [pc, #172]	@ (8003570 <APP_BLE_Init+0x164>)
 80034c2:	f00a fe67 	bl	800e194 <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80034c6:	f000 fb0d 	bl	8003ae4 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80034ca:	f009 fb43 	bl	800cb54 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80034ce:	4b29      	ldr	r3, [pc, #164]	@ (8003574 <APP_BLE_Init+0x168>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80034d6:	4b27      	ldr	r3, [pc, #156]	@ (8003574 <APP_BLE_Init+0x168>)
 80034d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80034dc:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 80034de:	4a26      	ldr	r2, [pc, #152]	@ (8003578 <APP_BLE_Init+0x16c>)
 80034e0:	2100      	movs	r1, #0
 80034e2:	2001      	movs	r0, #1
 80034e4:	f009 fff4 	bl	800d4d0 <UTIL_SEQ_RegTask>
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  UTIL_SEQ_RegTask(1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 80034e8:	4a24      	ldr	r2, [pc, #144]	@ (800357c <APP_BLE_Init+0x170>)
 80034ea:	2100      	movs	r1, #0
 80034ec:	2002      	movs	r0, #2
 80034ee:	f009 ffef 	bl	800d4d0 <UTIL_SEQ_RegTask>
#if (BLE_CFG_OTA_REBOOT_CHAR != 0)
  a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 80034f2:	2006      	movs	r0, #6
 80034f4:	f007 fdfa 	bl	800b0ec <aci_hal_set_radio_activity_mask>
 80034f8:	4603      	mov	r3, r0
 80034fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (ret != BLE_STATUS_SUCCESS)
 80034fe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003502:	2b00      	cmp	r3, #0
 8003504:	d006      	beq.n	8003514 <APP_BLE_Init+0x108>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 8003506:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800350a:	4619      	mov	r1, r3
 800350c:	481c      	ldr	r0, [pc, #112]	@ (8003580 <APP_BLE_Init+0x174>)
 800350e:	f00a fe41 	bl	800e194 <iprintf>
 8003512:	e002      	b.n	800351a <APP_BLE_Init+0x10e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 8003514:	481b      	ldr	r0, [pc, #108]	@ (8003584 <APP_BLE_Init+0x178>)
 8003516:	f00a fe3d 	bl	800e194 <iprintf>
  }
#endif /* RADIO_ACTIVITY_EVENT != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  index_con_int = 0;
 800351a:	4b1b      	ldr	r3, [pc, #108]	@ (8003588 <APP_BLE_Init+0x17c>)
 800351c:	2200      	movs	r2, #0
 800351e:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 8003520:	4b1a      	ldr	r3, [pc, #104]	@ (800358c <APP_BLE_Init+0x180>)
 8003522:	2201      	movs	r2, #1
 8003524:	701a      	strb	r2, [r3, #0]
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 8003526:	f000 ff17 	bl	8004358 <P2PS_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 800352a:	4b19      	ldr	r3, [pc, #100]	@ (8003590 <APP_BLE_Init+0x184>)
 800352c:	2200      	movs	r2, #0
 800352e:	4919      	ldr	r1, [pc, #100]	@ (8003594 <APP_BLE_Init+0x188>)
 8003530:	2000      	movs	r0, #0
 8003532:	f7fe ff8f 	bl	8002454 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 8003536:	4b18      	ldr	r3, [pc, #96]	@ (8003598 <APP_BLE_Init+0x18c>)
 8003538:	2200      	movs	r2, #0
 800353a:	4918      	ldr	r1, [pc, #96]	@ (800359c <APP_BLE_Init+0x190>)
 800353c:	2000      	movs	r0, #0
 800353e:	f7fe ff89 	bl	8002454 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8003542:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <APP_BLE_Init+0x168>)
 8003544:	2200      	movs	r2, #0
 8003546:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8003548:	4b0a      	ldr	r3, [pc, #40]	@ (8003574 <APP_BLE_Init+0x168>)
 800354a:	2200      	movs	r2, #0
 800354c:	761a      	strb	r2, [r3, #24]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800354e:	4b14      	ldr	r3, [pc, #80]	@ (80035a0 <APP_BLE_Init+0x194>)
 8003550:	2280      	movs	r2, #128	@ 0x80
 8003552:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8003554:	4b13      	ldr	r3, [pc, #76]	@ (80035a4 <APP_BLE_Init+0x198>)
 8003556:	22a0      	movs	r2, #160	@ 0xa0
 8003558:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800355a:	2001      	movs	r0, #1
 800355c:	f000 fc72 	bl	8003e44 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8003560:	bf00      	nop
}
 8003562:	3748      	adds	r7, #72	@ 0x48
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	0800b6b5 	.word	0x0800b6b5
 800356c:	08010588 	.word	0x08010588
 8003570:	080105c0 	.word	0x080105c0
 8003574:	20000698 	.word	0x20000698
 8003578:	08004025 	.word	0x08004025
 800357c:	0800416d 	.word	0x0800416d
 8003580:	080105e8 	.word	0x080105e8
 8003584:	0801062c 	.word	0x0801062c
 8003588:	20000724 	.word	0x20000724
 800358c:	20000725 	.word	0x20000725
 8003590:	08004085 	.word	0x08004085
 8003594:	20000719 	.word	0x20000719
 8003598:	08004095 	.word	0x08004095
 800359c:	2000071a 	.word	0x2000071a
 80035a0:	2000071c 	.word	0x2000071c
 80035a4:	2000071e 	.word	0x2000071e

080035a8 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 80035a8:	b5b0      	push	{r4, r5, r7, lr}
 80035aa:	b090      	sub	sp, #64	@ 0x40
 80035ac:	af04      	add	r7, sp, #16
 80035ae:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 80035b0:	2392      	movs	r3, #146	@ 0x92
 80035b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3301      	adds	r3, #1
 80035ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 80035bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2bff      	cmp	r3, #255	@ 0xff
 80035c2:	f000 8120 	beq.w	8003806 <SVCCTL_App_Notification+0x25e>
 80035c6:	2bff      	cmp	r3, #255	@ 0xff
 80035c8:	f300 822c 	bgt.w	8003a24 <SVCCTL_App_Notification+0x47c>
 80035cc:	2b05      	cmp	r3, #5
 80035ce:	d002      	beq.n	80035d6 <SVCCTL_App_Notification+0x2e>
 80035d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80035d2:	d02e      	beq.n	8003632 <SVCCTL_App_Notification+0x8a>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 80035d4:	e226      	b.n	8003a24 <SVCCTL_App_Notification+0x47c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 80035d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d8:	3302      	adds	r3, #2
 80035da:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	4bad      	ldr	r3, [pc, #692]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80035e6:	8adb      	ldrh	r3, [r3, #22]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d114      	bne.n	8003616 <SVCCTL_App_Notification+0x6e>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 80035ec:	4bab      	ldr	r3, [pc, #684]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80035f2:	4baa      	ldr	r3, [pc, #680]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 80035fa:	48a9      	ldr	r0, [pc, #676]	@ (80038a0 <SVCCTL_App_Notification+0x2f8>)
 80035fc:	f00a fe3a 	bl	800e274 <puts>
                    p_disconnection_complete_event->Connection_Handle,
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003606:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003608:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800360e:	461a      	mov	r2, r3
 8003610:	48a4      	ldr	r0, [pc, #656]	@ (80038a4 <SVCCTL_App_Notification+0x2fc>)
 8003612:	f00a fdbf 	bl	800e194 <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 8003616:	2001      	movs	r0, #1
 8003618:	f000 fc14 	bl	8003e44 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 800361c:	4ba2      	ldr	r3, [pc, #648]	@ (80038a8 <SVCCTL_App_Notification+0x300>)
 800361e:	2201      	movs	r2, #1
 8003620:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8003622:	4b9e      	ldr	r3, [pc, #632]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 8003624:	8ada      	ldrh	r2, [r3, #22]
 8003626:	4ba0      	ldr	r3, [pc, #640]	@ (80038a8 <SVCCTL_App_Notification+0x300>)
 8003628:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&HandleNotification);
 800362a:	489f      	ldr	r0, [pc, #636]	@ (80038a8 <SVCCTL_App_Notification+0x300>)
 800362c:	f000 fe80 	bl	8004330 <P2PS_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8003630:	e1fb      	b.n	8003a2a <SVCCTL_App_Notification+0x482>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8003632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003634:	3302      	adds	r3, #2
 8003636:	61fb      	str	r3, [r7, #28]
      switch (p_meta_evt->subevent)
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	2b0c      	cmp	r3, #12
 800363e:	d033      	beq.n	80036a8 <SVCCTL_App_Notification+0x100>
 8003640:	2b0c      	cmp	r3, #12
 8003642:	f300 80de 	bgt.w	8003802 <SVCCTL_App_Notification+0x25a>
 8003646:	2b01      	cmp	r3, #1
 8003648:	d06c      	beq.n	8003724 <SVCCTL_App_Notification+0x17c>
 800364a:	2b03      	cmp	r3, #3
 800364c:	f040 80d9 	bne.w	8003802 <SVCCTL_App_Notification+0x25a>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	3301      	adds	r3, #1
 8003654:	617b      	str	r3, [r7, #20]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 8003656:	4895      	ldr	r0, [pc, #596]	@ (80038ac <SVCCTL_App_Notification+0x304>)
 8003658:	f00a fe0c 	bl	800e274 <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003662:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003664:	4618      	mov	r0, r3
 8003666:	f7fc ff45 	bl	80004f4 <__aeabi_i2d>
 800366a:	f04f 0200 	mov.w	r2, #0
 800366e:	4b90      	ldr	r3, [pc, #576]	@ (80038b0 <SVCCTL_App_Notification+0x308>)
 8003670:	f7fc ffaa 	bl	80005c8 <__aeabi_dmul>
 8003674:	4602      	mov	r2, r0
 8003676:	460b      	mov	r3, r1
 8003678:	4610      	mov	r0, r2
 800367a:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003682:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003684:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800368c:	b29b      	uxth	r3, r3
 800368e:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003690:	4613      	mov	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	005b      	lsls	r3, r3, #1
 8003698:	9301      	str	r3, [sp, #4]
 800369a:	9400      	str	r4, [sp, #0]
 800369c:	4602      	mov	r2, r0
 800369e:	460b      	mov	r3, r1
 80036a0:	4884      	ldr	r0, [pc, #528]	@ (80038b4 <SVCCTL_App_Notification+0x30c>)
 80036a2:	f00a fd77 	bl	800e194 <iprintf>
          break;
 80036a6:	e0ad      	b.n	8003804 <SVCCTL_App_Notification+0x25c>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	3301      	adds	r3, #1
 80036ac:	61bb      	str	r3, [r7, #24]
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 80036ae:	4882      	ldr	r0, [pc, #520]	@ (80038b8 <SVCCTL_App_Notification+0x310>)
 80036b0:	f00a fd70 	bl	800e194 <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d103      	bne.n	80036c4 <SVCCTL_App_Notification+0x11c>
            APP_DBG_MSG("status ok \n");
 80036bc:	487f      	ldr	r0, [pc, #508]	@ (80038bc <SVCCTL_App_Notification+0x314>)
 80036be:	f00a fdd9 	bl	800e274 <puts>
 80036c2:	e002      	b.n	80036ca <SVCCTL_App_Notification+0x122>
            APP_DBG_MSG("status nok \n");
 80036c4:	487e      	ldr	r0, [pc, #504]	@ (80038c0 <SVCCTL_App_Notification+0x318>)
 80036c6:	f00a fdd5 	bl	800e274 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 80036ca:	4b74      	ldr	r3, [pc, #464]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80036cc:	8adb      	ldrh	r3, [r3, #22]
 80036ce:	f107 020a 	add.w	r2, r7, #10
 80036d2:	f107 010b 	add.w	r1, r7, #11
 80036d6:	4618      	mov	r0, r3
 80036d8:	f007 fd80 	bl	800b1dc <hci_le_read_phy>
 80036dc:	4603      	mov	r3, r0
 80036de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 80036e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <SVCCTL_App_Notification+0x14a>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 80036ea:	4876      	ldr	r0, [pc, #472]	@ (80038c4 <SVCCTL_App_Notification+0x31c>)
 80036ec:	f00a fd52 	bl	800e194 <iprintf>
          break;
 80036f0:	e088      	b.n	8003804 <SVCCTL_App_Notification+0x25c>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 80036f2:	4875      	ldr	r0, [pc, #468]	@ (80038c8 <SVCCTL_App_Notification+0x320>)
 80036f4:	f00a fdbe 	bl	800e274 <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 80036f8:	7afb      	ldrb	r3, [r7, #11]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d10a      	bne.n	8003714 <SVCCTL_App_Notification+0x16c>
 80036fe:	7abb      	ldrb	r3, [r7, #10]
 8003700:	2b02      	cmp	r3, #2
 8003702:	d107      	bne.n	8003714 <SVCCTL_App_Notification+0x16c>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003704:	7afb      	ldrb	r3, [r7, #11]
 8003706:	4619      	mov	r1, r3
 8003708:	7abb      	ldrb	r3, [r7, #10]
 800370a:	461a      	mov	r2, r3
 800370c:	486f      	ldr	r0, [pc, #444]	@ (80038cc <SVCCTL_App_Notification+0x324>)
 800370e:	f00a fd41 	bl	800e194 <iprintf>
          break;
 8003712:	e077      	b.n	8003804 <SVCCTL_App_Notification+0x25c>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003714:	7afb      	ldrb	r3, [r7, #11]
 8003716:	4619      	mov	r1, r3
 8003718:	7abb      	ldrb	r3, [r7, #10]
 800371a:	461a      	mov	r2, r3
 800371c:	486b      	ldr	r0, [pc, #428]	@ (80038cc <SVCCTL_App_Notification+0x324>)
 800371e:	f00a fd39 	bl	800e194 <iprintf>
          break;
 8003722:	e06f      	b.n	8003804 <SVCCTL_App_Notification+0x25c>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	3301      	adds	r3, #1
 8003728:	613b      	str	r3, [r7, #16]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800372a:	4b5c      	ldr	r3, [pc, #368]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 800372c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003730:	4618      	mov	r0, r3
 8003732:	f7fe ff09 	bl	8002548 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800373c:	b29b      	uxth	r3, r3
 800373e:	4619      	mov	r1, r3
 8003740:	4863      	ldr	r0, [pc, #396]	@ (80038d0 <SVCCTL_App_Notification+0x328>)
 8003742:	f00a fd27 	bl	800e194 <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800374a:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003750:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003756:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800375c:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003762:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003768:	9302      	str	r3, [sp, #8]
 800376a:	9101      	str	r1, [sp, #4]
 800376c:	9200      	str	r2, [sp, #0]
 800376e:	462b      	mov	r3, r5
 8003770:	4622      	mov	r2, r4
 8003772:	4601      	mov	r1, r0
 8003774:	4857      	ldr	r0, [pc, #348]	@ (80038d4 <SVCCTL_App_Notification+0x32c>)
 8003776:	f00a fd0d 	bl	800e194 <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8003780:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003782:	4618      	mov	r0, r3
 8003784:	f7fc feb6 	bl	80004f4 <__aeabi_i2d>
 8003788:	f04f 0200 	mov.w	r2, #0
 800378c:	4b48      	ldr	r3, [pc, #288]	@ (80038b0 <SVCCTL_App_Notification+0x308>)
 800378e:	f7fc ff1b 	bl	80005c8 <__aeabi_dmul>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	4610      	mov	r0, r2
 8003798:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80037a0:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80037a2:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80037ae:	4613      	mov	r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4413      	add	r3, r2
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	9301      	str	r3, [sp, #4]
 80037b8:	9400      	str	r4, [sp, #0]
 80037ba:	4602      	mov	r2, r0
 80037bc:	460b      	mov	r3, r1
 80037be:	483d      	ldr	r0, [pc, #244]	@ (80038b4 <SVCCTL_App_Notification+0x30c>)
 80037c0:	f00a fce8 	bl	800e194 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80037c4:	4b35      	ldr	r3, [pc, #212]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80037c6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d104      	bne.n	80037d8 <SVCCTL_App_Notification+0x230>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80037ce:	4b33      	ldr	r3, [pc, #204]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80037d0:	2206      	movs	r2, #6
 80037d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80037d6:	e003      	b.n	80037e0 <SVCCTL_App_Notification+0x238>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 80037d8:	4b30      	ldr	r3, [pc, #192]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80037da:	2205      	movs	r2, #5
 80037dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	4b2c      	ldr	r3, [pc, #176]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80037ea:	82da      	strh	r2, [r3, #22]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 80037ec:	4b2e      	ldr	r3, [pc, #184]	@ (80038a8 <SVCCTL_App_Notification+0x300>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80037f2:	4b2a      	ldr	r3, [pc, #168]	@ (800389c <SVCCTL_App_Notification+0x2f4>)
 80037f4:	8ada      	ldrh	r2, [r3, #22]
 80037f6:	4b2c      	ldr	r3, [pc, #176]	@ (80038a8 <SVCCTL_App_Notification+0x300>)
 80037f8:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&HandleNotification);
 80037fa:	482b      	ldr	r0, [pc, #172]	@ (80038a8 <SVCCTL_App_Notification+0x300>)
 80037fc:	f000 fd98 	bl	8004330 <P2PS_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8003800:	e000      	b.n	8003804 <SVCCTL_App_Notification+0x25c>
          break;
 8003802:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8003804:	e111      	b.n	8003a2a <SVCCTL_App_Notification+0x482>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8003806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003808:	3302      	adds	r3, #2
 800380a:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 800380c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380e:	881b      	ldrh	r3, [r3, #0]
 8003810:	b29b      	uxth	r3, r3
 8003812:	f641 0204 	movw	r2, #6148	@ 0x1804
 8003816:	4293      	cmp	r3, r2
 8003818:	f000 80ef 	beq.w	80039fa <SVCCTL_App_Notification+0x452>
 800381c:	f641 0204 	movw	r2, #6148	@ 0x1804
 8003820:	4293      	cmp	r3, r2
 8003822:	f300 8101 	bgt.w	8003a28 <SVCCTL_App_Notification+0x480>
 8003826:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800382a:	4293      	cmp	r3, r2
 800382c:	f000 80f0 	beq.w	8003a10 <SVCCTL_App_Notification+0x468>
 8003830:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8003834:	4293      	cmp	r3, r2
 8003836:	f300 80f7 	bgt.w	8003a28 <SVCCTL_App_Notification+0x480>
 800383a:	f240 420a 	movw	r2, #1034	@ 0x40a
 800383e:	4293      	cmp	r3, r2
 8003840:	dc22      	bgt.n	8003888 <SVCCTL_App_Notification+0x2e0>
 8003842:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003846:	f2c0 80ef 	blt.w	8003a28 <SVCCTL_App_Notification+0x480>
 800384a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800384e:	2b0a      	cmp	r3, #10
 8003850:	f200 80ea 	bhi.w	8003a28 <SVCCTL_App_Notification+0x480>
 8003854:	a201      	add	r2, pc, #4	@ (adr r2, 800385c <SVCCTL_App_Notification+0x2b4>)
 8003856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800385a:	bf00      	nop
 800385c:	08003893 	.word	0x08003893
 8003860:	080039b5 	.word	0x080039b5
 8003864:	080038dd 	.word	0x080038dd
 8003868:	08003913 	.word	0x08003913
 800386c:	08003a29 	.word	0x08003a29
 8003870:	0800391b 	.word	0x0800391b
 8003874:	08003a29 	.word	0x08003a29
 8003878:	080039f3 	.word	0x080039f3
 800387c:	0800394f 	.word	0x0800394f
 8003880:	0800395f 	.word	0x0800395f
 8003884:	08003957 	.word	0x08003957
 8003888:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800388c:	f000 80ad 	beq.w	80039ea <SVCCTL_App_Notification+0x442>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003890:	e0ca      	b.n	8003a28 <SVCCTL_App_Notification+0x480>
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 8003892:	4811      	ldr	r0, [pc, #68]	@ (80038d8 <SVCCTL_App_Notification+0x330>)
 8003894:	f00a fcee 	bl	800e274 <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8003898:	e0c3      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
 800389a:	bf00      	nop
 800389c:	20000698 	.word	0x20000698
 80038a0:	08010664 	.word	0x08010664
 80038a4:	08010690 	.word	0x08010690
 80038a8:	20000720 	.word	0x20000720
 80038ac:	080106cc 	.word	0x080106cc
 80038b0:	3ff40000 	.word	0x3ff40000
 80038b4:	08010700 	.word	0x08010700
 80038b8:	0801076c 	.word	0x0801076c
 80038bc:	0801079c 	.word	0x0801079c
 80038c0:	080107a8 	.word	0x080107a8
 80038c4:	080107b4 	.word	0x080107b4
 80038c8:	080107d4 	.word	0x080107d4
 80038cc:	080107f4 	.word	0x080107f4
 80038d0:	08010818 	.word	0x08010818
 80038d4:	08010860 	.word	0x08010860
 80038d8:	080108b0 	.word	0x080108b0
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 80038dc:	4855      	ldr	r0, [pc, #340]	@ (8003a34 <SVCCTL_App_Notification+0x48c>)
 80038de:	f00a fcc9 	bl	800e274 <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 80038e2:	4b55      	ldr	r3, [pc, #340]	@ (8003a38 <SVCCTL_App_Notification+0x490>)
 80038e4:	8adb      	ldrh	r3, [r3, #22]
 80038e6:	4955      	ldr	r1, [pc, #340]	@ (8003a3c <SVCCTL_App_Notification+0x494>)
 80038e8:	4618      	mov	r0, r3
 80038ea:	f006 fdad 	bl	800a448 <aci_gap_pass_key_resp>
 80038ee:	4603      	mov	r3, r0
 80038f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 80038f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d006      	beq.n	800390a <SVCCTL_App_Notification+0x362>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 80038fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003900:	4619      	mov	r1, r3
 8003902:	484f      	ldr	r0, [pc, #316]	@ (8003a40 <SVCCTL_App_Notification+0x498>)
 8003904:	f00a fc46 	bl	800e194 <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8003908:	e08b      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800390a:	484e      	ldr	r0, [pc, #312]	@ (8003a44 <SVCCTL_App_Notification+0x49c>)
 800390c:	f00a fcb2 	bl	800e274 <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8003910:	e087      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 8003912:	484d      	ldr	r0, [pc, #308]	@ (8003a48 <SVCCTL_App_Notification+0x4a0>)
 8003914:	f00a fcae 	bl	800e274 <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 8003918:	e083      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 800391a:	484c      	ldr	r0, [pc, #304]	@ (8003a4c <SVCCTL_App_Notification+0x4a4>)
 800391c:	f00a fcaa 	bl	800e274 <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8003920:	4b45      	ldr	r3, [pc, #276]	@ (8003a38 <SVCCTL_App_Notification+0x490>)
 8003922:	8adb      	ldrh	r3, [r3, #22]
 8003924:	4618      	mov	r0, r3
 8003926:	f006 ff39 	bl	800a79c <aci_gap_allow_rebond>
 800392a:	4603      	mov	r3, r0
 800392c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8003930:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003934:	2b00      	cmp	r3, #0
 8003936:	d006      	beq.n	8003946 <SVCCTL_App_Notification+0x39e>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 8003938:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800393c:	4619      	mov	r1, r3
 800393e:	4844      	ldr	r0, [pc, #272]	@ (8003a50 <SVCCTL_App_Notification+0x4a8>)
 8003940:	f00a fc28 	bl	800e194 <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8003944:	e06d      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 8003946:	4843      	ldr	r0, [pc, #268]	@ (8003a54 <SVCCTL_App_Notification+0x4ac>)
 8003948:	f00a fc94 	bl	800e274 <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800394c:	e069      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 800394e:	4842      	ldr	r0, [pc, #264]	@ (8003a58 <SVCCTL_App_Notification+0x4b0>)
 8003950:	f00a fc90 	bl	800e274 <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 8003954:	e065      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 8003956:	4841      	ldr	r0, [pc, #260]	@ (8003a5c <SVCCTL_App_Notification+0x4b4>)
 8003958:	f00a fc8c 	bl	800e274 <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 800395c:	e061      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 800395e:	4840      	ldr	r0, [pc, #256]	@ (8003a60 <SVCCTL_App_Notification+0x4b8>)
 8003960:	f00a fc88 	bl	800e274 <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 8003964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003966:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 8003968:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800396c:	4619      	mov	r1, r3
 800396e:	483d      	ldr	r0, [pc, #244]	@ (8003a64 <SVCCTL_App_Notification+0x4bc>)
 8003970:	f00a fc10 	bl	800e194 <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 8003974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003976:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 8003978:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800397c:	4619      	mov	r1, r3
 800397e:	483a      	ldr	r0, [pc, #232]	@ (8003a68 <SVCCTL_App_Notification+0x4c0>)
 8003980:	f00a fc08 	bl	800e194 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 8003984:	4b2c      	ldr	r3, [pc, #176]	@ (8003a38 <SVCCTL_App_Notification+0x490>)
 8003986:	8adb      	ldrh	r3, [r3, #22]
 8003988:	2101      	movs	r1, #1
 800398a:	4618      	mov	r0, r3
 800398c:	f006 ff5a 	bl	800a844 <aci_gap_numeric_comparison_value_confirm_yesno>
 8003990:	4603      	mov	r3, r0
 8003992:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8003996:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800399a:	2b00      	cmp	r3, #0
 800399c:	d006      	beq.n	80039ac <SVCCTL_App_Notification+0x404>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800399e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80039a2:	4619      	mov	r1, r3
 80039a4:	4831      	ldr	r0, [pc, #196]	@ (8003a6c <SVCCTL_App_Notification+0x4c4>)
 80039a6:	f00a fbf5 	bl	800e194 <iprintf>
          break;
 80039aa:	e03a      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 80039ac:	4830      	ldr	r0, [pc, #192]	@ (8003a70 <SVCCTL_App_Notification+0x4c8>)
 80039ae:	f00a fc61 	bl	800e274 <puts>
          break;
 80039b2:	e036      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 80039b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b6:	3302      	adds	r3, #2
 80039b8:	623b      	str	r3, [r7, #32]
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 80039ba:	482e      	ldr	r0, [pc, #184]	@ (8003a74 <SVCCTL_App_Notification+0x4cc>)
 80039bc:	f00a fc5a 	bl	800e274 <puts>
          if (pairing_complete->Status == 0)
 80039c0:	6a3b      	ldr	r3, [r7, #32]
 80039c2:	789b      	ldrb	r3, [r3, #2]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d103      	bne.n	80039d0 <SVCCTL_App_Notification+0x428>
            APP_DBG_MSG("     - Pairing Success\n");
 80039c8:	482b      	ldr	r0, [pc, #172]	@ (8003a78 <SVCCTL_App_Notification+0x4d0>)
 80039ca:	f00a fc53 	bl	800e274 <puts>
 80039ce:	e008      	b.n	80039e2 <SVCCTL_App_Notification+0x43a>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	789b      	ldrb	r3, [r3, #2]
 80039d4:	4619      	mov	r1, r3
 80039d6:	6a3b      	ldr	r3, [r7, #32]
 80039d8:	78db      	ldrb	r3, [r3, #3]
 80039da:	461a      	mov	r2, r3
 80039dc:	4827      	ldr	r0, [pc, #156]	@ (8003a7c <SVCCTL_App_Notification+0x4d4>)
 80039de:	f00a fbd9 	bl	800e194 <iprintf>
          APP_DBG_MSG("\n");
 80039e2:	200a      	movs	r0, #10
 80039e4:	f00a fbe8 	bl	800e1b8 <putchar>
          break;    
 80039e8:	e01b      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          mutex = 1;
 80039ea:	4b25      	ldr	r3, [pc, #148]	@ (8003a80 <SVCCTL_App_Notification+0x4d8>)
 80039ec:	2201      	movs	r2, #1
 80039ee:	701a      	strb	r2, [r3, #0]
          break;
 80039f0:	e017      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 80039f2:	4824      	ldr	r0, [pc, #144]	@ (8003a84 <SVCCTL_App_Notification+0x4dc>)
 80039f4:	f00a fbce 	bl	800e194 <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 80039f8:	e013      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          BSP_LED_On(LED_GREEN);
 80039fa:	2001      	movs	r0, #1
 80039fc:	f001 f85a 	bl	8004ab4 <BSP_LED_On>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 8003a00:	4b0d      	ldr	r3, [pc, #52]	@ (8003a38 <SVCCTL_App_Notification+0x490>)
 8003a02:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8003a06:	210a      	movs	r1, #10
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7fe fe21 	bl	8002650 <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8003a0e:	e008      	b.n	8003a22 <SVCCTL_App_Notification+0x47a>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 8003a10:	481d      	ldr	r0, [pc, #116]	@ (8003a88 <SVCCTL_App_Notification+0x4e0>)
 8003a12:	f00a fbbf 	bl	800e194 <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8003a16:	4b08      	ldr	r3, [pc, #32]	@ (8003a38 <SVCCTL_App_Notification+0x490>)
 8003a18:	8adb      	ldrh	r3, [r3, #22]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f007 fa25 	bl	800ae6a <aci_gatt_confirm_indication>
        break;
 8003a20:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003a22:	e001      	b.n	8003a28 <SVCCTL_App_Notification+0x480>
      break;
 8003a24:	bf00      	nop
 8003a26:	e000      	b.n	8003a2a <SVCCTL_App_Notification+0x482>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003a28:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8003a2a:	2301      	movs	r3, #1
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3730      	adds	r7, #48	@ 0x30
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bdb0      	pop	{r4, r5, r7, pc}
 8003a34:	080108e0 	.word	0x080108e0
 8003a38:	20000698 	.word	0x20000698
 8003a3c:	0001e240 	.word	0x0001e240
 8003a40:	08010908 	.word	0x08010908
 8003a44:	0801093c 	.word	0x0801093c
 8003a48:	08010964 	.word	0x08010964
 8003a4c:	08010990 	.word	0x08010990
 8003a50:	080109b4 	.word	0x080109b4
 8003a54:	080109e4 	.word	0x080109e4
 8003a58:	08010a0c 	.word	0x08010a0c
 8003a5c:	08010a38 	.word	0x08010a38
 8003a60:	08010a68 	.word	0x08010a68
 8003a64:	08010a9c 	.word	0x08010a9c
 8003a68:	08010ab8 	.word	0x08010ab8
 8003a6c:	08010ad0 	.word	0x08010ad0
 8003a70:	08010b20 	.word	0x08010b20
 8003a74:	08010b68 	.word	0x08010b68
 8003a78:	08010b94 	.word	0x08010b94
 8003a7c:	08010bac 	.word	0x08010bac
 8003a80:	20000725 	.word	0x20000725
 8003a84:	08010be8 	.word	0x08010be8
 8003a88:	08010c10 	.word	0x08010c10

08003a8c <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  P2PS_APP_SW1_Button_Action();
 8003a90:	f000 fc8e 	bl	80043b0 <P2PS_APP_SW1_Button_Action>
}
 8003a94:	bf00      	nop
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )    
  UTIL_SEQ_SetTask( 1<<CFG_TASK_CONN_UPDATE_REG_ID, CFG_SCH_PRIO_0);
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	2002      	movs	r0, #2
 8003aa0:	f009 fd38 	bl	800d514 <UTIL_SEQ_SetTask>
#endif
  
  return;
 8003aa4:	bf00      	nop
}
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <APP_BLE_Key_Button3_Action>:

void APP_BLE_Key_Button3_Action(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
}
 8003aac:	bf00      	nop
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
	...

08003ab8 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8003abe:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <Ble_Tl_Init+0x20>)
 8003ac0:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8003ac2:	4b06      	ldr	r3, [pc, #24]	@ (8003adc <Ble_Tl_Init+0x24>)
 8003ac4:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8003ac6:	463b      	mov	r3, r7
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4805      	ldr	r0, [pc, #20]	@ (8003ae0 <Ble_Tl_Init+0x28>)
 8003acc:	f007 fdd6 	bl	800b67c <hci_init>

  return;
 8003ad0:	bf00      	nop
}
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	20030028 	.word	0x20030028
 8003adc:	08004215 	.word	0x08004215
 8003ae0:	080041dd 	.word	0x080041dd

08003ae4 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8003ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ae6:	b08d      	sub	sp, #52	@ 0x34
 8003ae8:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8003aea:	2300      	movs	r3, #0
 8003aec:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003aee:	2392      	movs	r3, #146	@ 0x92
 8003af0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 8003af2:	48a5      	ldr	r0, [pc, #660]	@ (8003d88 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 8003af4:	f00a fbbe 	bl	800e274 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8003af8:	f007 fb4c 	bl	800b194 <hci_reset>
 8003afc:	4603      	mov	r3, r0
 8003afe:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d005      	beq.n	8003b12 <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 8003b06:	7dfb      	ldrb	r3, [r7, #23]
 8003b08:	4619      	mov	r1, r3
 8003b0a:	48a0      	ldr	r0, [pc, #640]	@ (8003d8c <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 8003b0c:	f00a fb42 	bl	800e194 <iprintf>
 8003b10:	e002      	b.n	8003b18 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 8003b12:	489f      	ldr	r0, [pc, #636]	@ (8003d90 <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 8003b14:	f00a fbae 	bl	800e274 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8003b18:	f000 fa40 	bl	8003f9c <BleGetBdAddress>
 8003b1c:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	2106      	movs	r1, #6
 8003b22:	2000      	movs	r0, #0
 8003b24:	f007 f9f6 	bl	800af14 <aci_hal_write_config_data>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003b2c:	7dfb      	ldrb	r3, [r7, #23]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d005      	beq.n	8003b3e <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, result: 0x%x \n", ret);
 8003b32:	7dfb      	ldrb	r3, [r7, #23]
 8003b34:	4619      	mov	r1, r3
 8003b36:	4897      	ldr	r0, [pc, #604]	@ (8003d94 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 8003b38:	f00a fb2c 	bl	800e194 <iprintf>
 8003b3c:	e021      	b.n	8003b82 <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET\n");
 8003b3e:	4896      	ldr	r0, [pc, #600]	@ (8003d98 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 8003b40:	f00a fb98 	bl	800e274 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	3305      	adds	r3, #5
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	3304      	adds	r3, #4
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	461c      	mov	r4, r3
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	3303      	adds	r3, #3
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	461d      	mov	r5, r3
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	3302      	adds	r3, #2
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	461a      	mov	r2, r3
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	3301      	adds	r3, #1
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	9302      	str	r3, [sp, #8]
 8003b72:	9101      	str	r1, [sp, #4]
 8003b74:	9200      	str	r2, [sp, #0]
 8003b76:	462b      	mov	r3, r5
 8003b78:	4622      	mov	r2, r4
 8003b7a:	4601      	mov	r1, r0
 8003b7c:	4887      	ldr	r0, [pc, #540]	@ (8003d9c <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 8003b7e:	f00a fb09 	bl	800e194 <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	3305      	adds	r3, #5
 8003b86:	781a      	ldrb	r2, [r3, #0]
 8003b88:	4b85      	ldr	r3, [pc, #532]	@ (8003da0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8003b8a:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	3304      	adds	r3, #4
 8003b90:	781a      	ldrb	r2, [r3, #0]
 8003b92:	4b83      	ldr	r3, [pc, #524]	@ (8003da0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8003b94:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	3303      	adds	r3, #3
 8003b9a:	781a      	ldrb	r2, [r3, #0]
 8003b9c:	4b80      	ldr	r3, [pc, #512]	@ (8003da0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8003b9e:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	3302      	adds	r3, #2
 8003ba4:	781a      	ldrb	r2, [r3, #0]
 8003ba6:	4b7e      	ldr	r3, [pc, #504]	@ (8003da0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8003ba8:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	3301      	adds	r3, #1
 8003bae:	781a      	ldrb	r2, [r3, #0]
 8003bb0:	4b7b      	ldr	r3, [pc, #492]	@ (8003da0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8003bb2:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	781a      	ldrb	r2, [r3, #0]
 8003bb8:	4b79      	ldr	r3, [pc, #484]	@ (8003da0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8003bba:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8003bbc:	4a79      	ldr	r2, [pc, #484]	@ (8003da4 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 8003bbe:	2110      	movs	r1, #16
 8003bc0:	2018      	movs	r0, #24
 8003bc2:	f007 f9a7 	bl	800af14 <aci_hal_write_config_data>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003bca:	7dfb      	ldrb	r3, [r7, #23]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <Ble_Hci_Gap_Gatt_Init+0xf8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 8003bd0:	7dfb      	ldrb	r3, [r7, #23]
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4874      	ldr	r0, [pc, #464]	@ (8003da8 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 8003bd6:	f00a fadd 	bl	800e194 <iprintf>
 8003bda:	e002      	b.n	8003be2 <Ble_Hci_Gap_Gatt_Init+0xfe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 8003bdc:	4873      	ldr	r0, [pc, #460]	@ (8003dac <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 8003bde:	f00a fb49 	bl	800e274 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8003be2:	4a73      	ldr	r2, [pc, #460]	@ (8003db0 <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 8003be4:	2110      	movs	r1, #16
 8003be6:	2008      	movs	r0, #8
 8003be8:	f007 f994 	bl	800af14 <aci_hal_write_config_data>
 8003bec:	4603      	mov	r3, r0
 8003bee:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003bf0:	7dfb      	ldrb	r3, [r7, #23]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d005      	beq.n	8003c02 <Ble_Hci_Gap_Gatt_Init+0x11e>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 8003bf6:	7dfb      	ldrb	r3, [r7, #23]
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	486e      	ldr	r0, [pc, #440]	@ (8003db4 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8003bfc:	f00a faca 	bl	800e194 <iprintf>
 8003c00:	e002      	b.n	8003c08 <Ble_Hci_Gap_Gatt_Init+0x124>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 8003c02:	486d      	ldr	r0, [pc, #436]	@ (8003db8 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 8003c04:	f00a fb36 	bl	800e274 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8003c08:	2118      	movs	r1, #24
 8003c0a:	2001      	movs	r0, #1
 8003c0c:	f007 fa07 	bl	800b01e <aci_hal_set_tx_power_level>
 8003c10:	4603      	mov	r3, r0
 8003c12:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003c14:	7dfb      	ldrb	r3, [r7, #23]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d005      	beq.n	8003c26 <Ble_Hci_Gap_Gatt_Init+0x142>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	4867      	ldr	r0, [pc, #412]	@ (8003dbc <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8003c20:	f00a fab8 	bl	800e194 <iprintf>
 8003c24:	e002      	b.n	8003c2c <Ble_Hci_Gap_Gatt_Init+0x148>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 8003c26:	4866      	ldr	r0, [pc, #408]	@ (8003dc0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8003c28:	f00a fb24 	bl	800e274 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8003c2c:	f006 fe71 	bl	800a912 <aci_gatt_init>
 8003c30:	4603      	mov	r3, r0
 8003c32:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003c34:	7dfb      	ldrb	r3, [r7, #23]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d005      	beq.n	8003c46 <Ble_Hci_Gap_Gatt_Init+0x162>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 8003c3a:	7dfb      	ldrb	r3, [r7, #23]
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	4861      	ldr	r0, [pc, #388]	@ (8003dc4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8003c40:	f00a faa8 	bl	800e194 <iprintf>
 8003c44:	e002      	b.n	8003c4c <Ble_Hci_Gap_Gatt_Init+0x168>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 8003c46:	4860      	ldr	r0, [pc, #384]	@ (8003dc8 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8003c48:	f00a fb14 	bl	800e274 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8003c50:	7bfb      	ldrb	r3, [r7, #15]
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8003c58:	7bfb      	ldrb	r3, [r7, #15]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d02b      	beq.n	8003cb6 <Ble_Hci_Gap_Gatt_Init+0x1d2>
  {
    const char *name = "Embedded STM32";
 8003c5e:	4b5b      	ldr	r3, [pc, #364]	@ (8003dcc <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 8003c60:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8003c62:	1dba      	adds	r2, r7, #6
 8003c64:	7bf8      	ldrb	r0, [r7, #15]
 8003c66:	1cbb      	adds	r3, r7, #2
 8003c68:	9301      	str	r3, [sp, #4]
 8003c6a:	1d3b      	adds	r3, r7, #4
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	2207      	movs	r2, #7
 8003c72:	2100      	movs	r1, #0
 8003c74:	f006 fc4f 	bl	800a516 <aci_gap_init>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 8003c7c:	7dfb      	ldrb	r3, [r7, #23]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d005      	beq.n	8003c8e <Ble_Hci_Gap_Gatt_Init+0x1aa>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 8003c82:	7dfb      	ldrb	r3, [r7, #23]
 8003c84:	4619      	mov	r1, r3
 8003c86:	4852      	ldr	r0, [pc, #328]	@ (8003dd0 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 8003c88:	f00a fa84 	bl	800e194 <iprintf>
 8003c8c:	e002      	b.n	8003c94 <Ble_Hci_Gap_Gatt_Init+0x1b0>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 8003c8e:	4851      	ldr	r0, [pc, #324]	@ (8003dd4 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 8003c90:	f00a faf0 	bl	800e274 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8003c94:	88fc      	ldrh	r4, [r7, #6]
 8003c96:	88bd      	ldrh	r5, [r7, #4]
 8003c98:	68b8      	ldr	r0, [r7, #8]
 8003c9a:	f7fc fad1 	bl	8000240 <strlen>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	2200      	movs	r2, #0
 8003caa:	4629      	mov	r1, r5
 8003cac:	4620      	mov	r0, r4
 8003cae:	f007 f833 	bl	800ad18 <aci_gatt_update_char_value>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8003cb6:	88f8      	ldrh	r0, [r7, #6]
 8003cb8:	8879      	ldrh	r1, [r7, #2]
 8003cba:	463b      	mov	r3, r7
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f007 f829 	bl	800ad18 <aci_gatt_update_char_value>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8003cca:	2202      	movs	r2, #2
 8003ccc:	2102      	movs	r1, #2
 8003cce:	2000      	movs	r0, #0
 8003cd0:	f007 fb02 	bl	800b2d8 <hci_le_set_default_phy>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003cd8:	7dfb      	ldrb	r3, [r7, #23]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <Ble_Hci_Gap_Gatt_Init+0x206>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 8003cde:	7dfb      	ldrb	r3, [r7, #23]
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	483d      	ldr	r0, [pc, #244]	@ (8003dd8 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 8003ce4:	f00a fa56 	bl	800e194 <iprintf>
 8003ce8:	e002      	b.n	8003cf0 <Ble_Hci_Gap_Gatt_Init+0x20c>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 8003cea:	483c      	ldr	r0, [pc, #240]	@ (8003ddc <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 8003cec:	f00a fac2 	bl	800e274 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8003cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8003cf6:	4b3a      	ldr	r3, [pc, #232]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f006 fa8c 	bl	800a218 <aci_gap_set_io_capability>
 8003d00:	4603      	mov	r3, r0
 8003d02:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003d04:	7dfb      	ldrb	r3, [r7, #23]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d005      	beq.n	8003d16 <Ble_Hci_Gap_Gatt_Init+0x232>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 8003d0a:	7dfb      	ldrb	r3, [r7, #23]
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	4835      	ldr	r0, [pc, #212]	@ (8003de4 <Ble_Hci_Gap_Gatt_Init+0x300>)
 8003d10:	f00a fa40 	bl	800e194 <iprintf>
 8003d14:	e002      	b.n	8003d1c <Ble_Hci_Gap_Gatt_Init+0x238>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 8003d16:	4834      	ldr	r0, [pc, #208]	@ (8003de8 <Ble_Hci_Gap_Gatt_Init+0x304>)
 8003d18:	f00a faac 	bl	800e274 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8003d1c:	4b30      	ldr	r3, [pc, #192]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d1e:	2201      	movs	r2, #1
 8003d20:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8003d22:	4b2f      	ldr	r3, [pc, #188]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d24:	2208      	movs	r2, #8
 8003d26:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8003d28:	4b2d      	ldr	r3, [pc, #180]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d2a:	2210      	movs	r2, #16
 8003d2c:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8003d2e:	4b2c      	ldr	r3, [pc, #176]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8003d34:	4b2a      	ldr	r3, [pc, #168]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d36:	4a2d      	ldr	r2, [pc, #180]	@ (8003dec <Ble_Hci_Gap_Gatt_Init+0x308>)
 8003d38:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8003d3a:	4b29      	ldr	r3, [pc, #164]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8003d40:	4b27      	ldr	r3, [pc, #156]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d42:	789c      	ldrb	r4, [r3, #2]
 8003d44:	4b26      	ldr	r3, [pc, #152]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d46:	785d      	ldrb	r5, [r3, #1]
 8003d48:	4b25      	ldr	r3, [pc, #148]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d4a:	791b      	ldrb	r3, [r3, #4]
 8003d4c:	4a24      	ldr	r2, [pc, #144]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d4e:	7952      	ldrb	r2, [r2, #5]
 8003d50:	4923      	ldr	r1, [pc, #140]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d52:	78c9      	ldrb	r1, [r1, #3]
 8003d54:	4822      	ldr	r0, [pc, #136]	@ (8003de0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003d56:	6880      	ldr	r0, [r0, #8]
 8003d58:	2600      	movs	r6, #0
 8003d5a:	9604      	str	r6, [sp, #16]
 8003d5c:	9003      	str	r0, [sp, #12]
 8003d5e:	9102      	str	r1, [sp, #8]
 8003d60:	9201      	str	r2, [sp, #4]
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	2300      	movs	r3, #0
 8003d66:	2201      	movs	r2, #1
 8003d68:	4629      	mov	r1, r5
 8003d6a:	4620      	mov	r0, r4
 8003d6c:	f006 faa8 	bl	800a2c0 <aci_gap_set_authentication_requirement>
 8003d70:	4603      	mov	r3, r0
 8003d72:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 8003d74:	7dfb      	ldrb	r3, [r7, #23]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d03c      	beq.n	8003df4 <Ble_Hci_Gap_Gatt_Init+0x310>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 8003d7a:	7dfb      	ldrb	r3, [r7, #23]
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	481c      	ldr	r0, [pc, #112]	@ (8003df0 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 8003d80:	f00a fa08 	bl	800e194 <iprintf>
 8003d84:	e039      	b.n	8003dfa <Ble_Hci_Gap_Gatt_Init+0x316>
 8003d86:	bf00      	nop
 8003d88:	08010c38 	.word	0x08010c38
 8003d8c:	08010c64 	.word	0x08010c64
 8003d90:	08010c94 	.word	0x08010c94
 8003d94:	08010cb4 	.word	0x08010cb4
 8003d98:	08010d18 	.word	0x08010d18
 8003d9c:	08010d6c 	.word	0x08010d6c
 8003da0:	20000010 	.word	0x20000010
 8003da4:	08011788 	.word	0x08011788
 8003da8:	08010da8 	.word	0x08010da8
 8003dac:	08010e00 	.word	0x08010e00
 8003db0:	08011798 	.word	0x08011798
 8003db4:	08010e48 	.word	0x08010e48
 8003db8:	08010ea0 	.word	0x08010ea0
 8003dbc:	08010ee8 	.word	0x08010ee8
 8003dc0:	08010f28 	.word	0x08010f28
 8003dc4:	08010f58 	.word	0x08010f58
 8003dc8:	08010f8c 	.word	0x08010f8c
 8003dcc:	08010fb0 	.word	0x08010fb0
 8003dd0:	08010fc0 	.word	0x08010fc0
 8003dd4:	08010ff0 	.word	0x08010ff0
 8003dd8:	08011010 	.word	0x08011010
 8003ddc:	0801104c 	.word	0x0801104c
 8003de0:	20000698 	.word	0x20000698
 8003de4:	08011078 	.word	0x08011078
 8003de8:	080110b8 	.word	0x080110b8
 8003dec:	0001b207 	.word	0x0001b207
 8003df0:	080110e8 	.word	0x080110e8
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 8003df4:	480e      	ldr	r0, [pc, #56]	@ (8003e30 <Ble_Hci_Gap_Gatt_Init+0x34c>)
 8003df6:	f00a fa3d 	bl	800e274 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8003dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8003e34 <Ble_Hci_Gap_Gatt_Init+0x350>)
 8003dfc:	789b      	ldrb	r3, [r3, #2]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00f      	beq.n	8003e22 <Ble_Hci_Gap_Gatt_Init+0x33e>
  {
    ret = aci_gap_configure_whitelist();
 8003e02:	f006 fca7 	bl	800a754 <aci_gap_configure_filter_accept_list>
 8003e06:	4603      	mov	r3, r0
 8003e08:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 8003e0a:	7dfb      	ldrb	r3, [r7, #23]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <Ble_Hci_Gap_Gatt_Init+0x338>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 8003e10:	7dfb      	ldrb	r3, [r7, #23]
 8003e12:	4619      	mov	r1, r3
 8003e14:	4808      	ldr	r0, [pc, #32]	@ (8003e38 <Ble_Hci_Gap_Gatt_Init+0x354>)
 8003e16:	f00a f9bd 	bl	800e194 <iprintf>
 8003e1a:	e002      	b.n	8003e22 <Ble_Hci_Gap_Gatt_Init+0x33e>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 8003e1c:	4807      	ldr	r0, [pc, #28]	@ (8003e3c <Ble_Hci_Gap_Gatt_Init+0x358>)
 8003e1e:	f00a fa29 	bl	800e274 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 8003e22:	4807      	ldr	r0, [pc, #28]	@ (8003e40 <Ble_Hci_Gap_Gatt_Init+0x35c>)
 8003e24:	f00a f9b6 	bl	800e194 <iprintf>
}
 8003e28:	bf00      	nop
 8003e2a:	371c      	adds	r7, #28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e30:	08011134 	.word	0x08011134
 8003e34:	20000698 	.word	0x20000698
 8003e38:	08011170 	.word	0x08011170
 8003e3c:	080111b0 	.word	0x080111b0
 8003e40:	080111e0 	.word	0x080111e0

08003e44 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08c      	sub	sp, #48	@ 0x30
 8003e48:	af08      	add	r7, sp, #32
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003e4e:	2392      	movs	r3, #146	@ 0x92
 8003e50:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d106      	bne.n	8003e66 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8003e58:	4b41      	ldr	r3, [pc, #260]	@ (8003f60 <Adv_Request+0x11c>)
 8003e5a:	881b      	ldrh	r3, [r3, #0]
 8003e5c:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 8003e5e:	4b41      	ldr	r3, [pc, #260]	@ (8003f64 <Adv_Request+0x120>)
 8003e60:	881b      	ldrh	r3, [r3, #0]
 8003e62:	81bb      	strh	r3, [r7, #12]
 8003e64:	e005      	b.n	8003e72 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8003e66:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8003e6a:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8003e6c:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8003e70:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8003e72:	4b3d      	ldr	r3, [pc, #244]	@ (8003f68 <Adv_Request+0x124>)
 8003e74:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fe fb65 	bl	8002548 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d119      	bne.n	8003eb8 <Adv_Request+0x74>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8003e84:	4b38      	ldr	r3, [pc, #224]	@ (8003f68 <Adv_Request+0x124>)
 8003e86:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d004      	beq.n	8003e98 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 8003e8e:	4b36      	ldr	r3, [pc, #216]	@ (8003f68 <Adv_Request+0x124>)
 8003e90:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d10f      	bne.n	8003eb8 <Adv_Request+0x74>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 8003e98:	f006 f8a0 	bl	8009fdc <aci_gap_set_non_discoverable>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 8003ea0:	7afb      	ldrb	r3, [r7, #11]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d005      	beq.n	8003eb2 <Adv_Request+0x6e>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 8003ea6:	7afb      	ldrb	r3, [r7, #11]
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	4830      	ldr	r0, [pc, #192]	@ (8003f6c <Adv_Request+0x128>)
 8003eac:	f00a f972 	bl	800e194 <iprintf>
 8003eb0:	e002      	b.n	8003eb8 <Adv_Request+0x74>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 8003eb2:	482f      	ldr	r0, [pc, #188]	@ (8003f70 <Adv_Request+0x12c>)
 8003eb4:	f00a f9de 	bl	800e274 <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8003eb8:	4a2b      	ldr	r2, [pc, #172]	@ (8003f68 <Adv_Request+0x124>)
 8003eba:	79fb      	ldrb	r3, [r7, #7]
 8003ebc:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 8003ec0:	4b29      	ldr	r3, [pc, #164]	@ (8003f68 <Adv_Request+0x124>)
 8003ec2:	7e1b      	ldrb	r3, [r3, #24]
 8003ec4:	89ba      	ldrh	r2, [r7, #12]
 8003ec6:	89f9      	ldrh	r1, [r7, #14]
 8003ec8:	2000      	movs	r0, #0
 8003eca:	9006      	str	r0, [sp, #24]
 8003ecc:	2000      	movs	r0, #0
 8003ece:	9005      	str	r0, [sp, #20]
 8003ed0:	4828      	ldr	r0, [pc, #160]	@ (8003f74 <Adv_Request+0x130>)
 8003ed2:	9004      	str	r0, [sp, #16]
 8003ed4:	9303      	str	r3, [sp, #12]
 8003ed6:	4b28      	ldr	r3, [pc, #160]	@ (8003f78 <Adv_Request+0x134>)
 8003ed8:	9302      	str	r3, [sp, #8]
 8003eda:	2308      	movs	r3, #8
 8003edc:	9301      	str	r3, [sp, #4]
 8003ede:	2300      	movs	r3, #0
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	2000      	movs	r0, #0
 8003ee6:	f006 f89d 	bl	800a024 <aci_gap_set_discoverable>
 8003eea:	4603      	mov	r3, r0
 8003eec:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 8003eee:	7afb      	ldrb	r3, [r7, #11]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d005      	beq.n	8003f00 <Adv_Request+0xbc>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 8003ef4:	7afb      	ldrb	r3, [r7, #11]
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	4820      	ldr	r0, [pc, #128]	@ (8003f7c <Adv_Request+0x138>)
 8003efa:	f00a f94b 	bl	800e194 <iprintf>
 8003efe:	e002      	b.n	8003f06 <Adv_Request+0xc2>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 8003f00:	481f      	ldr	r0, [pc, #124]	@ (8003f80 <Adv_Request+0x13c>)
 8003f02:	f00a f9b7 	bl	800e274 <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 8003f06:	491f      	ldr	r1, [pc, #124]	@ (8003f84 <Adv_Request+0x140>)
 8003f08:	200e      	movs	r0, #14
 8003f0a:	f006 fbb1 	bl	800a670 <aci_gap_update_adv_data>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 8003f12:	7afb      	ldrb	r3, [r7, #11]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00e      	beq.n	8003f36 <Adv_Request+0xf2>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 8003f18:	79fb      	ldrb	r3, [r7, #7]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d105      	bne.n	8003f2a <Adv_Request+0xe6>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 8003f1e:	7afb      	ldrb	r3, [r7, #11]
 8003f20:	4619      	mov	r1, r3
 8003f22:	4819      	ldr	r0, [pc, #100]	@ (8003f88 <Adv_Request+0x144>)
 8003f24:	f00a f936 	bl	800e194 <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 8003f28:	e017      	b.n	8003f5a <Adv_Request+0x116>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 8003f2a:	7afb      	ldrb	r3, [r7, #11]
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4817      	ldr	r0, [pc, #92]	@ (8003f8c <Adv_Request+0x148>)
 8003f30:	f00a f930 	bl	800e194 <iprintf>
  return;
 8003f34:	e011      	b.n	8003f5a <Adv_Request+0x116>
    if (NewStatus == APP_BLE_FAST_ADV)
 8003f36:	79fb      	ldrb	r3, [r7, #7]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d10a      	bne.n	8003f52 <Adv_Request+0x10e>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 8003f3c:	4814      	ldr	r0, [pc, #80]	@ (8003f90 <Adv_Request+0x14c>)
 8003f3e:	f00a f929 	bl	800e194 <iprintf>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8003f42:	4b09      	ldr	r3, [pc, #36]	@ (8003f68 <Adv_Request+0x124>)
 8003f44:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003f48:	4912      	ldr	r1, [pc, #72]	@ (8003f94 <Adv_Request+0x150>)
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fe fb80 	bl	8002650 <HW_TS_Start>
  return;
 8003f50:	e003      	b.n	8003f5a <Adv_Request+0x116>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 8003f52:	4811      	ldr	r0, [pc, #68]	@ (8003f98 <Adv_Request+0x154>)
 8003f54:	f00a f91e 	bl	800e194 <iprintf>
  return;
 8003f58:	bf00      	nop
}
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	2000071c 	.word	0x2000071c
 8003f64:	2000071e 	.word	0x2000071e
 8003f68:	20000698 	.word	0x20000698
 8003f6c:	0801120c 	.word	0x0801120c
 8003f70:	08011258 	.word	0x08011258
 8003f74:	200006b1 	.word	0x200006b1
 8003f78:	080117a8 	.word	0x080117a8
 8003f7c:	080112a0 	.word	0x080112a0
 8003f80:	080112d8 	.word	0x080112d8
 8003f84:	20000010 	.word	0x20000010
 8003f88:	08011300 	.word	0x08011300
 8003f8c:	08011334 	.word	0x08011334
 8003f90:	0801136c 	.word	0x0801136c
 8003f94:	0001e046 	.word	0x0001e046
 8003f98:	08011394 	.word	0x08011394

08003f9c <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8003fa2:	f7ff fa0f 	bl	80033c4 <LL_FLASH_GetUDN>
 8003fa6:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fae:	d023      	beq.n	8003ff8 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8003fb0:	f7ff fa20 	bl	80033f4 <LL_FLASH_GetSTCompanyID>
 8003fb4:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8003fb6:	f7ff fa11 	bl	80033dc <LL_FLASH_GetDeviceID>
 8003fba:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	4b16      	ldr	r3, [pc, #88]	@ (800401c <BleGetBdAddress+0x80>)
 8003fc2:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	0a1b      	lsrs	r3, r3, #8
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	4b14      	ldr	r3, [pc, #80]	@ (800401c <BleGetBdAddress+0x80>)
 8003fcc:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	b2da      	uxtb	r2, r3
 8003fd2:	4b12      	ldr	r3, [pc, #72]	@ (800401c <BleGetBdAddress+0x80>)
 8003fd4:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	4b10      	ldr	r3, [pc, #64]	@ (800401c <BleGetBdAddress+0x80>)
 8003fdc:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	0a1b      	lsrs	r3, r3, #8
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	4b0d      	ldr	r3, [pc, #52]	@ (800401c <BleGetBdAddress+0x80>)
 8003fe6:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	0c1b      	lsrs	r3, r3, #16
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	4b0b      	ldr	r3, [pc, #44]	@ (800401c <BleGetBdAddress+0x80>)
 8003ff0:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8003ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800401c <BleGetBdAddress+0x80>)
 8003ff4:	617b      	str	r3, [r7, #20]
 8003ff6:	e00b      	b.n	8004010 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8003ff8:	2000      	movs	r0, #0
 8003ffa:	f007 fcfb 	bl	800b9f4 <OTP_Read>
 8003ffe:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	617b      	str	r3, [r7, #20]
 800400a:	e001      	b.n	8004010 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800400c:	4b04      	ldr	r3, [pc, #16]	@ (8004020 <BleGetBdAddress+0x84>)
 800400e:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8004010:	697b      	ldr	r3, [r7, #20]
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	20000690 	.word	0x20000690
 8004020:	08011780 	.word	0x08011780

08004024 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */
  BSP_LED_Off(LED_GREEN);
 800402a:	2001      	movs	r0, #1
 800402c:	f000 fd5c 	bl	8004ae8 <BSP_LED_Off>
  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8004030:	4b10      	ldr	r3, [pc, #64]	@ (8004074 <Adv_Cancel+0x50>)
 8004032:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004036:	2b05      	cmp	r3, #5
 8004038:	d017      	beq.n	800406a <Adv_Cancel+0x46>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800403a:	2392      	movs	r3, #146	@ 0x92
 800403c:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800403e:	f005 ffcd 	bl	8009fdc <aci_gap_set_non_discoverable>
 8004042:	4603      	mov	r3, r0
 8004044:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8004046:	4b0b      	ldr	r3, [pc, #44]	@ (8004074 <Adv_Cancel+0x50>)
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    if (ret != BLE_STATUS_SUCCESS)
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <Adv_Cancel+0x38>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 8004054:	4808      	ldr	r0, [pc, #32]	@ (8004078 <Adv_Cancel+0x54>)
 8004056:	f00a f89d 	bl	800e194 <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800405a:	e006      	b.n	800406a <Adv_Cancel+0x46>
      APP_DBG_MSG("  \r\n\r");
 800405c:	4807      	ldr	r0, [pc, #28]	@ (800407c <Adv_Cancel+0x58>)
 800405e:	f00a f899 	bl	800e194 <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 8004062:	4807      	ldr	r0, [pc, #28]	@ (8004080 <Adv_Cancel+0x5c>)
 8004064:	f00a f896 	bl	800e194 <iprintf>
  return;
 8004068:	bf00      	nop
 800406a:	bf00      	nop
}
 800406c:	3708      	adds	r7, #8
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	20000698 	.word	0x20000698
 8004078:	080113c4 	.word	0x080113c4
 800407c:	080113e8 	.word	0x080113e8
 8004080:	080113f0 	.word	0x080113f0

08004084 <Adv_Cancel_Req>:

static void Adv_Cancel_Req(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_Req_1 */

  /* USER CODE END Adv_Cancel_Req_1 */

  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 8004088:	2100      	movs	r1, #0
 800408a:	2001      	movs	r0, #1
 800408c:	f009 fa42 	bl	800d514 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN Adv_Cancel_Req_2 */

  /* USER CODE END Adv_Cancel_Req_2 */

  return;
 8004090:	bf00      	nop
}
 8004092:	bd80      	pop	{r7, pc}

08004094 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO()
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Switch_OFF_GPIO */
  BSP_LED_Off(LED_GREEN);
 8004098:	2001      	movs	r0, #1
 800409a:	f000 fd25 	bl	8004ae8 <BSP_LED_Off>
  /* USER CODE END Switch_OFF_GPIO */
}
 800409e:	bf00      	nop
 80040a0:	bd80      	pop	{r7, pc}
	...

080040a4 <BLE_SVC_L2CAP_Conn_Update>:

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle)
{
 80040a4:	b590      	push	{r4, r7, lr}
 80040a6:	b089      	sub	sp, #36	@ 0x24
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	4603      	mov	r3, r0
 80040ac:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */

  if (mutex == 1)
 80040ae:	4b29      	ldr	r3, [pc, #164]	@ (8004154 <BLE_SVC_L2CAP_Conn_Update+0xb0>)
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d149      	bne.n	800414a <BLE_SVC_L2CAP_Conn_Update+0xa6>
  {
    mutex = 0;
 80040b6:	4b27      	ldr	r3, [pc, #156]	@ (8004154 <BLE_SVC_L2CAP_Conn_Update+0xb0>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	701a      	strb	r2, [r3, #0]
    index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 80040bc:	4b26      	ldr	r3, [pc, #152]	@ (8004158 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	3301      	adds	r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	bfb8      	it	lt
 80040ca:	425b      	neglt	r3, r3
 80040cc:	b2da      	uxtb	r2, r3
 80040ce:	4b22      	ldr	r3, [pc, #136]	@ (8004158 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 80040d0:	701a      	strb	r2, [r3, #0]
    uint16_t interval_min = CONN_P(a_ConnInterval[index_con_int]);
 80040d2:	4b21      	ldr	r3, [pc, #132]	@ (8004158 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	4a21      	ldr	r2, [pc, #132]	@ (800415c <BLE_SVC_L2CAP_Conn_Update+0xb8>)
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4413      	add	r3, r2
 80040dc:	ed93 7a00 	vldr	s14, [r3]
 80040e0:	eef7 6a04 	vmov.f32	s13, #116	@ 0x3fa00000  1.250
 80040e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040ec:	ee17 3a90 	vmov	r3, s15
 80040f0:	82fb      	strh	r3, [r7, #22]
    uint16_t interval_max = CONN_P(a_ConnInterval[index_con_int]);
 80040f2:	4b19      	ldr	r3, [pc, #100]	@ (8004158 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	4a19      	ldr	r2, [pc, #100]	@ (800415c <BLE_SVC_L2CAP_Conn_Update+0xb8>)
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4413      	add	r3, r2
 80040fc:	ed93 7a00 	vldr	s14, [r3]
 8004100:	eef7 6a04 	vmov.f32	s13, #116	@ 0x3fa00000  1.250
 8004104:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004108:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800410c:	ee17 3a90 	vmov	r3, s15
 8004110:	82bb      	strh	r3, [r7, #20]
    uint16_t peripheral_latency = L2CAP_PERIPHERAL_LATENCY;
 8004112:	2300      	movs	r3, #0
 8004114:	827b      	strh	r3, [r7, #18]
    uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 8004116:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800411a:	823b      	strh	r3, [r7, #16]
    tBleStatus ret;

    ret = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,
 800411c:	4b10      	ldr	r3, [pc, #64]	@ (8004160 <BLE_SVC_L2CAP_Conn_Update+0xbc>)
 800411e:	8ad8      	ldrh	r0, [r3, #22]
 8004120:	8a7c      	ldrh	r4, [r7, #18]
 8004122:	8aba      	ldrh	r2, [r7, #20]
 8004124:	8af9      	ldrh	r1, [r7, #22]
 8004126:	8a3b      	ldrh	r3, [r7, #16]
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	4623      	mov	r3, r4
 800412c:	f007 f951 	bl	800b3d2 <aci_l2cap_connection_parameter_update_req>
 8004130:	4603      	mov	r3, r0
 8004132:	73fb      	strb	r3, [r7, #15]
                                                    interval_min, interval_max,
                                                    peripheral_latency, timeout_multiplier);
    if (ret != BLE_STATUS_SUCCESS)
 8004134:	7bfb      	ldrb	r3, [r7, #15]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <BLE_SVC_L2CAP_Conn_Update+0x9e>
    {
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 800413a:	480a      	ldr	r0, [pc, #40]	@ (8004164 <BLE_SVC_L2CAP_Conn_Update+0xc0>)
 800413c:	f00a f82a 	bl	800e194 <iprintf>

  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */

  return;
 8004140:	e003      	b.n	800414a <BLE_SVC_L2CAP_Conn_Update+0xa6>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 8004142:	4809      	ldr	r0, [pc, #36]	@ (8004168 <BLE_SVC_L2CAP_Conn_Update+0xc4>)
 8004144:	f00a f826 	bl	800e194 <iprintf>
  return;
 8004148:	bf00      	nop
 800414a:	bf00      	nop
}
 800414c:	371c      	adds	r7, #28
 800414e:	46bd      	mov	sp, r7
 8004150:	bd90      	pop	{r4, r7, pc}
 8004152:	bf00      	nop
 8004154:	20000725 	.word	0x20000725
 8004158:	20000724 	.word	0x20000724
 800415c:	20000008 	.word	0x20000008
 8004160:	20000698 	.word	0x20000698
 8004164:	0801140c 	.word	0x0801140c
 8004168:	08011434 	.word	0x08011434

0800416c <Connection_Interval_Update_Req>:
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
static void Connection_Interval_Update_Req(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.Device_Connection_Status != APP_BLE_IDLE)
 8004170:	4b08      	ldr	r3, [pc, #32]	@ (8004194 <Connection_Interval_Update_Req+0x28>)
 8004172:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004176:	2b01      	cmp	r3, #1
 8004178:	d00a      	beq.n	8004190 <Connection_Interval_Update_Req+0x24>
 800417a:	4b06      	ldr	r3, [pc, #24]	@ (8004194 <Connection_Interval_Update_Req+0x28>)
 800417c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004180:	2b00      	cmp	r3, #0
 8004182:	d005      	beq.n	8004190 <Connection_Interval_Update_Req+0x24>
  {
    BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004184:	4b03      	ldr	r3, [pc, #12]	@ (8004194 <Connection_Interval_Update_Req+0x28>)
 8004186:	8adb      	ldrh	r3, [r3, #22]
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff ff8b 	bl	80040a4 <BLE_SVC_L2CAP_Conn_Update>
  }

  return;
 800418e:	bf00      	nop
 8004190:	bf00      	nop
}
 8004192:	bd80      	pop	{r7, pc}
 8004194:	20000698 	.word	0x20000698

08004198 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80041a0:	2100      	movs	r1, #0
 80041a2:	2004      	movs	r0, #4
 80041a4:	f009 f9b6 	bl	800d514 <UTIL_SEQ_SetTask>

  return;
 80041a8:	bf00      	nop
}
 80041aa:	3708      	adds	r7, #8
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80041b8:	2001      	movs	r0, #1
 80041ba:	f009 fa17 	bl	800d5ec <UTIL_SEQ_SetEvt>

  return;
 80041be:	bf00      	nop
}
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80041ce:	2001      	movs	r0, #1
 80041d0:	f009 fa2c 	bl	800d62c <UTIL_SEQ_WaitEvt>

  return;
 80041d4:	bf00      	nop
}
 80041d6:	3708      	adds	r7, #8
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	3308      	adds	r3, #8
 80041ee:	4618      	mov	r0, r3
 80041f0:	f008 fd02 	bl	800cbf8 <SVCCTL_UserEvtRx>
 80041f4:	4603      	mov	r3, r0
 80041f6:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 80041f8:	7afb      	ldrb	r3, [r7, #11]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2201      	movs	r2, #1
 8004202:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8004204:	e003      	b.n	800420e <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	701a      	strb	r2, [r3, #0]
  return;
 800420c:	bf00      	nop
}
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800421e:	79fb      	ldrb	r3, [r7, #7]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d002      	beq.n	800422a <BLE_StatusNot+0x16>
 8004224:	2b01      	cmp	r3, #1
 8004226:	d006      	beq.n	8004236 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8004228:	e00b      	b.n	8004242 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800422a:	233f      	movs	r3, #63	@ 0x3f
 800422c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f009 f99c 	bl	800d56c <UTIL_SEQ_PauseTask>
      break;
 8004234:	e005      	b.n	8004242 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004236:	233f      	movs	r3, #63	@ 0x3f
 8004238:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f009 f9b6 	bl	800d5ac <UTIL_SEQ_ResumeTask>
      break;
 8004240:	bf00      	nop
  }

  return;
 8004242:	bf00      	nop
}
 8004244:	3710      	adds	r7, #16
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
	...

0800424c <P2PS_STM_App_Notification>:
static void P2PS_APP_LED_BUTTON_context_Init(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b03      	cmp	r3, #3
 800425a:	d01a      	beq.n	8004292 <P2PS_STM_App_Notification+0x46>
 800425c:	2b03      	cmp	r3, #3
 800425e:	dc51      	bgt.n	8004304 <P2PS_STM_App_Notification+0xb8>
 8004260:	2b00      	cmp	r3, #0
 8004262:	d002      	beq.n	800426a <P2PS_STM_App_Notification+0x1e>
 8004264:	2b01      	cmp	r3, #1
 8004266:	d00a      	beq.n	800427e <P2PS_STM_App_Notification+0x32>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      /* No other events handled here */
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 8004268:	e04c      	b.n	8004304 <P2PS_STM_App_Notification+0xb8>
      P2P_Server_App_Context.Notification_Status = 1;
 800426a:	4b2a      	ldr	r3, [pc, #168]	@ (8004314 <P2PS_STM_App_Notification+0xc8>)
 800426c:	2201      	movs	r2, #1
 800426e:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n");
 8004270:	4829      	ldr	r0, [pc, #164]	@ (8004318 <P2PS_STM_App_Notification+0xcc>)
 8004272:	f009 ffff 	bl	800e274 <puts>
      APP_DBG_MSG(" \n\r");
 8004276:	4829      	ldr	r0, [pc, #164]	@ (800431c <P2PS_STM_App_Notification+0xd0>)
 8004278:	f009 ff8c 	bl	800e194 <iprintf>
      break;
 800427c:	e045      	b.n	800430a <P2PS_STM_App_Notification+0xbe>
      P2P_Server_App_Context.Notification_Status = 0;
 800427e:	4b25      	ldr	r3, [pc, #148]	@ (8004314 <P2PS_STM_App_Notification+0xc8>)
 8004280:	2200      	movs	r2, #0
 8004282:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 8004284:	4826      	ldr	r0, [pc, #152]	@ (8004320 <P2PS_STM_App_Notification+0xd4>)
 8004286:	f009 fff5 	bl	800e274 <puts>
      APP_DBG_MSG(" \n\r");
 800428a:	4824      	ldr	r0, [pc, #144]	@ (800431c <P2PS_STM_App_Notification+0xd0>)
 800428c:	f009 ff82 	bl	800e194 <iprintf>
      break;
 8004290:	e03b      	b.n	800430a <P2PS_STM_App_Notification+0xbe>
      uint8_t device  = pNotification->DataTransfered.pPayload[0];
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	73fb      	strb	r3, [r7, #15]
      uint8_t command = pNotification->DataTransfered.pPayload[1];
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	785b      	ldrb	r3, [r3, #1]
 80042a0:	73bb      	strb	r3, [r7, #14]
      if (command == 0x01)
 80042a2:	7bbb      	ldrb	r3, [r7, #14]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d11d      	bne.n	80042e4 <P2PS_STM_App_Notification+0x98>
        if (P2P_Server_App_Context.LedControl.Led1 == 0x00)
 80042a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004314 <P2PS_STM_App_Notification+0xc8>)
 80042aa:	789b      	ldrb	r3, [r3, #2]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d10c      	bne.n	80042ca <P2PS_STM_App_Notification+0x7e>
          BSP_LED_On(LED_BLUE);
 80042b0:	2000      	movs	r0, #0
 80042b2:	f000 fbff 	bl	8004ab4 <BSP_LED_On>
          P2P_Server_App_Context.LedControl.Led1 = 0x01;
 80042b6:	4b17      	ldr	r3, [pc, #92]	@ (8004314 <P2PS_STM_App_Notification+0xc8>)
 80042b8:	2201      	movs	r2, #1
 80042ba:	709a      	strb	r2, [r3, #2]
          APP_DBG_MSG("-- P2P APPLICATION SERVER : LED1 ON (toggle)\n");
 80042bc:	4819      	ldr	r0, [pc, #100]	@ (8004324 <P2PS_STM_App_Notification+0xd8>)
 80042be:	f009 ffd9 	bl	800e274 <puts>
          APP_DBG_MSG(" \n\r");
 80042c2:	4816      	ldr	r0, [pc, #88]	@ (800431c <P2PS_STM_App_Notification+0xd0>)
 80042c4:	f009 ff66 	bl	800e194 <iprintf>
      break;
 80042c8:	e01e      	b.n	8004308 <P2PS_STM_App_Notification+0xbc>
          BSP_LED_Off(LED_BLUE);
 80042ca:	2000      	movs	r0, #0
 80042cc:	f000 fc0c 	bl	8004ae8 <BSP_LED_Off>
          P2P_Server_App_Context.LedControl.Led1 = 0x00;
 80042d0:	4b10      	ldr	r3, [pc, #64]	@ (8004314 <P2PS_STM_App_Notification+0xc8>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	709a      	strb	r2, [r3, #2]
          APP_DBG_MSG("-- P2P APPLICATION SERVER : LED1 OFF (toggle)\n");
 80042d6:	4814      	ldr	r0, [pc, #80]	@ (8004328 <P2PS_STM_App_Notification+0xdc>)
 80042d8:	f009 ffcc 	bl	800e274 <puts>
          APP_DBG_MSG(" \n\r");
 80042dc:	480f      	ldr	r0, [pc, #60]	@ (800431c <P2PS_STM_App_Notification+0xd0>)
 80042de:	f009 ff59 	bl	800e194 <iprintf>
      break;
 80042e2:	e011      	b.n	8004308 <P2PS_STM_App_Notification+0xbc>
      else if (command == 0x00)
 80042e4:	7bbb      	ldrb	r3, [r7, #14]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10e      	bne.n	8004308 <P2PS_STM_App_Notification+0xbc>
        BSP_LED_Off(LED_BLUE);
 80042ea:	2000      	movs	r0, #0
 80042ec:	f000 fbfc 	bl	8004ae8 <BSP_LED_Off>
        P2P_Server_App_Context.LedControl.Led1 = 0x00;
 80042f0:	4b08      	ldr	r3, [pc, #32]	@ (8004314 <P2PS_STM_App_Notification+0xc8>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	709a      	strb	r2, [r3, #2]
        APP_DBG_MSG("-- P2P APPLICATION SERVER : LED1 OFF (force)\n");
 80042f6:	480d      	ldr	r0, [pc, #52]	@ (800432c <P2PS_STM_App_Notification+0xe0>)
 80042f8:	f009 ffbc 	bl	800e274 <puts>
        APP_DBG_MSG(" \n\r");
 80042fc:	4807      	ldr	r0, [pc, #28]	@ (800431c <P2PS_STM_App_Notification+0xd0>)
 80042fe:	f009 ff49 	bl	800e194 <iprintf>
      break;
 8004302:	e001      	b.n	8004308 <P2PS_STM_App_Notification+0xbc>
      break;
 8004304:	bf00      	nop
 8004306:	e000      	b.n	800430a <P2PS_STM_App_Notification+0xbe>
      break;
 8004308:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 800430a:	bf00      	nop
}
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	20000728 	.word	0x20000728
 8004318:	08011464 	.word	0x08011464
 800431c:	08011498 	.word	0x08011498
 8004320:	0801149c 	.word	0x0801149c
 8004324:	080114d0 	.word	0x080114d0
 8004328:	08011500 	.word	0x08011500
 800432c:	08011530 	.word	0x08011530

08004330 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d005      	beq.n	800434c <P2PS_APP_Notification+0x1c>
 8004340:	2b01      	cmp	r3, #1
 8004342:	d000      	beq.n	8004346 <P2PS_APP_Notification+0x16>
      break;

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */
/* USER CODE END P2PS_APP_Notification_default */
      break;
 8004344:	e003      	b.n	800434e <P2PS_APP_Notification+0x1e>
      P2PS_APP_LED_BUTTON_context_Init();
 8004346:	f000 f819 	bl	800437c <P2PS_APP_LED_BUTTON_context_Init>
      break;
 800434a:	e000      	b.n	800434e <P2PS_APP_Notification+0x1e>
      break;
 800434c:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800434e:	bf00      	nop
}
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
	...

08004358 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SW1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, P2PS_Send_Notification );
 800435c:	4a05      	ldr	r2, [pc, #20]	@ (8004374 <P2PS_APP_Init+0x1c>)
 800435e:	2100      	movs	r1, #0
 8004360:	2008      	movs	r0, #8
 8004362:	f009 f8b5 	bl	800d4d0 <UTIL_SEQ_RegTask>

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status = 0;
 8004366:	4b04      	ldr	r3, [pc, #16]	@ (8004378 <P2PS_APP_Init+0x20>)
 8004368:	2200      	movs	r2, #0
 800436a:	701a      	strb	r2, [r3, #0]
  P2PS_APP_LED_BUTTON_context_Init();
 800436c:	f000 f806 	bl	800437c <P2PS_APP_LED_BUTTON_context_Init>
/* USER CODE END P2PS_APP_Init */
  return;
 8004370:	bf00      	nop
}
 8004372:	bd80      	pop	{r7, pc}
 8004374:	080043c1 	.word	0x080043c1
 8004378:	20000728 	.word	0x20000728

0800437c <P2PS_APP_LED_BUTTON_context_Init>:

/* USER CODE BEGIN FD */
void P2PS_APP_LED_BUTTON_context_Init(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	af00      	add	r7, sp, #0
  BSP_LED_Off(LED_BLUE);
 8004380:	2000      	movs	r0, #0
 8004382:	f000 fbb1 	bl	8004ae8 <BSP_LED_Off>
  APP_DBG_MSG("LED BLUE OFF\n");
 8004386:	4808      	ldr	r0, [pc, #32]	@ (80043a8 <P2PS_APP_LED_BUTTON_context_Init+0x2c>)
 8004388:	f009 ff74 	bl	800e274 <puts>

#if(P2P_SERVER1 != 0)
  P2P_Server_App_Context.LedControl.Device_Led_Selection  = 0x01; /* Device1 */
 800438c:	4b07      	ldr	r3, [pc, #28]	@ (80043ac <P2PS_APP_LED_BUTTON_context_Init+0x30>)
 800438e:	2201      	movs	r2, #1
 8004390:	705a      	strb	r2, [r3, #1]
  P2P_Server_App_Context.LedControl.Led1                  = 0x00; /* led OFF */
 8004392:	4b06      	ldr	r3, [pc, #24]	@ (80043ac <P2PS_APP_LED_BUTTON_context_Init+0x30>)
 8004394:	2200      	movs	r2, #0
 8004396:	709a      	strb	r2, [r3, #2]
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection = 0x01;/* Device1 */
 8004398:	4b04      	ldr	r3, [pc, #16]	@ (80043ac <P2PS_APP_LED_BUTTON_context_Init+0x30>)
 800439a:	2201      	movs	r2, #1
 800439c:	70da      	strb	r2, [r3, #3]
  P2P_Server_App_Context.ButtonControl.ButtonStatus        = 0x00;
 800439e:	4b03      	ldr	r3, [pc, #12]	@ (80043ac <P2PS_APP_LED_BUTTON_context_Init+0x30>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	711a      	strb	r2, [r3, #4]
  P2P_Server_App_Context.LedControl.Device_Led_Selection  = 0x06; /* Device6 */
  P2P_Server_App_Context.LedControl.Led1                  = 0x00; /* led OFF */
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection = 0x06; /* Device6 */
  P2P_Server_App_Context.ButtonControl.ButtonStatus        = 0x00;
#endif
}
 80043a4:	bf00      	nop
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	08011560 	.word	0x08011560
 80043ac:	20000728 	.word	0x20000728

080043b0 <P2PS_APP_SW1_Button_Action>:

void P2PS_APP_SW1_Button_Action(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 80043b4:	2100      	movs	r1, #0
 80043b6:	2008      	movs	r0, #8
 80043b8:	f009 f8ac 	bl	800d514 <UTIL_SEQ_SetTask>
  return;
 80043bc:	bf00      	nop
}
 80043be:	bd80      	pop	{r7, pc}

080043c0 <P2PS_Send_Notification>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/
/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
void P2PS_Send_Notification(void)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	af00      	add	r7, sp, #0
  if(P2P_Server_App_Context.ButtonControl.ButtonStatus == 0x00)
 80043c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004404 <P2PS_Send_Notification+0x44>)
 80043c6:	791b      	ldrb	r3, [r3, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d103      	bne.n	80043d4 <P2PS_Send_Notification+0x14>
  {
    P2P_Server_App_Context.ButtonControl.ButtonStatus = 0x01;
 80043cc:	4b0d      	ldr	r3, [pc, #52]	@ (8004404 <P2PS_Send_Notification+0x44>)
 80043ce:	2201      	movs	r2, #1
 80043d0:	711a      	strb	r2, [r3, #4]
 80043d2:	e002      	b.n	80043da <P2PS_Send_Notification+0x1a>
  }
  else
  {
    P2P_Server_App_Context.ButtonControl.ButtonStatus = 0x00;
 80043d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004404 <P2PS_Send_Notification+0x44>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	711a      	strb	r2, [r3, #4]
  }

  if(P2P_Server_App_Context.Notification_Status)
 80043da:	4b0a      	ldr	r3, [pc, #40]	@ (8004404 <P2PS_Send_Notification+0x44>)
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00b      	beq.n	80043fa <P2PS_Send_Notification+0x3a>
  {
    APP_DBG_MSG("-- P2P APPLICATION SERVER  : INFORM CLIENT BUTTON 1 PUSHED \n ");
 80043e2:	4809      	ldr	r0, [pc, #36]	@ (8004408 <P2PS_Send_Notification+0x48>)
 80043e4:	f009 fed6 	bl	800e194 <iprintf>
    APP_DBG_MSG(" \n\r");
 80043e8:	4808      	ldr	r0, [pc, #32]	@ (800440c <P2PS_Send_Notification+0x4c>)
 80043ea:	f009 fed3 	bl	800e194 <iprintf>
    P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID,
 80043ee:	4908      	ldr	r1, [pc, #32]	@ (8004410 <P2PS_Send_Notification+0x50>)
 80043f0:	f64f 6042 	movw	r0, #65090	@ 0xfe42
 80043f4:	f007 fc30 	bl	800bc58 <P2PS_STM_App_Update_Char>
  else
  {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
  }

  return;
 80043f8:	e003      	b.n	8004402 <P2PS_Send_Notification+0x42>
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
 80043fa:	4806      	ldr	r0, [pc, #24]	@ (8004414 <P2PS_Send_Notification+0x54>)
 80043fc:	f009 feca 	bl	800e194 <iprintf>
  return;
 8004400:	bf00      	nop
}
 8004402:	bd80      	pop	{r7, pc}
 8004404:	20000728 	.word	0x20000728
 8004408:	08011570 	.word	0x08011570
 800440c:	08011498 	.word	0x08011498
 8004410:	2000072b 	.word	0x2000072b
 8004414:	080115b0 	.word	0x080115b0

08004418 <LL_PWR_EnableBootC2>:
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800441c:	4b05      	ldr	r3, [pc, #20]	@ (8004434 <LL_PWR_EnableBootC2+0x1c>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	4a04      	ldr	r2, [pc, #16]	@ (8004434 <LL_PWR_EnableBootC2+0x1c>)
 8004422:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004426:	60d3      	str	r3, [r2, #12]
}
 8004428:	bf00      	nop
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	58000400 	.word	0x58000400

08004438 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8004440:	4b06      	ldr	r3, [pc, #24]	@ (800445c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004442:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004446:	4905      	ldr	r1, [pc, #20]	@ (800445c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4313      	orrs	r3, r2
 800444c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr
 800445c:	58000800 	.word	0x58000800

08004460 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8004468:	4b05      	ldr	r3, [pc, #20]	@ (8004480 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800446a:	6a1a      	ldr	r2, [r3, #32]
 800446c:	4904      	ldr	r1, [pc, #16]	@ (8004480 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4313      	orrs	r3, r2
 8004472:	620b      	str	r3, [r1, #32]
}
 8004474:	bf00      	nop
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr
 8004480:	58000800 	.word	0x58000800

08004484 <LL_AHB3_GRP1_EnableClock>:
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800448c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004490:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004492:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4313      	orrs	r3, r2
 800449a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800449c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4013      	ands	r3, r2
 80044a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80044a8:	68fb      	ldr	r3, [r7, #12]
}
 80044aa:	bf00      	nop
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b085      	sub	sp, #20
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80044be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044c2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80044c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80044d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044d6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4013      	ands	r3, r2
 80044de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80044e0:	68fb      	ldr	r3, [r7, #12]
}
 80044e2:	bf00      	nop
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <LL_C1_IPCC_EnableIT_TXF>:
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	601a      	str	r2, [r3, #0]
}
 8004502:	bf00      	nop
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <LL_C1_IPCC_EnableIT_RXO>:
{
 800450e:	b480      	push	{r7}
 8004510:	b083      	sub	sp, #12
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f043 0201 	orr.w	r2, r3, #1
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	601a      	str	r2, [r3, #0]
}
 8004522:	bf00      	nop
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <LL_C1_IPCC_EnableTransmitChannel>:
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685a      	ldr	r2, [r3, #4]
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	041b      	lsls	r3, r3, #16
 8004540:	43db      	mvns	r3, r3
 8004542:	401a      	ands	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	605a      	str	r2, [r3, #4]
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <LL_C1_IPCC_DisableTransmitChannel>:
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	041b      	lsls	r3, r3, #16
 8004566:	431a      	orrs	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	605a      	str	r2, [r3, #4]
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <LL_C1_IPCC_EnableReceiveChannel>:
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	43db      	mvns	r3, r3
 800458a:	401a      	ands	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	605a      	str	r2, [r3, #4]
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <LL_C1_IPCC_ClearFlag_CHx>:
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	609a      	str	r2, [r3, #8]
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <LL_C1_IPCC_SetFlag_CHx>:
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	041a      	lsls	r2, r3, #16
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	609a      	str	r2, [r3, #8]
}
 80045ca:	bf00      	nop
 80045cc:	370c      	adds	r7, #12
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr

080045d6 <LL_C1_IPCC_IsActiveFlag_CHx>:
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
 80045de:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	4013      	ands	r3, r2
 80045e8:	683a      	ldr	r2, [r7, #0]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d101      	bne.n	80045f2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 80045ee:	2301      	movs	r3, #1
 80045f0:	e000      	b.n	80045f4 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	69da      	ldr	r2, [r3, #28]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	4013      	ands	r3, r2
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	429a      	cmp	r2, r3
 8004616:	d101      	bne.n	800461c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8004618:	2301      	movs	r3, #1
 800461a:	e000      	b.n	800461e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr
	...

0800462c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8004630:	2102      	movs	r1, #2
 8004632:	4818      	ldr	r0, [pc, #96]	@ (8004694 <HW_IPCC_Rx_Handler+0x68>)
 8004634:	f7ff ffe4 	bl	8004600 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d008      	beq.n	8004650 <HW_IPCC_Rx_Handler+0x24>
 800463e:	4b15      	ldr	r3, [pc, #84]	@ (8004694 <HW_IPCC_Rx_Handler+0x68>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d102      	bne.n	8004650 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800464a:	f000 f925 	bl	8004898 <HW_IPCC_SYS_EvtHandler>
 800464e:	e01e      	b.n	800468e <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8004650:	2101      	movs	r1, #1
 8004652:	4810      	ldr	r0, [pc, #64]	@ (8004694 <HW_IPCC_Rx_Handler+0x68>)
 8004654:	f7ff ffd4 	bl	8004600 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d008      	beq.n	8004670 <HW_IPCC_Rx_Handler+0x44>
 800465e:	4b0d      	ldr	r3, [pc, #52]	@ (8004694 <HW_IPCC_Rx_Handler+0x68>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b00      	cmp	r3, #0
 8004668:	d102      	bne.n	8004670 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800466a:	f000 f899 	bl	80047a0 <HW_IPCC_BLE_EvtHandler>
 800466e:	e00e      	b.n	800468e <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8004670:	2108      	movs	r1, #8
 8004672:	4808      	ldr	r0, [pc, #32]	@ (8004694 <HW_IPCC_Rx_Handler+0x68>)
 8004674:	f7ff ffc4 	bl	8004600 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d008      	beq.n	8004690 <HW_IPCC_Rx_Handler+0x64>
 800467e:	4b05      	ldr	r3, [pc, #20]	@ (8004694 <HW_IPCC_Rx_Handler+0x68>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f003 0308 	and.w	r3, r3, #8
 8004686:	2b00      	cmp	r3, #0
 8004688:	d102      	bne.n	8004690 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800468a:	f000 f97d 	bl	8004988 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800468e:	bf00      	nop
 8004690:	bf00      	nop
}
 8004692:	bd80      	pop	{r7, pc}
 8004694:	58000c00 	.word	0x58000c00

08004698 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800469c:	2102      	movs	r1, #2
 800469e:	4818      	ldr	r0, [pc, #96]	@ (8004700 <HW_IPCC_Tx_Handler+0x68>)
 80046a0:	f7ff ff99 	bl	80045d6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d108      	bne.n	80046bc <HW_IPCC_Tx_Handler+0x24>
 80046aa:	4b15      	ldr	r3, [pc, #84]	@ (8004700 <HW_IPCC_Tx_Handler+0x68>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d102      	bne.n	80046bc <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80046b6:	f000 f8d3 	bl	8004860 <HW_IPCC_SYS_CmdEvtHandler>
 80046ba:	e01e      	b.n	80046fa <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80046bc:	2108      	movs	r1, #8
 80046be:	4810      	ldr	r0, [pc, #64]	@ (8004700 <HW_IPCC_Tx_Handler+0x68>)
 80046c0:	f7ff ff89 	bl	80045d6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d108      	bne.n	80046dc <HW_IPCC_Tx_Handler+0x44>
 80046ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004700 <HW_IPCC_Tx_Handler+0x68>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d102      	bne.n	80046dc <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 80046d6:	f000 f919 	bl	800490c <HW_IPCC_MM_FreeBufHandler>
 80046da:	e00e      	b.n	80046fa <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80046dc:	2120      	movs	r1, #32
 80046de:	4808      	ldr	r0, [pc, #32]	@ (8004700 <HW_IPCC_Tx_Handler+0x68>)
 80046e0:	f7ff ff79 	bl	80045d6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d108      	bne.n	80046fc <HW_IPCC_Tx_Handler+0x64>
 80046ea:	4b05      	ldr	r3, [pc, #20]	@ (8004700 <HW_IPCC_Tx_Handler+0x68>)
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d102      	bne.n	80046fc <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 80046f6:	f000 f85f 	bl	80047b8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 80046fa:	bf00      	nop
 80046fc:	bf00      	nop
}
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	58000c00 	.word	0x58000c00

08004704 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8004708:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800470c:	f7ff fed3 	bl	80044b6 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8004710:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004714:	f7ff fea4 	bl	8004460 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8004718:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800471c:	f7ff fe8c 	bl	8004438 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8004720:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8004722:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8004724:	f7ff fe78 	bl	8004418 <LL_PWR_EnableBootC2>

  return;
 8004728:	bf00      	nop
}
 800472a:	bd80      	pop	{r7, pc}

0800472c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8004730:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8004734:	f7ff fea6 	bl	8004484 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8004738:	4806      	ldr	r0, [pc, #24]	@ (8004754 <HW_IPCC_Init+0x28>)
 800473a:	f7ff fee8 	bl	800450e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800473e:	4805      	ldr	r0, [pc, #20]	@ (8004754 <HW_IPCC_Init+0x28>)
 8004740:	f7ff fed5 	bl	80044ee <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8004744:	202c      	movs	r0, #44	@ 0x2c
 8004746:	f000 fcc2 	bl	80050ce <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800474a:	202d      	movs	r0, #45	@ 0x2d
 800474c:	f000 fcbf 	bl	80050ce <HAL_NVIC_EnableIRQ>

  return;
 8004750:	bf00      	nop
}
 8004752:	bd80      	pop	{r7, pc}
 8004754:	58000c00 	.word	0x58000c00

08004758 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800475e:	f3ef 8310 	mrs	r3, PRIMASK
 8004762:	607b      	str	r3, [r7, #4]
  return(result);
 8004764:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004766:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004768:	b672      	cpsid	i
}
 800476a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800476c:	2101      	movs	r1, #1
 800476e:	4806      	ldr	r0, [pc, #24]	@ (8004788 <HW_IPCC_BLE_Init+0x30>)
 8004770:	f7ff ff02 	bl	8004578 <LL_C1_IPCC_EnableReceiveChannel>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	f383 8810 	msr	PRIMASK, r3
}
 800477e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004780:	bf00      	nop
}
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	58000c00 	.word	0x58000c00

0800478c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8004790:	2101      	movs	r1, #1
 8004792:	4802      	ldr	r0, [pc, #8]	@ (800479c <HW_IPCC_BLE_SendCmd+0x10>)
 8004794:	f7ff ff10 	bl	80045b8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8004798:	bf00      	nop
}
 800479a:	bd80      	pop	{r7, pc}
 800479c:	58000c00 	.word	0x58000c00

080047a0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80047a4:	f008 fb0c 	bl	800cdc0 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80047a8:	2101      	movs	r1, #1
 80047aa:	4802      	ldr	r0, [pc, #8]	@ (80047b4 <HW_IPCC_BLE_EvtHandler+0x14>)
 80047ac:	f7ff fef6 	bl	800459c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80047b0:	bf00      	nop
}
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	58000c00 	.word	0x58000c00

080047b8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047be:	f3ef 8310 	mrs	r3, PRIMASK
 80047c2:	607b      	str	r3, [r7, #4]
  return(result);
 80047c4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80047c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80047c8:	b672      	cpsid	i
}
 80047ca:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80047cc:	2120      	movs	r1, #32
 80047ce:	4807      	ldr	r0, [pc, #28]	@ (80047ec <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 80047d0:	f7ff fec0 	bl	8004554 <LL_C1_IPCC_DisableTransmitChannel>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f383 8810 	msr	PRIMASK, r3
}
 80047de:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 80047e0:	f008 fb1e 	bl	800ce20 <HW_IPCC_BLE_AclDataAckNot>

  return;
 80047e4:	bf00      	nop
}
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	58000c00 	.word	0x58000c00

080047f0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047f6:	f3ef 8310 	mrs	r3, PRIMASK
 80047fa:	607b      	str	r3, [r7, #4]
  return(result);
 80047fc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80047fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004800:	b672      	cpsid	i
}
 8004802:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8004804:	2102      	movs	r1, #2
 8004806:	4806      	ldr	r0, [pc, #24]	@ (8004820 <HW_IPCC_SYS_Init+0x30>)
 8004808:	f7ff feb6 	bl	8004578 <LL_C1_IPCC_EnableReceiveChannel>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f383 8810 	msr	PRIMASK, r3
}
 8004816:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004818:	bf00      	nop
}
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	58000c00 	.word	0x58000c00

08004824 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800482a:	2102      	movs	r1, #2
 800482c:	480b      	ldr	r0, [pc, #44]	@ (800485c <HW_IPCC_SYS_SendCmd+0x38>)
 800482e:	f7ff fec3 	bl	80045b8 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004832:	f3ef 8310 	mrs	r3, PRIMASK
 8004836:	607b      	str	r3, [r7, #4]
  return(result);
 8004838:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800483a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800483c:	b672      	cpsid	i
}
 800483e:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8004840:	2102      	movs	r1, #2
 8004842:	4806      	ldr	r0, [pc, #24]	@ (800485c <HW_IPCC_SYS_SendCmd+0x38>)
 8004844:	f7ff fe73 	bl	800452e <LL_C1_IPCC_EnableTransmitChannel>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f383 8810 	msr	PRIMASK, r3
}
 8004852:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004854:	bf00      	nop
}
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	58000c00 	.word	0x58000c00

08004860 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004866:	f3ef 8310 	mrs	r3, PRIMASK
 800486a:	607b      	str	r3, [r7, #4]
  return(result);
 800486c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800486e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004870:	b672      	cpsid	i
}
 8004872:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8004874:	2102      	movs	r1, #2
 8004876:	4807      	ldr	r0, [pc, #28]	@ (8004894 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8004878:	f7ff fe6c 	bl	8004554 <LL_C1_IPCC_DisableTransmitChannel>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	f383 8810 	msr	PRIMASK, r3
}
 8004886:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8004888:	f008 fb1e 	bl	800cec8 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800488c:	bf00      	nop
}
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	58000c00 	.word	0x58000c00

08004898 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800489c:	f008 fb2a 	bl	800cef4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80048a0:	2102      	movs	r1, #2
 80048a2:	4802      	ldr	r0, [pc, #8]	@ (80048ac <HW_IPCC_SYS_EvtHandler+0x14>)
 80048a4:	f7ff fe7a 	bl	800459c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80048a8:	bf00      	nop
}
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	58000c00 	.word	0x58000c00

080048b0 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 80048b8:	2108      	movs	r1, #8
 80048ba:	4812      	ldr	r0, [pc, #72]	@ (8004904 <HW_IPCC_MM_SendFreeBuf+0x54>)
 80048bc:	f7ff fe8b 	bl	80045d6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d013      	beq.n	80048ee <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 80048c6:	4a10      	ldr	r2, [pc, #64]	@ (8004908 <HW_IPCC_MM_SendFreeBuf+0x58>)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048cc:	f3ef 8310 	mrs	r3, PRIMASK
 80048d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80048d2:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 80048d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80048d6:	b672      	cpsid	i
}
 80048d8:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80048da:	2108      	movs	r1, #8
 80048dc:	4809      	ldr	r0, [pc, #36]	@ (8004904 <HW_IPCC_MM_SendFreeBuf+0x54>)
 80048de:	f7ff fe26 	bl	800452e <LL_C1_IPCC_EnableTransmitChannel>
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	f383 8810 	msr	PRIMASK, r3
}
 80048ec:	e005      	b.n	80048fa <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80048f2:	2108      	movs	r1, #8
 80048f4:	4803      	ldr	r0, [pc, #12]	@ (8004904 <HW_IPCC_MM_SendFreeBuf+0x54>)
 80048f6:	f7ff fe5f 	bl	80045b8 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 80048fa:	bf00      	nop
}
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	58000c00 	.word	0x58000c00
 8004908:	20000730 	.word	0x20000730

0800490c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004912:	f3ef 8310 	mrs	r3, PRIMASK
 8004916:	607b      	str	r3, [r7, #4]
  return(result);
 8004918:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800491a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800491c:	b672      	cpsid	i
}
 800491e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004920:	2108      	movs	r1, #8
 8004922:	480a      	ldr	r0, [pc, #40]	@ (800494c <HW_IPCC_MM_FreeBufHandler+0x40>)
 8004924:	f7ff fe16 	bl	8004554 <LL_C1_IPCC_DisableTransmitChannel>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f383 8810 	msr	PRIMASK, r3
}
 8004932:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8004934:	4b06      	ldr	r3, [pc, #24]	@ (8004950 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800493a:	2108      	movs	r1, #8
 800493c:	4803      	ldr	r0, [pc, #12]	@ (800494c <HW_IPCC_MM_FreeBufHandler+0x40>)
 800493e:	f7ff fe3b 	bl	80045b8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8004942:	bf00      	nop
}
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	58000c00 	.word	0x58000c00
 8004950:	20000730 	.word	0x20000730

08004954 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800495a:	f3ef 8310 	mrs	r3, PRIMASK
 800495e:	607b      	str	r3, [r7, #4]
  return(result);
 8004960:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004962:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004964:	b672      	cpsid	i
}
 8004966:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8004968:	2108      	movs	r1, #8
 800496a:	4806      	ldr	r0, [pc, #24]	@ (8004984 <HW_IPCC_TRACES_Init+0x30>)
 800496c:	f7ff fe04 	bl	8004578 <LL_C1_IPCC_EnableReceiveChannel>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	f383 8810 	msr	PRIMASK, r3
}
 800497a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800497c:	bf00      	nop
}
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	58000c00 	.word	0x58000c00

08004988 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8004988:	b580      	push	{r7, lr}
 800498a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800498c:	f008 fb5a 	bl	800d044 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8004990:	2108      	movs	r1, #8
 8004992:	4802      	ldr	r0, [pc, #8]	@ (800499c <HW_IPCC_TRACES_EvtHandler+0x14>)
 8004994:	f7ff fe02 	bl	800459c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8004998:	bf00      	nop
}
 800499a:	bd80      	pop	{r7, pc}
 800499c:	58000c00 	.word	0x58000c00

080049a0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80049a0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049a2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049a4:	3304      	adds	r3, #4

080049a6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049a6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049a8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80049aa:	d3f9      	bcc.n	80049a0 <CopyDataInit>
  bx lr
 80049ac:	4770      	bx	lr

080049ae <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80049ae:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80049b0:	3004      	adds	r0, #4

080049b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80049b2:	4288      	cmp	r0, r1
  bcc FillZerobss
 80049b4:	d3fb      	bcc.n	80049ae <FillZerobss>
  bx lr
 80049b6:	4770      	bx	lr

080049b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80049b8:	480c      	ldr	r0, [pc, #48]	@ (80049ec <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80049ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80049bc:	f000 f91e 	bl	8004bfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80049c0:	480b      	ldr	r0, [pc, #44]	@ (80049f0 <LoopForever+0x8>)
 80049c2:	490c      	ldr	r1, [pc, #48]	@ (80049f4 <LoopForever+0xc>)
 80049c4:	4a0c      	ldr	r2, [pc, #48]	@ (80049f8 <LoopForever+0x10>)
 80049c6:	2300      	movs	r3, #0
 80049c8:	f7ff ffed 	bl	80049a6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80049cc:	480b      	ldr	r0, [pc, #44]	@ (80049fc <LoopForever+0x14>)
 80049ce:	490c      	ldr	r1, [pc, #48]	@ (8004a00 <LoopForever+0x18>)
 80049d0:	2300      	movs	r3, #0
 80049d2:	f7ff ffee 	bl	80049b2 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80049d6:	480b      	ldr	r0, [pc, #44]	@ (8004a04 <LoopForever+0x1c>)
 80049d8:	490b      	ldr	r1, [pc, #44]	@ (8004a08 <LoopForever+0x20>)
 80049da:	2300      	movs	r3, #0
 80049dc:	f7ff ffe9 	bl	80049b2 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80049e0:	f009 fd80 	bl	800e4e4 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80049e4:	f7fe f804 	bl	80029f0 <main>

080049e8 <LoopForever>:

LoopForever:
  b LoopForever
 80049e8:	e7fe      	b.n	80049e8 <LoopForever>
 80049ea:	0000      	.short	0x0000
  ldr   r0, =_estack
 80049ec:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80049f0:	20000008 	.word	0x20000008
 80049f4:	20000214 	.word	0x20000214
 80049f8:	08011c14 	.word	0x08011c14
  INIT_BSS _sbss, _ebss
 80049fc:	20000250 	.word	0x20000250
 8004a00:	200019bc 	.word	0x200019bc
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8004a04:	200301e4 	.word	0x200301e4
 8004a08:	20030a67 	.word	0x20030a67

08004a0c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004a0c:	e7fe      	b.n	8004a0c <ADC1_IRQHandler>

08004a0e <LL_AHB2_GRP1_EnableClock>:
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b085      	sub	sp, #20
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004a16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a1c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004a26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004a32:	68fb      	ldr	r3, [r7, #12]
}
 8004a34:	bf00      	nop
 8004a36:	3714      	adds	r7, #20
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b088      	sub	sp, #32
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	4603      	mov	r3, r0
 8004a48:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8004a4a:	f107 030c 	add.w	r3, r7, #12
 8004a4e:	2200      	movs	r2, #0
 8004a50:	601a      	str	r2, [r3, #0]
 8004a52:	605a      	str	r2, [r3, #4]
 8004a54:	609a      	str	r2, [r3, #8]
 8004a56:	60da      	str	r2, [r3, #12]
 8004a58:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8004a5a:	2002      	movs	r0, #2
 8004a5c:	f7ff ffd7 	bl	8004a0e <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 8004a60:	79fb      	ldrb	r3, [r7, #7]
 8004a62:	4a12      	ldr	r2, [pc, #72]	@ (8004aac <BSP_LED_Init+0x6c>)
 8004a64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a68:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a72:	2302      	movs	r3, #2
 8004a74:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 8004a76:	79fb      	ldrb	r3, [r7, #7]
 8004a78:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab0 <BSP_LED_Init+0x70>)
 8004a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a7e:	f107 020c 	add.w	r2, r7, #12
 8004a82:	4611      	mov	r1, r2
 8004a84:	4618      	mov	r0, r3
 8004a86:	f000 fefb 	bl	8005880 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8004a8a:	79fb      	ldrb	r3, [r7, #7]
 8004a8c:	4a08      	ldr	r2, [pc, #32]	@ (8004ab0 <BSP_LED_Init+0x70>)
 8004a8e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004a92:	79fb      	ldrb	r3, [r7, #7]
 8004a94:	4a05      	ldr	r2, [pc, #20]	@ (8004aac <BSP_LED_Init+0x6c>)
 8004a96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	f001 f85f 	bl	8005b60 <HAL_GPIO_WritePin>
}
 8004aa2:	bf00      	nop
 8004aa4:	3720      	adds	r7, #32
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	080117b0 	.word	0x080117b0
 8004ab0:	20000020 	.word	0x20000020

08004ab4 <BSP_LED_On>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8004abe:	79fb      	ldrb	r3, [r7, #7]
 8004ac0:	4a07      	ldr	r2, [pc, #28]	@ (8004ae0 <BSP_LED_On+0x2c>)
 8004ac2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004ac6:	79fb      	ldrb	r3, [r7, #7]
 8004ac8:	4a06      	ldr	r2, [pc, #24]	@ (8004ae4 <BSP_LED_On+0x30>)
 8004aca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	f001 f845 	bl	8005b60 <HAL_GPIO_WritePin>
}
 8004ad6:	bf00      	nop
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	20000020 	.word	0x20000020
 8004ae4:	080117b0 	.word	0x080117b0

08004ae8 <BSP_LED_Off>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	4603      	mov	r3, r0
 8004af0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8004af2:	79fb      	ldrb	r3, [r7, #7]
 8004af4:	4a07      	ldr	r2, [pc, #28]	@ (8004b14 <BSP_LED_Off+0x2c>)
 8004af6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004afa:	79fb      	ldrb	r3, [r7, #7]
 8004afc:	4a06      	ldr	r2, [pc, #24]	@ (8004b18 <BSP_LED_Off+0x30>)
 8004afe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b02:	2200      	movs	r2, #0
 8004b04:	4619      	mov	r1, r3
 8004b06:	f001 f82b 	bl	8005b60 <HAL_GPIO_WritePin>
}
 8004b0a:	bf00      	nop
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	20000020 	.word	0x20000020
 8004b18:	080117b0 	.word	0x080117b0

08004b1c <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b088      	sub	sp, #32
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	4603      	mov	r3, r0
 8004b24:	460a      	mov	r2, r1
 8004b26:	71fb      	strb	r3, [r7, #7]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpioinitstruct = {0};
 8004b2c:	f107 030c 	add.w	r3, r7, #12
 8004b30:	2200      	movs	r2, #0
 8004b32:	601a      	str	r2, [r3, #0]
 8004b34:	605a      	str	r2, [r3, #4]
 8004b36:	609a      	str	r2, [r3, #8]
 8004b38:	60da      	str	r2, [r3, #12]
 8004b3a:	611a      	str	r2, [r3, #16]
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8004b3c:	79fb      	ldrb	r3, [r7, #7]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d103      	bne.n	8004b4a <BSP_PB_Init+0x2e>
 8004b42:	2004      	movs	r0, #4
 8004b44:	f7ff ff63 	bl	8004a0e <LL_AHB2_GRP1_EnableClock>
 8004b48:	e00c      	b.n	8004b64 <BSP_PB_Init+0x48>
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d103      	bne.n	8004b58 <BSP_PB_Init+0x3c>
 8004b50:	2008      	movs	r0, #8
 8004b52:	f7ff ff5c 	bl	8004a0e <LL_AHB2_GRP1_EnableClock>
 8004b56:	e005      	b.n	8004b64 <BSP_PB_Init+0x48>
 8004b58:	79fb      	ldrb	r3, [r7, #7]
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d102      	bne.n	8004b64 <BSP_PB_Init+0x48>
 8004b5e:	2008      	movs	r0, #8
 8004b60:	f7ff ff55 	bl	8004a0e <LL_AHB2_GRP1_EnableClock>
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8004b64:	79bb      	ldrb	r3, [r7, #6]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d117      	bne.n	8004b9a <BSP_PB_Init+0x7e>
  {
    /* Configure Button pin as input */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8004b6a:	79fb      	ldrb	r3, [r7, #7]
 8004b6c:	4a20      	ldr	r2, [pc, #128]	@ (8004bf0 <BSP_PB_Init+0xd4>)
 8004b6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b72:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Mode = GPIO_MODE_INPUT;
 8004b74:	2300      	movs	r3, #0
 8004b76:	613b      	str	r3, [r7, #16]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8004b80:	79fb      	ldrb	r3, [r7, #7]
 8004b82:	4a1c      	ldr	r2, [pc, #112]	@ (8004bf4 <BSP_PB_Init+0xd8>)
 8004b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b88:	f107 020c 	add.w	r2, r7, #12
 8004b8c:	4611      	mov	r1, r2
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 fe76 	bl	8005880 <HAL_GPIO_Init>
    
    /* Wait Button pin startup stability */
    HAL_Delay(1);
 8004b94:	2001      	movs	r0, #1
 8004b96:	f7fc fe63 	bl	8001860 <HAL_Delay>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8004b9a:	79bb      	ldrb	r3, [r7, #6]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d123      	bne.n	8004be8 <BSP_PB_Init+0xcc>
  {
    /* Configure Button pin as input with External interrupt */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8004ba0:	79fb      	ldrb	r3, [r7, #7]
 8004ba2:	4a13      	ldr	r2, [pc, #76]	@ (8004bf0 <BSP_PB_Init+0xd4>)
 8004ba4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ba8:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8004baa:	2301      	movs	r3, #1
 8004bac:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Mode = GPIO_MODE_IT_FALLING; 
 8004bae:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004bb2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8004bb4:	79fb      	ldrb	r3, [r7, #7]
 8004bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8004bf4 <BSP_PB_Init+0xd8>)
 8004bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bbc:	f107 020c 	add.w	r2, r7, #12
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f000 fe5c 	bl	8005880 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8004bc8:	79fb      	ldrb	r3, [r7, #7]
 8004bca:	4a0b      	ldr	r2, [pc, #44]	@ (8004bf8 <BSP_PB_Init+0xdc>)
 8004bcc:	5cd3      	ldrb	r3, [r2, r3]
 8004bce:	b25b      	sxtb	r3, r3
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	210f      	movs	r1, #15
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f000 fa60 	bl	800509a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	4a06      	ldr	r2, [pc, #24]	@ (8004bf8 <BSP_PB_Init+0xdc>)
 8004bde:	5cd3      	ldrb	r3, [r2, r3]
 8004be0:	b25b      	sxtb	r3, r3
 8004be2:	4618      	mov	r0, r3
 8004be4:	f000 fa73 	bl	80050ce <HAL_NVIC_EnableIRQ>
  }
}
 8004be8:	bf00      	nop
 8004bea:	3720      	adds	r7, #32
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	080117b8 	.word	0x080117b8
 8004bf4:	2000002c 	.word	0x2000002c
 8004bf8:	080117c0 	.word	0x080117c0

08004bfc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8004c00:	4b26      	ldr	r3, [pc, #152]	@ (8004c9c <SystemInit+0xa0>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8004c06:	4b25      	ldr	r3, [pc, #148]	@ (8004c9c <SystemInit+0xa0>)
 8004c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0c:	4a23      	ldr	r2, [pc, #140]	@ (8004c9c <SystemInit+0xa0>)
 8004c0e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c12:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004c16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c20:	f043 0301 	orr.w	r3, r3, #1
 8004c24:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8004c26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c2a:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8004c2e:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8004c30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c3a:	4b19      	ldr	r3, [pc, #100]	@ (8004ca0 <SystemInit+0xa4>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8004c40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c4c:	f023 0305 	bic.w	r3, r3, #5
 8004c50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004c54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c60:	f023 0301 	bic.w	r3, r3, #1
 8004c64:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8004c68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8004ca4 <SystemInit+0xa8>)
 8004c6e:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8004c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c74:	4a0b      	ldr	r2, [pc, #44]	@ (8004ca4 <SystemInit+0xa8>)
 8004c76:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004c88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	619a      	str	r2, [r3, #24]
}
 8004c90:	bf00      	nop
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	e000ed00 	.word	0xe000ed00
 8004ca0:	faf6fefb 	.word	0xfaf6fefb
 8004ca4:	22041000 	.word	0x22041000

08004ca8 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8004cac:	4b05      	ldr	r3, [pc, #20]	@ (8004cc4 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	4a04      	ldr	r2, [pc, #16]	@ (8004cc4 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8004cb2:	f043 0301 	orr.w	r3, r3, #1
 8004cb6:	6053      	str	r3, [r2, #4]
}
 8004cb8:	bf00      	nop
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	e0042000 	.word	0xe0042000

08004cc8 <LL_DBGMCU_EnableDBGStopMode>:
{
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8004ccc:	4b05      	ldr	r3, [pc, #20]	@ (8004ce4 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	4a04      	ldr	r2, [pc, #16]	@ (8004ce4 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8004cd2:	f043 0302 	orr.w	r3, r3, #2
 8004cd6:	6053      	str	r3, [r2, #4]
}
 8004cd8:	bf00      	nop
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	e0042000 	.word	0xe0042000

08004ce8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8004d24 <HAL_Init+0x3c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a0b      	ldr	r2, [pc, #44]	@ (8004d24 <HAL_Init+0x3c>)
 8004cf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cfc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004cfe:	2003      	movs	r0, #3
 8004d00:	f000 f9c0 	bl	8005084 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004d04:	2000      	movs	r0, #0
 8004d06:	f000 f80f 	bl	8004d28 <HAL_InitTick>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	71fb      	strb	r3, [r7, #7]
 8004d14:	e001      	b.n	8004d1a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004d16:	f7fe f898 	bl	8002e4a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004d1a:	79fb      	ldrb	r3, [r7, #7]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3708      	adds	r7, #8
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	58004000 	.word	0x58004000

08004d28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8004d34:	4b17      	ldr	r3, [pc, #92]	@ (8004d94 <HAL_InitTick+0x6c>)
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d024      	beq.n	8004d86 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004d3c:	f002 f89e 	bl	8006e7c <HAL_RCC_GetHCLKFreq>
 8004d40:	4602      	mov	r2, r0
 8004d42:	4b14      	ldr	r3, [pc, #80]	@ (8004d94 <HAL_InitTick+0x6c>)
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	4619      	mov	r1, r3
 8004d48:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d54:	4618      	mov	r0, r3
 8004d56:	f000 f9d6 	bl	8005106 <HAL_SYSTICK_Config>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10f      	bne.n	8004d80 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b0f      	cmp	r3, #15
 8004d64:	d809      	bhi.n	8004d7a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d66:	2200      	movs	r2, #0
 8004d68:	6879      	ldr	r1, [r7, #4]
 8004d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d6e:	f000 f994 	bl	800509a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004d72:	4a09      	ldr	r2, [pc, #36]	@ (8004d98 <HAL_InitTick+0x70>)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6013      	str	r3, [r2, #0]
 8004d78:	e007      	b.n	8004d8a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	73fb      	strb	r3, [r7, #15]
 8004d7e:	e004      	b.n	8004d8a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	73fb      	strb	r3, [r7, #15]
 8004d84:	e001      	b.n	8004d8a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	20000040 	.word	0x20000040
 8004d98:	2000003c 	.word	0x2000003c

08004d9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004da0:	4b06      	ldr	r3, [pc, #24]	@ (8004dbc <HAL_IncTick+0x20>)
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	461a      	mov	r2, r3
 8004da6:	4b06      	ldr	r3, [pc, #24]	@ (8004dc0 <HAL_IncTick+0x24>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4413      	add	r3, r2
 8004dac:	4a04      	ldr	r2, [pc, #16]	@ (8004dc0 <HAL_IncTick+0x24>)
 8004dae:	6013      	str	r3, [r2, #0]
}
 8004db0:	bf00      	nop
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	20000040 	.word	0x20000040
 8004dc0:	20000734 	.word	0x20000734

08004dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8004dc8:	4b03      	ldr	r3, [pc, #12]	@ (8004dd8 <HAL_GetTick+0x14>)
 8004dca:	681b      	ldr	r3, [r3, #0]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	20000734 	.word	0x20000734

08004ddc <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8004de0:	4b03      	ldr	r3, [pc, #12]	@ (8004df0 <HAL_GetTickPrio+0x14>)
 8004de2:	681b      	ldr	r3, [r3, #0]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	2000003c 	.word	0x2000003c

08004df4 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8004df4:	b480      	push	{r7}
 8004df6:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8004df8:	4b03      	ldr	r3, [pc, #12]	@ (8004e08 <HAL_GetTickFreq+0x14>)
 8004dfa:	781b      	ldrb	r3, [r3, #0]
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	20000040 	.word	0x20000040

08004e0c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8004e10:	f7ff ff4a 	bl	8004ca8 <LL_DBGMCU_EnableDBGSleepMode>
}
 8004e14:	bf00      	nop
 8004e16:	bd80      	pop	{r7, pc}

08004e18 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8004e1c:	f7ff ff54 	bl	8004cc8 <LL_DBGMCU_EnableDBGStopMode>
}
 8004e20:	bf00      	nop
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f003 0307 	and.w	r3, r3, #7
 8004e32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e34:	4b0c      	ldr	r3, [pc, #48]	@ (8004e68 <__NVIC_SetPriorityGrouping+0x44>)
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e40:	4013      	ands	r3, r2
 8004e42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e56:	4a04      	ldr	r2, [pc, #16]	@ (8004e68 <__NVIC_SetPriorityGrouping+0x44>)
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	60d3      	str	r3, [r2, #12]
}
 8004e5c:	bf00      	nop
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr
 8004e68:	e000ed00 	.word	0xe000ed00

08004e6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e70:	4b04      	ldr	r3, [pc, #16]	@ (8004e84 <__NVIC_GetPriorityGrouping+0x18>)
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	0a1b      	lsrs	r3, r3, #8
 8004e76:	f003 0307 	and.w	r3, r3, #7
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr
 8004e84:	e000ed00 	.word	0xe000ed00

08004e88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	db0b      	blt.n	8004eb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e9a:	79fb      	ldrb	r3, [r7, #7]
 8004e9c:	f003 021f 	and.w	r2, r3, #31
 8004ea0:	4907      	ldr	r1, [pc, #28]	@ (8004ec0 <__NVIC_EnableIRQ+0x38>)
 8004ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ea6:	095b      	lsrs	r3, r3, #5
 8004ea8:	2001      	movs	r0, #1
 8004eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8004eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	e000e100 	.word	0xe000e100

08004ec4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	4603      	mov	r3, r0
 8004ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	db12      	blt.n	8004efc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ed6:	79fb      	ldrb	r3, [r7, #7]
 8004ed8:	f003 021f 	and.w	r2, r3, #31
 8004edc:	490a      	ldr	r1, [pc, #40]	@ (8004f08 <__NVIC_DisableIRQ+0x44>)
 8004ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee2:	095b      	lsrs	r3, r3, #5
 8004ee4:	2001      	movs	r0, #1
 8004ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8004eea:	3320      	adds	r3, #32
 8004eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004ef0:	f3bf 8f4f 	dsb	sy
}
 8004ef4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004ef6:	f3bf 8f6f 	isb	sy
}
 8004efa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr
 8004f08:	e000e100 	.word	0xe000e100

08004f0c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	4603      	mov	r3, r0
 8004f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	db0c      	blt.n	8004f38 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f1e:	79fb      	ldrb	r3, [r7, #7]
 8004f20:	f003 021f 	and.w	r2, r3, #31
 8004f24:	4907      	ldr	r1, [pc, #28]	@ (8004f44 <__NVIC_SetPendingIRQ+0x38>)
 8004f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f2a:	095b      	lsrs	r3, r3, #5
 8004f2c:	2001      	movs	r0, #1
 8004f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8004f32:	3340      	adds	r3, #64	@ 0x40
 8004f34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004f38:	bf00      	nop
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	e000e100 	.word	0xe000e100

08004f48 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	4603      	mov	r3, r0
 8004f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	db0c      	blt.n	8004f74 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f5a:	79fb      	ldrb	r3, [r7, #7]
 8004f5c:	f003 021f 	and.w	r2, r3, #31
 8004f60:	4907      	ldr	r1, [pc, #28]	@ (8004f80 <__NVIC_ClearPendingIRQ+0x38>)
 8004f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	2001      	movs	r0, #1
 8004f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8004f6e:	3360      	adds	r3, #96	@ 0x60
 8004f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr
 8004f80:	e000e100 	.word	0xe000e100

08004f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	6039      	str	r1, [r7, #0]
 8004f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	db0a      	blt.n	8004fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	490c      	ldr	r1, [pc, #48]	@ (8004fd0 <__NVIC_SetPriority+0x4c>)
 8004f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fa2:	0112      	lsls	r2, r2, #4
 8004fa4:	b2d2      	uxtb	r2, r2
 8004fa6:	440b      	add	r3, r1
 8004fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fac:	e00a      	b.n	8004fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	4908      	ldr	r1, [pc, #32]	@ (8004fd4 <__NVIC_SetPriority+0x50>)
 8004fb4:	79fb      	ldrb	r3, [r7, #7]
 8004fb6:	f003 030f 	and.w	r3, r3, #15
 8004fba:	3b04      	subs	r3, #4
 8004fbc:	0112      	lsls	r2, r2, #4
 8004fbe:	b2d2      	uxtb	r2, r2
 8004fc0:	440b      	add	r3, r1
 8004fc2:	761a      	strb	r2, [r3, #24]
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	e000e100 	.word	0xe000e100
 8004fd4:	e000ed00 	.word	0xe000ed00

08004fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b089      	sub	sp, #36	@ 0x24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f003 0307 	and.w	r3, r3, #7
 8004fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	f1c3 0307 	rsb	r3, r3, #7
 8004ff2:	2b04      	cmp	r3, #4
 8004ff4:	bf28      	it	cs
 8004ff6:	2304      	movcs	r3, #4
 8004ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	3304      	adds	r3, #4
 8004ffe:	2b06      	cmp	r3, #6
 8005000:	d902      	bls.n	8005008 <NVIC_EncodePriority+0x30>
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	3b03      	subs	r3, #3
 8005006:	e000      	b.n	800500a <NVIC_EncodePriority+0x32>
 8005008:	2300      	movs	r3, #0
 800500a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800500c:	f04f 32ff 	mov.w	r2, #4294967295
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	fa02 f303 	lsl.w	r3, r2, r3
 8005016:	43da      	mvns	r2, r3
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	401a      	ands	r2, r3
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005020:	f04f 31ff 	mov.w	r1, #4294967295
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	fa01 f303 	lsl.w	r3, r1, r3
 800502a:	43d9      	mvns	r1, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005030:	4313      	orrs	r3, r2
         );
}
 8005032:	4618      	mov	r0, r3
 8005034:	3724      	adds	r7, #36	@ 0x24
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
	...

08005040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	3b01      	subs	r3, #1
 800504c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005050:	d301      	bcc.n	8005056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005052:	2301      	movs	r3, #1
 8005054:	e00f      	b.n	8005076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005056:	4a0a      	ldr	r2, [pc, #40]	@ (8005080 <SysTick_Config+0x40>)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	3b01      	subs	r3, #1
 800505c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800505e:	210f      	movs	r1, #15
 8005060:	f04f 30ff 	mov.w	r0, #4294967295
 8005064:	f7ff ff8e 	bl	8004f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005068:	4b05      	ldr	r3, [pc, #20]	@ (8005080 <SysTick_Config+0x40>)
 800506a:	2200      	movs	r2, #0
 800506c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800506e:	4b04      	ldr	r3, [pc, #16]	@ (8005080 <SysTick_Config+0x40>)
 8005070:	2207      	movs	r2, #7
 8005072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3708      	adds	r7, #8
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	e000e010 	.word	0xe000e010

08005084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f7ff fec9 	bl	8004e24 <__NVIC_SetPriorityGrouping>
}
 8005092:	bf00      	nop
 8005094:	3708      	adds	r7, #8
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b086      	sub	sp, #24
 800509e:	af00      	add	r7, sp, #0
 80050a0:	4603      	mov	r3, r0
 80050a2:	60b9      	str	r1, [r7, #8]
 80050a4:	607a      	str	r2, [r7, #4]
 80050a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80050a8:	f7ff fee0 	bl	8004e6c <__NVIC_GetPriorityGrouping>
 80050ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	68b9      	ldr	r1, [r7, #8]
 80050b2:	6978      	ldr	r0, [r7, #20]
 80050b4:	f7ff ff90 	bl	8004fd8 <NVIC_EncodePriority>
 80050b8:	4602      	mov	r2, r0
 80050ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050be:	4611      	mov	r1, r2
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff ff5f 	bl	8004f84 <__NVIC_SetPriority>
}
 80050c6:	bf00      	nop
 80050c8:	3718      	adds	r7, #24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b082      	sub	sp, #8
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	4603      	mov	r3, r0
 80050d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff fed3 	bl	8004e88 <__NVIC_EnableIRQ>
}
 80050e2:	bf00      	nop
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b082      	sub	sp, #8
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	4603      	mov	r3, r0
 80050f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80050f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7ff fee3 	bl	8004ec4 <__NVIC_DisableIRQ>
}
 80050fe:	bf00      	nop
 8005100:	3708      	adds	r7, #8
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005106:	b580      	push	{r7, lr}
 8005108:	b082      	sub	sp, #8
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7ff ff96 	bl	8005040 <SysTick_Config>
 8005114:	4603      	mov	r3, r0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3708      	adds	r7, #8
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b082      	sub	sp, #8
 8005122:	af00      	add	r7, sp, #0
 8005124:	4603      	mov	r3, r0
 8005126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8005128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800512c:	4618      	mov	r0, r3
 800512e:	f7ff feed 	bl	8004f0c <__NVIC_SetPendingIRQ>
}
 8005132:	bf00      	nop
 8005134:	3708      	adds	r7, #8
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b082      	sub	sp, #8
 800513e:	af00      	add	r7, sp, #0
 8005140:	4603      	mov	r3, r0
 8005142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8005144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005148:	4618      	mov	r0, r3
 800514a:	f7ff fefd 	bl	8004f48 <__NVIC_ClearPendingIRQ>
}
 800514e:	bf00      	nop
 8005150:	3708      	adds	r7, #8
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
	...

08005158 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e08e      	b.n	8005288 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	461a      	mov	r2, r3
 8005170:	4b47      	ldr	r3, [pc, #284]	@ (8005290 <HAL_DMA_Init+0x138>)
 8005172:	429a      	cmp	r2, r3
 8005174:	d80f      	bhi.n	8005196 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	461a      	mov	r2, r3
 800517c:	4b45      	ldr	r3, [pc, #276]	@ (8005294 <HAL_DMA_Init+0x13c>)
 800517e:	4413      	add	r3, r2
 8005180:	4a45      	ldr	r2, [pc, #276]	@ (8005298 <HAL_DMA_Init+0x140>)
 8005182:	fba2 2303 	umull	r2, r3, r2, r3
 8005186:	091b      	lsrs	r3, r3, #4
 8005188:	009a      	lsls	r2, r3, #2
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a42      	ldr	r2, [pc, #264]	@ (800529c <HAL_DMA_Init+0x144>)
 8005192:	641a      	str	r2, [r3, #64]	@ 0x40
 8005194:	e00e      	b.n	80051b4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	4b40      	ldr	r3, [pc, #256]	@ (80052a0 <HAL_DMA_Init+0x148>)
 800519e:	4413      	add	r3, r2
 80051a0:	4a3d      	ldr	r2, [pc, #244]	@ (8005298 <HAL_DMA_Init+0x140>)
 80051a2:	fba2 2303 	umull	r2, r3, r2, r3
 80051a6:	091b      	lsrs	r3, r3, #4
 80051a8:	009a      	lsls	r2, r3, #2
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a3c      	ldr	r2, [pc, #240]	@ (80052a4 <HAL_DMA_Init+0x14c>)
 80051b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2202      	movs	r2, #2
 80051b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80051ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80051d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
 80051f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 fa74 	bl	80056f4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005214:	d102      	bne.n	800521c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005224:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005228:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005232:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d010      	beq.n	800525e <HAL_DMA_Init+0x106>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	2b04      	cmp	r3, #4
 8005242:	d80c      	bhi.n	800525e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 fa93 	bl	8005770 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524e:	2200      	movs	r2, #0
 8005250:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800525a:	605a      	str	r2, [r3, #4]
 800525c:	e008      	b.n	8005270 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	40020407 	.word	0x40020407
 8005294:	bffdfff8 	.word	0xbffdfff8
 8005298:	cccccccd 	.word	0xcccccccd
 800529c:	40020000 	.word	0x40020000
 80052a0:	bffdfbf8 	.word	0xbffdfbf8
 80052a4:	40020400 	.word	0x40020400

080052a8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b086      	sub	sp, #24
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
 80052b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d101      	bne.n	80052c8 <HAL_DMA_Start_IT+0x20>
 80052c4:	2302      	movs	r3, #2
 80052c6:	e066      	b.n	8005396 <HAL_DMA_Start_IT+0xee>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d155      	bne.n	8005388 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 0201 	bic.w	r2, r2, #1
 80052f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	68b9      	ldr	r1, [r7, #8]
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f000 f9b9 	bl	8005678 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800530a:	2b00      	cmp	r3, #0
 800530c:	d008      	beq.n	8005320 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f042 020e 	orr.w	r2, r2, #14
 800531c:	601a      	str	r2, [r3, #0]
 800531e:	e00f      	b.n	8005340 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0204 	bic.w	r2, r2, #4
 800532e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 020a 	orr.w	r2, r2, #10
 800533e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d007      	beq.n	800535e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005358:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800535c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005362:	2b00      	cmp	r3, #0
 8005364:	d007      	beq.n	8005376 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005370:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005374:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f042 0201 	orr.w	r2, r2, #1
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	e005      	b.n	8005394 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005390:	2302      	movs	r3, #2
 8005392:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005394:	7dfb      	ldrb	r3, [r7, #23]
}
 8005396:	4618      	mov	r0, r3
 8005398:	3718      	adds	r7, #24
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}

0800539e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800539e:	b480      	push	{r7}
 80053a0:	b083      	sub	sp, #12
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d101      	bne.n	80053b0 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e04f      	b.n	8005450 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	d008      	beq.n	80053ce <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2204      	movs	r2, #4
 80053c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e040      	b.n	8005450 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 020e 	bic.w	r2, r2, #14
 80053dc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0201 	bic.w	r2, r2, #1
 80053fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005402:	f003 021c 	and.w	r2, r3, #28
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540a:	2101      	movs	r1, #1
 800540c:	fa01 f202 	lsl.w	r2, r1, r2
 8005410:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800541a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00c      	beq.n	800543e <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800542e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005432:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800543c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr

0800545c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005464:	2300      	movs	r3, #0
 8005466:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b02      	cmp	r3, #2
 8005472:	d005      	beq.n	8005480 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2204      	movs	r2, #4
 8005478:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	73fb      	strb	r3, [r7, #15]
 800547e:	e047      	b.n	8005510 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f022 020e 	bic.w	r2, r2, #14
 800548e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f022 0201 	bic.w	r2, r2, #1
 800549e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b4:	f003 021c 	and.w	r2, r3, #28
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054bc:	2101      	movs	r1, #1
 80054be:	fa01 f202 	lsl.w	r2, r1, r2
 80054c2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80054cc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00c      	beq.n	80054f0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054e4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80054ee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005504:	2b00      	cmp	r3, #0
 8005506:	d003      	beq.n	8005510 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	4798      	blx	r3
    }
  }
  return status;
 8005510:	7bfb      	ldrb	r3, [r7, #15]
}
 8005512:	4618      	mov	r0, r3
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b084      	sub	sp, #16
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005536:	f003 031c 	and.w	r3, r3, #28
 800553a:	2204      	movs	r2, #4
 800553c:	409a      	lsls	r2, r3
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	4013      	ands	r3, r2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d026      	beq.n	8005594 <HAL_DMA_IRQHandler+0x7a>
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d021      	beq.n	8005594 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0320 	and.w	r3, r3, #32
 800555a:	2b00      	cmp	r3, #0
 800555c:	d107      	bne.n	800556e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 0204 	bic.w	r2, r2, #4
 800556c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005572:	f003 021c 	and.w	r2, r3, #28
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	2104      	movs	r1, #4
 800557c:	fa01 f202 	lsl.w	r2, r1, r2
 8005580:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005586:	2b00      	cmp	r3, #0
 8005588:	d071      	beq.n	800566e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005592:	e06c      	b.n	800566e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005598:	f003 031c 	and.w	r3, r3, #28
 800559c:	2202      	movs	r2, #2
 800559e:	409a      	lsls	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	4013      	ands	r3, r2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d02e      	beq.n	8005606 <HAL_DMA_IRQHandler+0xec>
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d029      	beq.n	8005606 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0320 	and.w	r3, r3, #32
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d10b      	bne.n	80055d8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 020a 	bic.w	r2, r2, #10
 80055ce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055dc:	f003 021c 	and.w	r2, r3, #28
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e4:	2102      	movs	r1, #2
 80055e6:	fa01 f202 	lsl.w	r2, r1, r2
 80055ea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d038      	beq.n	800566e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005604:	e033      	b.n	800566e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560a:	f003 031c 	and.w	r3, r3, #28
 800560e:	2208      	movs	r2, #8
 8005610:	409a      	lsls	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	4013      	ands	r3, r2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d02a      	beq.n	8005670 <HAL_DMA_IRQHandler+0x156>
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	f003 0308 	and.w	r3, r3, #8
 8005620:	2b00      	cmp	r3, #0
 8005622:	d025      	beq.n	8005670 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f022 020e 	bic.w	r2, r2, #14
 8005632:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005638:	f003 021c 	and.w	r2, r3, #28
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005640:	2101      	movs	r1, #1
 8005642:	fa01 f202 	lsl.w	r2, r1, r2
 8005646:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005662:	2b00      	cmp	r3, #0
 8005664:	d004      	beq.n	8005670 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800566e:	bf00      	nop
 8005670:	bf00      	nop
}
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
 8005684:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800568e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005694:	2b00      	cmp	r3, #0
 8005696:	d004      	beq.n	80056a2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056a0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056a6:	f003 021c 	and.w	r2, r3, #28
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ae:	2101      	movs	r1, #1
 80056b0:	fa01 f202 	lsl.w	r2, r1, r2
 80056b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	2b10      	cmp	r3, #16
 80056c4:	d108      	bne.n	80056d8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80056d6:	e007      	b.n	80056e8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	60da      	str	r2, [r3, #12]
}
 80056e8:	bf00      	nop
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	461a      	mov	r2, r3
 8005702:	4b17      	ldr	r3, [pc, #92]	@ (8005760 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005704:	429a      	cmp	r2, r3
 8005706:	d80a      	bhi.n	800571e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800570c:	089b      	lsrs	r3, r3, #2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005714:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005718:	687a      	ldr	r2, [r7, #4]
 800571a:	6493      	str	r3, [r2, #72]	@ 0x48
 800571c:	e007      	b.n	800572e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005722:	089b      	lsrs	r3, r3, #2
 8005724:	009a      	lsls	r2, r3, #2
 8005726:	4b0f      	ldr	r3, [pc, #60]	@ (8005764 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005728:	4413      	add	r3, r2
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	b2db      	uxtb	r3, r3
 8005734:	3b08      	subs	r3, #8
 8005736:	4a0c      	ldr	r2, [pc, #48]	@ (8005768 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005738:	fba2 2303 	umull	r2, r3, r2, r3
 800573c:	091b      	lsrs	r3, r3, #4
 800573e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a0a      	ldr	r2, [pc, #40]	@ (800576c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005744:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f003 031f 	and.w	r3, r3, #31
 800574c:	2201      	movs	r2, #1
 800574e:	409a      	lsls	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005754:	bf00      	nop
 8005756:	3714      	adds	r7, #20
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	40020407 	.word	0x40020407
 8005764:	4002081c 	.word	0x4002081c
 8005768:	cccccccd 	.word	0xcccccccd
 800576c:	40020880 	.word	0x40020880

08005770 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005770:	b480      	push	{r7}
 8005772:	b085      	sub	sp, #20
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005780:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	4b0b      	ldr	r3, [pc, #44]	@ (80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005786:	4413      	add	r3, r2
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	461a      	mov	r2, r3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a09      	ldr	r2, [pc, #36]	@ (80057b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8005794:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	3b01      	subs	r3, #1
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	2201      	movs	r2, #1
 80057a0:	409a      	lsls	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80057a6:	bf00      	nop
 80057a8:	3714      	adds	r7, #20
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	1000823f 	.word	0x1000823f
 80057b8:	40020940 	.word	0x40020940

080057bc <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig Pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d12b      	bne.n	800582a <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d101      	bne.n	80057e0 <HAL_DMAEx_ConfigMuxSync+0x24>
 80057dc:	2302      	movs	r3, #2
 80057de:	e025      	b.n	800582c <HAL_DMAEx_ConfigMuxSync+0x70>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	4b12      	ldr	r3, [pc, #72]	@ (8005838 <HAL_DMAEx_ConfigMuxSync+0x7c>)
 80057f0:	4013      	ands	r3, r2
 80057f2:	683a      	ldr	r2, [r7, #0]
 80057f4:	6811      	ldr	r1, [r2, #0]
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	68d2      	ldr	r2, [r2, #12]
 80057fa:	3a01      	subs	r2, #1
 80057fc:	04d2      	lsls	r2, r2, #19
 80057fe:	4311      	orrs	r1, r2
 8005800:	683a      	ldr	r2, [r7, #0]
 8005802:	6852      	ldr	r2, [r2, #4]
 8005804:	4311      	orrs	r1, r2
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	7a12      	ldrb	r2, [r2, #8]
 800580a:	0412      	lsls	r2, r2, #16
 800580c:	4311      	orrs	r1, r2
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	7a52      	ldrb	r2, [r2, #9]
 8005812:	0252      	lsls	r2, r2, #9
 8005814:	4311      	orrs	r1, r2
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800581a:	430b      	orrs	r3, r1
 800581c:	6013      	str	r3, [r2, #0]
                pSyncConfig->SyncPolarity                                       | \
                ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)                 | \
                ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	e000      	b.n	800582c <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
  }
}
 800582c:	4618      	mov	r0, r3
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr
 8005838:	e000fdff 	.word	0xe000fdff

0800583c <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(const EXTI_HandleTypeDef *hexti)
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	0c1b      	lsrs	r3, r3, #16
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 031f 	and.w	r3, r3, #31
 8005858:	2201      	movs	r2, #1
 800585a:	fa02 f303 	lsl.w	r3, r2, r3
 800585e:	613b      	str	r3, [r7, #16]

  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	015b      	lsls	r3, r3, #5
 8005864:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8005868:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 800586c:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	601a      	str	r2, [r3, #0]
}
 8005874:	bf00      	nop
 8005876:	371c      	adds	r7, #28
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005880:	b480      	push	{r7}
 8005882:	b087      	sub	sp, #28
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 800588a:	2300      	movs	r3, #0
 800588c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800588e:	e14c      	b.n	8005b2a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	2101      	movs	r1, #1
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	fa01 f303 	lsl.w	r3, r1, r3
 800589c:	4013      	ands	r3, r2
 800589e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 813e 	beq.w	8005b24 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f003 0303 	and.w	r3, r3, #3
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d005      	beq.n	80058c0 <HAL_GPIO_Init+0x40>
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f003 0303 	and.w	r3, r3, #3
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d130      	bne.n	8005922 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	2203      	movs	r2, #3
 80058cc:	fa02 f303 	lsl.w	r3, r2, r3
 80058d0:	43db      	mvns	r3, r3
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	4013      	ands	r3, r2
 80058d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	68da      	ldr	r2, [r3, #12]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	005b      	lsls	r3, r3, #1
 80058e0:	fa02 f303 	lsl.w	r3, r2, r3
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80058f6:	2201      	movs	r2, #1
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	fa02 f303 	lsl.w	r3, r2, r3
 80058fe:	43db      	mvns	r3, r3
 8005900:	693a      	ldr	r2, [r7, #16]
 8005902:	4013      	ands	r3, r2
 8005904:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	091b      	lsrs	r3, r3, #4
 800590c:	f003 0201 	and.w	r2, r3, #1
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	fa02 f303 	lsl.w	r3, r2, r3
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4313      	orrs	r3, r2
 800591a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	2b03      	cmp	r3, #3
 800592c:	d017      	beq.n	800595e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	2203      	movs	r2, #3
 800593a:	fa02 f303 	lsl.w	r3, r2, r3
 800593e:	43db      	mvns	r3, r3
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4013      	ands	r3, r2
 8005944:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	689a      	ldr	r2, [r3, #8]
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	005b      	lsls	r3, r3, #1
 800594e:	fa02 f303 	lsl.w	r3, r2, r3
 8005952:	693a      	ldr	r2, [r7, #16]
 8005954:	4313      	orrs	r3, r2
 8005956:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	f003 0303 	and.w	r3, r3, #3
 8005966:	2b02      	cmp	r3, #2
 8005968:	d123      	bne.n	80059b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	08da      	lsrs	r2, r3, #3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	3208      	adds	r2, #8
 8005972:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005976:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	f003 0307 	and.w	r3, r3, #7
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	220f      	movs	r2, #15
 8005982:	fa02 f303 	lsl.w	r3, r2, r3
 8005986:	43db      	mvns	r3, r3
 8005988:	693a      	ldr	r2, [r7, #16]
 800598a:	4013      	ands	r3, r2
 800598c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	691a      	ldr	r2, [r3, #16]
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	f003 0307 	and.w	r3, r3, #7
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	fa02 f303 	lsl.w	r3, r2, r3
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	08da      	lsrs	r2, r3, #3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3208      	adds	r2, #8
 80059ac:	6939      	ldr	r1, [r7, #16]
 80059ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	005b      	lsls	r3, r3, #1
 80059bc:	2203      	movs	r2, #3
 80059be:	fa02 f303 	lsl.w	r3, r2, r3
 80059c2:	43db      	mvns	r3, r3
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	4013      	ands	r3, r2
 80059c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f003 0203 	and.w	r2, r3, #3
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	005b      	lsls	r3, r3, #1
 80059d6:	fa02 f303 	lsl.w	r3, r2, r3
 80059da:	693a      	ldr	r2, [r7, #16]
 80059dc:	4313      	orrs	r3, r2
 80059de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 8098 	beq.w	8005b24 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80059f4:	4a54      	ldr	r2, [pc, #336]	@ (8005b48 <HAL_GPIO_Init+0x2c8>)
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	089b      	lsrs	r3, r3, #2
 80059fa:	3302      	adds	r3, #2
 80059fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f003 0303 	and.w	r3, r3, #3
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	220f      	movs	r2, #15
 8005a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a10:	43db      	mvns	r3, r3
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	4013      	ands	r3, r2
 8005a16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005a1e:	d019      	beq.n	8005a54 <HAL_GPIO_Init+0x1d4>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a4a      	ldr	r2, [pc, #296]	@ (8005b4c <HAL_GPIO_Init+0x2cc>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d013      	beq.n	8005a50 <HAL_GPIO_Init+0x1d0>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a49      	ldr	r2, [pc, #292]	@ (8005b50 <HAL_GPIO_Init+0x2d0>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d00d      	beq.n	8005a4c <HAL_GPIO_Init+0x1cc>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a48      	ldr	r2, [pc, #288]	@ (8005b54 <HAL_GPIO_Init+0x2d4>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d007      	beq.n	8005a48 <HAL_GPIO_Init+0x1c8>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a47      	ldr	r2, [pc, #284]	@ (8005b58 <HAL_GPIO_Init+0x2d8>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d101      	bne.n	8005a44 <HAL_GPIO_Init+0x1c4>
 8005a40:	2304      	movs	r3, #4
 8005a42:	e008      	b.n	8005a56 <HAL_GPIO_Init+0x1d6>
 8005a44:	2307      	movs	r3, #7
 8005a46:	e006      	b.n	8005a56 <HAL_GPIO_Init+0x1d6>
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e004      	b.n	8005a56 <HAL_GPIO_Init+0x1d6>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	e002      	b.n	8005a56 <HAL_GPIO_Init+0x1d6>
 8005a50:	2301      	movs	r3, #1
 8005a52:	e000      	b.n	8005a56 <HAL_GPIO_Init+0x1d6>
 8005a54:	2300      	movs	r3, #0
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	f002 0203 	and.w	r2, r2, #3
 8005a5c:	0092      	lsls	r2, r2, #2
 8005a5e:	4093      	lsls	r3, r2
 8005a60:	693a      	ldr	r2, [r7, #16]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005a66:	4938      	ldr	r1, [pc, #224]	@ (8005b48 <HAL_GPIO_Init+0x2c8>)
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	089b      	lsrs	r3, r3, #2
 8005a6c:	3302      	adds	r3, #2
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a74:	4b39      	ldr	r3, [pc, #228]	@ (8005b5c <HAL_GPIO_Init+0x2dc>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	43db      	mvns	r3, r3
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	4013      	ands	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d003      	beq.n	8005a98 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005a90:	693a      	ldr	r2, [r7, #16]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a98:	4a30      	ldr	r2, [pc, #192]	@ (8005b5c <HAL_GPIO_Init+0x2dc>)
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005a9e:	4b2f      	ldr	r3, [pc, #188]	@ (8005b5c <HAL_GPIO_Init+0x2dc>)
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	43db      	mvns	r3, r3
 8005aa8:	693a      	ldr	r2, [r7, #16]
 8005aaa:	4013      	ands	r3, r2
 8005aac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d003      	beq.n	8005ac2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005aba:	693a      	ldr	r2, [r7, #16]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ac2:	4a26      	ldr	r2, [pc, #152]	@ (8005b5c <HAL_GPIO_Init+0x2dc>)
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005ac8:	4b24      	ldr	r3, [pc, #144]	@ (8005b5c <HAL_GPIO_Init+0x2dc>)
 8005aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	43db      	mvns	r3, r3
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d003      	beq.n	8005aee <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005aee:	4a1b      	ldr	r2, [pc, #108]	@ (8005b5c <HAL_GPIO_Init+0x2dc>)
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8005af6:	4b19      	ldr	r3, [pc, #100]	@ (8005b5c <HAL_GPIO_Init+0x2dc>)
 8005af8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005afc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	43db      	mvns	r3, r3
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	4013      	ands	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005b1c:	4a0f      	ldr	r2, [pc, #60]	@ (8005b5c <HAL_GPIO_Init+0x2dc>)
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	3301      	adds	r3, #1
 8005b28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	fa22 f303 	lsr.w	r3, r2, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f47f aeab 	bne.w	8005890 <HAL_GPIO_Init+0x10>
  }
}
 8005b3a:	bf00      	nop
 8005b3c:	bf00      	nop
 8005b3e:	371c      	adds	r7, #28
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	40010000 	.word	0x40010000
 8005b4c:	48000400 	.word	0x48000400
 8005b50:	48000800 	.word	0x48000800
 8005b54:	48000c00 	.word	0x48000c00
 8005b58:	48001000 	.word	0x48001000
 8005b5c:	58000800 	.word	0x58000800

08005b60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	807b      	strh	r3, [r7, #2]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b70:	787b      	ldrb	r3, [r7, #1]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b76:	887a      	ldrh	r2, [r7, #2]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b7c:	e002      	b.n	8005b84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b7e:	887a      	ldrh	r2, [r7, #2]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	4603      	mov	r3, r0
 8005b98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b9a:	4b08      	ldr	r3, [pc, #32]	@ (8005bbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	88fb      	ldrh	r3, [r7, #6]
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d006      	beq.n	8005bb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ba6:	4a05      	ldr	r2, [pc, #20]	@ (8005bbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ba8:	88fb      	ldrh	r3, [r7, #6]
 8005baa:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005bac:	88fb      	ldrh	r3, [r7, #6]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f7fb feac 	bl	800190c <HAL_GPIO_EXTI_Callback>
  }
}
 8005bb4:	bf00      	nop
 8005bb6:	3708      	adds	r7, #8
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	58000800 	.word	0x58000800

08005bc0 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b082      	sub	sp, #8
 8005bc4:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8005bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf0 <HAL_HSEM_IRQHandler+0x30>)
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8005bcc:	4b08      	ldr	r3, [pc, #32]	@ (8005bf0 <HAL_HSEM_IRQHandler+0x30>)
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	43db      	mvns	r3, r3
 8005bd4:	4906      	ldr	r1, [pc, #24]	@ (8005bf0 <HAL_HSEM_IRQHandler+0x30>)
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8005bda:	4a05      	ldr	r2, [pc, #20]	@ (8005bf0 <HAL_HSEM_IRQHandler+0x30>)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 f807 	bl	8005bf4 <HAL_HSEM_FreeCallback>
}
 8005be6:	bf00      	nop
 8005be8:	3708      	adds	r7, #8
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	58001500 	.word	0x58001500

08005bf4 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8005bfc:	bf00      	nop
 8005bfe:	370c      	adds	r7, #12
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8005c10:	2300      	movs	r3, #0
 8005c12:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d01e      	beq.n	8005c58 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8005c1a:	4b13      	ldr	r3, [pc, #76]	@ (8005c68 <HAL_IPCC_Init+0x60>)
 8005c1c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d102      	bne.n	8005c30 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fd f91e 	bl	8002e6c <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8005c30:	68b8      	ldr	r0, [r7, #8]
 8005c32:	f000 f85b 	bl	8005cec <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 f82c 	bl	8005ca0 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8005c56:	e001      	b.n	8005c5c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8005c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	58000c00 	.word	0x58000c00

08005c6c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	4613      	mov	r3, r2
 8005c78:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8005c7a:	bf00      	nop
 8005c7c:	3714      	adds	r7, #20
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b085      	sub	sp, #20
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	60f8      	str	r0, [r7, #12]
 8005c8e:	60b9      	str	r1, [r7, #8]
 8005c90:	4613      	mov	r3, r2
 8005c92:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8005c94:	bf00      	nop
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005ca8:	2300      	movs	r3, #0
 8005caa:	60fb      	str	r3, [r7, #12]
 8005cac:	e00f      	b.n	8005cce <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	4a0b      	ldr	r2, [pc, #44]	@ (8005ce4 <IPCC_SetDefaultCallbacks+0x44>)
 8005cb8:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	3306      	adds	r3, #6
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	4413      	add	r3, r2
 8005cc4:	4a08      	ldr	r2, [pc, #32]	@ (8005ce8 <IPCC_SetDefaultCallbacks+0x48>)
 8005cc6:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	3301      	adds	r3, #1
 8005ccc:	60fb      	str	r3, [r7, #12]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2b05      	cmp	r3, #5
 8005cd2:	d9ec      	bls.n	8005cae <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	08005c6d 	.word	0x08005c6d
 8005ce8:	08005c87 	.word	0x08005c87

08005cec <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8005d00:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	223f      	movs	r2, #63	@ 0x3f
 8005d06:	609a      	str	r2, [r3, #8]
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005d14:	b480      	push	{r7}
 8005d16:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d18:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a04      	ldr	r2, [pc, #16]	@ (8005d30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005d1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d22:	6013      	str	r3, [r2, #0]
}
 8005d24:	bf00      	nop
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	58000400 	.word	0x58000400

08005d34 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005d38:	4b04      	ldr	r3, [pc, #16]	@ (8005d4c <HAL_PWREx_GetVoltageRange+0x18>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	58000400 	.word	0x58000400

08005d50 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005d50:	b480      	push	{r7}
 8005d52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005d54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d62:	d101      	bne.n	8005d68 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005d64:	2301      	movs	r3, #1
 8005d66:	e000      	b.n	8005d6a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <LL_RCC_HSE_Enable>:
{
 8005d74:	b480      	push	{r7}
 8005d76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005d78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d86:	6013      	str	r3, [r2, #0]
}
 8005d88:	bf00      	nop
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr

08005d92 <LL_RCC_HSE_Disable>:
{
 8005d92:	b480      	push	{r7}
 8005d94:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005d96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005da0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005da4:	6013      	str	r3, [r2, #0]
}
 8005da6:	bf00      	nop
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <LL_RCC_HSE_IsReady>:
{
 8005db0:	b480      	push	{r7}
 8005db2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005db4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dc2:	d101      	bne.n	8005dc8 <LL_RCC_HSE_IsReady+0x18>
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e000      	b.n	8005dca <LL_RCC_HSE_IsReady+0x1a>
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <LL_RCC_HSI_Enable>:
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005dd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005de2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005de6:	6013      	str	r3, [r2, #0]
}
 8005de8:	bf00      	nop
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <LL_RCC_HSI_Disable>:
{
 8005df2:	b480      	push	{r7}
 8005df4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005df6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e04:	6013      	str	r3, [r2, #0]
}
 8005e06:	bf00      	nop
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <LL_RCC_HSI_IsReady>:
{
 8005e10:	b480      	push	{r7}
 8005e12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005e14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e22:	d101      	bne.n	8005e28 <LL_RCC_HSI_IsReady+0x18>
 8005e24:	2301      	movs	r3, #1
 8005e26:	e000      	b.n	8005e2a <LL_RCC_HSI_IsReady+0x1a>
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	061b      	lsls	r3, r3, #24
 8005e4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	604b      	str	r3, [r1, #4]
}
 8005e52:	bf00      	nop
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr

08005e5e <LL_RCC_HSI48_Enable>:
{
 8005e5e:	b480      	push	{r7}
 8005e60:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005e62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e6e:	f043 0301 	orr.w	r3, r3, #1
 8005e72:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8005e76:	bf00      	nop
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <LL_RCC_HSI48_Disable>:
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005e84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e90:	f023 0301 	bic.w	r3, r3, #1
 8005e94:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8005e98:	bf00      	nop
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr

08005ea2 <LL_RCC_HSI48_IsReady>:
{
 8005ea2:	b480      	push	{r7}
 8005ea4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005ea6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005eaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eae:	f003 0302 	and.w	r3, r3, #2
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d101      	bne.n	8005eba <LL_RCC_HSI48_IsReady+0x18>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e000      	b.n	8005ebc <LL_RCC_HSI48_IsReady+0x1a>
 8005eba:	2300      	movs	r3, #0
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <LL_RCC_LSE_Enable>:
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005eca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ed2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ed6:	f043 0301 	orr.w	r3, r3, #1
 8005eda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005ede:	bf00      	nop
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <LL_RCC_LSE_Disable>:
{
 8005ee8:	b480      	push	{r7}
 8005eea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005eec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ef8:	f023 0301 	bic.w	r3, r3, #1
 8005efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005f00:	bf00      	nop
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr

08005f0a <LL_RCC_LSE_EnableBypass>:
{
 8005f0a:	b480      	push	{r7}
 8005f0c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005f0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f1a:	f043 0304 	orr.w	r3, r3, #4
 8005f1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005f22:	bf00      	nop
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <LL_RCC_LSE_DisableBypass>:
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005f30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f3c:	f023 0304 	bic.w	r3, r3, #4
 8005f40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005f44:	bf00      	nop
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr

08005f4e <LL_RCC_LSE_IsReady>:
{
 8005f4e:	b480      	push	{r7}
 8005f50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005f52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f5a:	f003 0302 	and.w	r3, r3, #2
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d101      	bne.n	8005f66 <LL_RCC_LSE_IsReady+0x18>
 8005f62:	2301      	movs	r3, #1
 8005f64:	e000      	b.n	8005f68 <LL_RCC_LSE_IsReady+0x1a>
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr

08005f72 <LL_RCC_LSI1_Enable>:
{
 8005f72:	b480      	push	{r7}
 8005f74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005f76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f82:	f043 0301 	orr.w	r3, r3, #1
 8005f86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005f8a:	bf00      	nop
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <LL_RCC_LSI1_Disable>:
{
 8005f94:	b480      	push	{r7}
 8005f96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005f98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fa0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fa4:	f023 0301 	bic.w	r3, r3, #1
 8005fa8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005fac:	bf00      	nop
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <LL_RCC_LSI1_IsReady>:
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fc2:	f003 0302 	and.w	r3, r3, #2
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d101      	bne.n	8005fce <LL_RCC_LSI1_IsReady+0x18>
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e000      	b.n	8005fd0 <LL_RCC_LSI1_IsReady+0x1a>
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <LL_RCC_LSI2_Enable>:
{
 8005fda:	b480      	push	{r7}
 8005fdc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fe6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fea:	f043 0304 	orr.w	r3, r3, #4
 8005fee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005ff2:	bf00      	nop
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <LL_RCC_LSI2_Disable>:
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006004:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006008:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800600c:	f023 0304 	bic.w	r3, r3, #4
 8006010:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006014:	bf00      	nop
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr

0800601e <LL_RCC_LSI2_IsReady>:
{
 800601e:	b480      	push	{r7}
 8006020:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8006022:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800602a:	f003 0308 	and.w	r3, r3, #8
 800602e:	2b08      	cmp	r3, #8
 8006030:	d101      	bne.n	8006036 <LL_RCC_LSI2_IsReady+0x18>
 8006032:	2301      	movs	r3, #1
 8006034:	e000      	b.n	8006038 <LL_RCC_LSI2_IsReady+0x1a>
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr

08006042 <LL_RCC_LSI2_SetTrimming>:
{
 8006042:	b480      	push	{r7}
 8006044:	b083      	sub	sp, #12
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800604a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800604e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006052:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	021b      	lsls	r3, r3, #8
 800605a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800605e:	4313      	orrs	r3, r2
 8006060:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <LL_RCC_MSI_Enable>:
{
 8006070:	b480      	push	{r7}
 8006072:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8006074:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800607e:	f043 0301 	orr.w	r3, r3, #1
 8006082:	6013      	str	r3, [r2, #0]
}
 8006084:	bf00      	nop
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr

0800608e <LL_RCC_MSI_Disable>:
{
 800608e:	b480      	push	{r7}
 8006090:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006092:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800609c:	f023 0301 	bic.w	r3, r3, #1
 80060a0:	6013      	str	r3, [r2, #0]
}
 80060a2:	bf00      	nop
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <LL_RCC_MSI_IsReady>:
{
 80060ac:	b480      	push	{r7}
 80060ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80060b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b02      	cmp	r3, #2
 80060bc:	d101      	bne.n	80060c2 <LL_RCC_MSI_IsReady+0x16>
 80060be:	2301      	movs	r3, #1
 80060c0:	e000      	b.n	80060c4 <LL_RCC_MSI_IsReady+0x18>
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <LL_RCC_MSI_SetRange>:
{
 80060ce:	b480      	push	{r7}
 80060d0:	b083      	sub	sp, #12
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80060d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	600b      	str	r3, [r1, #0]
}
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <LL_RCC_MSI_GetRange>:
{
 80060f6:	b480      	push	{r7}
 80060f8:	b083      	sub	sp, #12
 80060fa:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80060fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006106:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2bb0      	cmp	r3, #176	@ 0xb0
 800610c:	d901      	bls.n	8006112 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800610e:	23b0      	movs	r3, #176	@ 0xb0
 8006110:	607b      	str	r3, [r7, #4]
  return msiRange;
 8006112:	687b      	ldr	r3, [r7, #4]
}
 8006114:	4618      	mov	r0, r3
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <LL_RCC_MSI_SetCalibTrimming>:
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006128:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	021b      	lsls	r3, r3, #8
 8006136:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800613a:	4313      	orrs	r3, r2
 800613c:	604b      	str	r3, [r1, #4]
}
 800613e:	bf00      	nop
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <LL_RCC_SetSysClkSource>:
{
 800614a:	b480      	push	{r7}
 800614c:	b083      	sub	sp, #12
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f023 0203 	bic.w	r2, r3, #3
 800615c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4313      	orrs	r3, r2
 8006164:	608b      	str	r3, [r1, #8]
}
 8006166:	bf00      	nop
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <LL_RCC_GetSysClkSource>:
{
 8006172:	b480      	push	{r7}
 8006174:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006176:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f003 030c 	and.w	r3, r3, #12
}
 8006180:	4618      	mov	r0, r3
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr

0800618a <LL_RCC_SetAHBPrescaler>:
{
 800618a:	b480      	push	{r7}
 800618c:	b083      	sub	sp, #12
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006192:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800619c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	608b      	str	r3, [r1, #8]
}
 80061a6:	bf00      	nop
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <LL_C2_RCC_SetAHBPrescaler>:
{
 80061b2:	b480      	push	{r7}
 80061b4:	b083      	sub	sp, #12
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80061ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80061d2:	bf00      	nop
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <LL_RCC_SetAHB4Prescaler>:
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80061e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061ee:	f023 020f 	bic.w	r2, r3, #15
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061fa:	4313      	orrs	r3, r2
 80061fc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <LL_RCC_SetAPB1Prescaler>:
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800621e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4313      	orrs	r3, r2
 8006226:	608b      	str	r3, [r1, #8]
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <LL_RCC_SetAPB2Prescaler>:
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800623c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006246:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4313      	orrs	r3, r2
 800624e:	608b      	str	r3, [r1, #8]
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <LL_RCC_GetAHBPrescaler>:
{
 800625c:	b480      	push	{r7}
 800625e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006260:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800626a:	4618      	mov	r0, r3
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr

08006274 <LL_RCC_GetAHB4Prescaler>:
{
 8006274:	b480      	push	{r7}
 8006276:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006278:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800627c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006280:	011b      	lsls	r3, r3, #4
 8006282:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006286:	4618      	mov	r0, r3
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <LL_RCC_GetAPB1Prescaler>:
{
 8006290:	b480      	push	{r7}
 8006292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800629e:	4618      	mov	r0, r3
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <LL_RCC_GetAPB2Prescaler>:
{
 80062a8:	b480      	push	{r7}
 80062aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80062ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <LL_RCC_PLL_Enable>:
{
 80062c0:	b480      	push	{r7}
 80062c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80062c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062d2:	6013      	str	r3, [r2, #0]
}
 80062d4:	bf00      	nop
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <LL_RCC_PLL_Disable>:
{
 80062de:	b480      	push	{r7}
 80062e0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80062e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062f0:	6013      	str	r3, [r2, #0]
}
 80062f2:	bf00      	nop
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <LL_RCC_PLL_IsReady>:
{
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006300:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800630a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800630e:	d101      	bne.n	8006314 <LL_RCC_PLL_IsReady+0x18>
 8006310:	2301      	movs	r3, #1
 8006312:	e000      	b.n	8006316 <LL_RCC_PLL_IsReady+0x1a>
 8006314:	2300      	movs	r3, #0
}
 8006316:	4618      	mov	r0, r3
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <LL_RCC_PLL_GetN>:
{
 8006320:	b480      	push	{r7}
 8006322:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006324:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	0a1b      	lsrs	r3, r3, #8
 800632c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006330:	4618      	mov	r0, r3
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr

0800633a <LL_RCC_PLL_GetR>:
{
 800633a:	b480      	push	{r7}
 800633c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800633e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8006348:	4618      	mov	r0, r3
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr

08006352 <LL_RCC_PLL_GetDivider>:
{
 8006352:	b480      	push	{r7}
 8006354:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006356:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8006360:	4618      	mov	r0, r3
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <LL_RCC_PLL_GetMainSource>:
{
 800636a:	b480      	push	{r7}
 800636c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800636e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	f003 0303 	and.w	r3, r3, #3
}
 8006378:	4618      	mov	r0, r3
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <LL_RCC_IsActiveFlag_HPRE>:
{
 8006382:	b480      	push	{r7}
 8006384:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006386:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006394:	d101      	bne.n	800639a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006396:	2301      	movs	r3, #1
 8006398:	e000      	b.n	800639c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <LL_RCC_IsActiveFlag_C2HPRE>:
{
 80063a6:	b480      	push	{r7}
 80063a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80063aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063ae:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80063b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063ba:	d101      	bne.n	80063c0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80063bc:	2301      	movs	r3, #1
 80063be:	e000      	b.n	80063c2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 80063cc:	b480      	push	{r7}
 80063ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80063d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063d4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80063d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063e0:	d101      	bne.n	80063e6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80063e2:	2301      	movs	r3, #1
 80063e4:	e000      	b.n	80063e8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80063e6:	2300      	movs	r3, #0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <LL_RCC_IsActiveFlag_PPRE1>:
{
 80063f2:	b480      	push	{r7}
 80063f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80063f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006400:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006404:	d101      	bne.n	800640a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006406:	2301      	movs	r3, #1
 8006408:	e000      	b.n	800640c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr

08006416 <LL_RCC_IsActiveFlag_PPRE2>:
{
 8006416:	b480      	push	{r7}
 8006418:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800641a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006424:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006428:	d101      	bne.n	800642e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800642a:	2301      	movs	r3, #1
 800642c:	e000      	b.n	8006430 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
	...

0800643c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800643c:	b590      	push	{r4, r7, lr}
 800643e:	b08d      	sub	sp, #52	@ 0x34
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e363      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0320 	and.w	r3, r3, #32
 8006456:	2b00      	cmp	r3, #0
 8006458:	f000 808d 	beq.w	8006576 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800645c:	f7ff fe89 	bl	8006172 <LL_RCC_GetSysClkSource>
 8006460:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006462:	f7ff ff82 	bl	800636a <LL_RCC_PLL_GetMainSource>
 8006466:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800646a:	2b00      	cmp	r3, #0
 800646c:	d005      	beq.n	800647a <HAL_RCC_OscConfig+0x3e>
 800646e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006470:	2b0c      	cmp	r3, #12
 8006472:	d147      	bne.n	8006504 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8006474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006476:	2b01      	cmp	r3, #1
 8006478:	d144      	bne.n	8006504 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	69db      	ldr	r3, [r3, #28]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e347      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800648a:	f7ff fe34 	bl	80060f6 <LL_RCC_MSI_GetRange>
 800648e:	4603      	mov	r3, r0
 8006490:	429c      	cmp	r4, r3
 8006492:	d914      	bls.n	80064be <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006498:	4618      	mov	r0, r3
 800649a:	f000 fd2f 	bl	8006efc <RCC_SetFlashLatencyFromMSIRange>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d001      	beq.n	80064a8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e336      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7ff fe0e 	bl	80060ce <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6a1b      	ldr	r3, [r3, #32]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff fe32 	bl	8006120 <LL_RCC_MSI_SetCalibTrimming>
 80064bc:	e013      	b.n	80064e6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c2:	4618      	mov	r0, r3
 80064c4:	f7ff fe03 	bl	80060ce <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff fe27 	bl	8006120 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d6:	4618      	mov	r0, r3
 80064d8:	f000 fd10 	bl	8006efc <RCC_SetFlashLatencyFromMSIRange>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d001      	beq.n	80064e6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e317      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80064e6:	f000 fcc9 	bl	8006e7c <HAL_RCC_GetHCLKFreq>
 80064ea:	4603      	mov	r3, r0
 80064ec:	4aa4      	ldr	r2, [pc, #656]	@ (8006780 <HAL_RCC_OscConfig+0x344>)
 80064ee:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80064f0:	4ba4      	ldr	r3, [pc, #656]	@ (8006784 <HAL_RCC_OscConfig+0x348>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4618      	mov	r0, r3
 80064f6:	f7fe fc17 	bl	8004d28 <HAL_InitTick>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d039      	beq.n	8006574 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e308      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d01e      	beq.n	800654a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800650c:	f7ff fdb0 	bl	8006070 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006510:	f7fe fc58 	bl	8004dc4 <HAL_GetTick>
 8006514:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006516:	e008      	b.n	800652a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006518:	f7fe fc54 	bl	8004dc4 <HAL_GetTick>
 800651c:	4602      	mov	r2, r0
 800651e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	2b02      	cmp	r3, #2
 8006524:	d901      	bls.n	800652a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e2f5      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800652a:	f7ff fdbf 	bl	80060ac <LL_RCC_MSI_IsReady>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d0f1      	beq.n	8006518 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006538:	4618      	mov	r0, r3
 800653a:	f7ff fdc8 	bl	80060ce <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	4618      	mov	r0, r3
 8006544:	f7ff fdec 	bl	8006120 <LL_RCC_MSI_SetCalibTrimming>
 8006548:	e015      	b.n	8006576 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800654a:	f7ff fda0 	bl	800608e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800654e:	f7fe fc39 	bl	8004dc4 <HAL_GetTick>
 8006552:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006554:	e008      	b.n	8006568 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006556:	f7fe fc35 	bl	8004dc4 <HAL_GetTick>
 800655a:	4602      	mov	r2, r0
 800655c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	2b02      	cmp	r3, #2
 8006562:	d901      	bls.n	8006568 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e2d6      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006568:	f7ff fda0 	bl	80060ac <LL_RCC_MSI_IsReady>
 800656c:	4603      	mov	r3, r0
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1f1      	bne.n	8006556 <HAL_RCC_OscConfig+0x11a>
 8006572:	e000      	b.n	8006576 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006574:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	d047      	beq.n	8006612 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006582:	f7ff fdf6 	bl	8006172 <LL_RCC_GetSysClkSource>
 8006586:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006588:	f7ff feef 	bl	800636a <LL_RCC_PLL_GetMainSource>
 800658c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	2b08      	cmp	r3, #8
 8006592:	d005      	beq.n	80065a0 <HAL_RCC_OscConfig+0x164>
 8006594:	6a3b      	ldr	r3, [r7, #32]
 8006596:	2b0c      	cmp	r3, #12
 8006598:	d108      	bne.n	80065ac <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	2b03      	cmp	r3, #3
 800659e:	d105      	bne.n	80065ac <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d134      	bne.n	8006612 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e2b4      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065b4:	d102      	bne.n	80065bc <HAL_RCC_OscConfig+0x180>
 80065b6:	f7ff fbdd 	bl	8005d74 <LL_RCC_HSE_Enable>
 80065ba:	e001      	b.n	80065c0 <HAL_RCC_OscConfig+0x184>
 80065bc:	f7ff fbe9 	bl	8005d92 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d012      	beq.n	80065ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c8:	f7fe fbfc 	bl	8004dc4 <HAL_GetTick>
 80065cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80065ce:	e008      	b.n	80065e2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065d0:	f7fe fbf8 	bl	8004dc4 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b64      	cmp	r3, #100	@ 0x64
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e299      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80065e2:	f7ff fbe5 	bl	8005db0 <LL_RCC_HSE_IsReady>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0f1      	beq.n	80065d0 <HAL_RCC_OscConfig+0x194>
 80065ec:	e011      	b.n	8006612 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ee:	f7fe fbe9 	bl	8004dc4 <HAL_GetTick>
 80065f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80065f4:	e008      	b.n	8006608 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065f6:	f7fe fbe5 	bl	8004dc4 <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	2b64      	cmp	r3, #100	@ 0x64
 8006602:	d901      	bls.n	8006608 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e286      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006608:	f7ff fbd2 	bl	8005db0 <LL_RCC_HSE_IsReady>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1f1      	bne.n	80065f6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 0302 	and.w	r3, r3, #2
 800661a:	2b00      	cmp	r3, #0
 800661c:	d04c      	beq.n	80066b8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800661e:	f7ff fda8 	bl	8006172 <LL_RCC_GetSysClkSource>
 8006622:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006624:	f7ff fea1 	bl	800636a <LL_RCC_PLL_GetMainSource>
 8006628:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	2b04      	cmp	r3, #4
 800662e:	d005      	beq.n	800663c <HAL_RCC_OscConfig+0x200>
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	2b0c      	cmp	r3, #12
 8006634:	d10e      	bne.n	8006654 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	2b02      	cmp	r3, #2
 800663a:	d10b      	bne.n	8006654 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e266      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	4618      	mov	r0, r3
 800664e:	f7ff fbf1 	bl	8005e34 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006652:	e031      	b.n	80066b8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d019      	beq.n	8006690 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800665c:	f7ff fbba 	bl	8005dd4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006660:	f7fe fbb0 	bl	8004dc4 <HAL_GetTick>
 8006664:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006666:	e008      	b.n	800667a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006668:	f7fe fbac 	bl	8004dc4 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	2b02      	cmp	r3, #2
 8006674:	d901      	bls.n	800667a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e24d      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800667a:	f7ff fbc9 	bl	8005e10 <LL_RCC_HSI_IsReady>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d0f1      	beq.n	8006668 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	4618      	mov	r0, r3
 800668a:	f7ff fbd3 	bl	8005e34 <LL_RCC_HSI_SetCalibTrimming>
 800668e:	e013      	b.n	80066b8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006690:	f7ff fbaf 	bl	8005df2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006694:	f7fe fb96 	bl	8004dc4 <HAL_GetTick>
 8006698:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800669a:	e008      	b.n	80066ae <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800669c:	f7fe fb92 	bl	8004dc4 <HAL_GetTick>
 80066a0:	4602      	mov	r2, r0
 80066a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a4:	1ad3      	subs	r3, r2, r3
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d901      	bls.n	80066ae <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80066aa:	2303      	movs	r3, #3
 80066ac:	e233      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80066ae:	f7ff fbaf 	bl	8005e10 <LL_RCC_HSI_IsReady>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1f1      	bne.n	800669c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 0308 	and.w	r3, r3, #8
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d106      	bne.n	80066d2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	f000 80a3 	beq.w	8006818 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	695b      	ldr	r3, [r3, #20]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d076      	beq.n	80067c8 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f003 0310 	and.w	r3, r3, #16
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d046      	beq.n	8006774 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80066e6:	f7ff fc66 	bl	8005fb6 <LL_RCC_LSI1_IsReady>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d113      	bne.n	8006718 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80066f0:	f7ff fc3f 	bl	8005f72 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80066f4:	f7fe fb66 	bl	8004dc4 <HAL_GetTick>
 80066f8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80066fa:	e008      	b.n	800670e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80066fc:	f7fe fb62 	bl	8004dc4 <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	2b02      	cmp	r3, #2
 8006708:	d901      	bls.n	800670e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e203      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800670e:	f7ff fc52 	bl	8005fb6 <LL_RCC_LSI1_IsReady>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d0f1      	beq.n	80066fc <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8006718:	f7ff fc5f 	bl	8005fda <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800671c:	f7fe fb52 	bl	8004dc4 <HAL_GetTick>
 8006720:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006722:	e008      	b.n	8006736 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006724:	f7fe fb4e 	bl	8004dc4 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	2b03      	cmp	r3, #3
 8006730:	d901      	bls.n	8006736 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e1ef      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006736:	f7ff fc72 	bl	800601e <LL_RCC_LSI2_IsReady>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d0f1      	beq.n	8006724 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	4618      	mov	r0, r3
 8006746:	f7ff fc7c 	bl	8006042 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800674a:	f7ff fc23 	bl	8005f94 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800674e:	f7fe fb39 	bl	8004dc4 <HAL_GetTick>
 8006752:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006754:	e008      	b.n	8006768 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006756:	f7fe fb35 	bl	8004dc4 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b02      	cmp	r3, #2
 8006762:	d901      	bls.n	8006768 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e1d6      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006768:	f7ff fc25 	bl	8005fb6 <LL_RCC_LSI1_IsReady>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1f1      	bne.n	8006756 <HAL_RCC_OscConfig+0x31a>
 8006772:	e051      	b.n	8006818 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8006774:	f7ff fbfd 	bl	8005f72 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006778:	f7fe fb24 	bl	8004dc4 <HAL_GetTick>
 800677c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800677e:	e00c      	b.n	800679a <HAL_RCC_OscConfig+0x35e>
 8006780:	20000038 	.word	0x20000038
 8006784:	2000003c 	.word	0x2000003c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006788:	f7fe fb1c 	bl	8004dc4 <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	2b02      	cmp	r3, #2
 8006794:	d901      	bls.n	800679a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e1bd      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800679a:	f7ff fc0c 	bl	8005fb6 <LL_RCC_LSI1_IsReady>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d0f1      	beq.n	8006788 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80067a4:	f7ff fc2a 	bl	8005ffc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80067a8:	e008      	b.n	80067bc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80067aa:	f7fe fb0b 	bl	8004dc4 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b03      	cmp	r3, #3
 80067b6:	d901      	bls.n	80067bc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e1ac      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80067bc:	f7ff fc2f 	bl	800601e <LL_RCC_LSI2_IsReady>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1f1      	bne.n	80067aa <HAL_RCC_OscConfig+0x36e>
 80067c6:	e027      	b.n	8006818 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80067c8:	f7ff fc18 	bl	8005ffc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067cc:	f7fe fafa 	bl	8004dc4 <HAL_GetTick>
 80067d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80067d2:	e008      	b.n	80067e6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80067d4:	f7fe faf6 	bl	8004dc4 <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	2b03      	cmp	r3, #3
 80067e0:	d901      	bls.n	80067e6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e197      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80067e6:	f7ff fc1a 	bl	800601e <LL_RCC_LSI2_IsReady>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1f1      	bne.n	80067d4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80067f0:	f7ff fbd0 	bl	8005f94 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067f4:	f7fe fae6 	bl	8004dc4 <HAL_GetTick>
 80067f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80067fa:	e008      	b.n	800680e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80067fc:	f7fe fae2 	bl	8004dc4 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	2b02      	cmp	r3, #2
 8006808:	d901      	bls.n	800680e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e183      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800680e:	f7ff fbd2 	bl	8005fb6 <LL_RCC_LSI1_IsReady>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1f1      	bne.n	80067fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0304 	and.w	r3, r3, #4
 8006820:	2b00      	cmp	r3, #0
 8006822:	d05b      	beq.n	80068dc <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006824:	4ba7      	ldr	r3, [pc, #668]	@ (8006ac4 <HAL_RCC_OscConfig+0x688>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800682c:	2b00      	cmp	r3, #0
 800682e:	d114      	bne.n	800685a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006830:	f7ff fa70 	bl	8005d14 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006834:	f7fe fac6 	bl	8004dc4 <HAL_GetTick>
 8006838:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800683a:	e008      	b.n	800684e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800683c:	f7fe fac2 	bl	8004dc4 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	2b02      	cmp	r3, #2
 8006848:	d901      	bls.n	800684e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e163      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800684e:	4b9d      	ldr	r3, [pc, #628]	@ (8006ac4 <HAL_RCC_OscConfig+0x688>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006856:	2b00      	cmp	r3, #0
 8006858:	d0f0      	beq.n	800683c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	2b01      	cmp	r3, #1
 8006860:	d102      	bne.n	8006868 <HAL_RCC_OscConfig+0x42c>
 8006862:	f7ff fb30 	bl	8005ec6 <LL_RCC_LSE_Enable>
 8006866:	e00c      	b.n	8006882 <HAL_RCC_OscConfig+0x446>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	2b05      	cmp	r3, #5
 800686e:	d104      	bne.n	800687a <HAL_RCC_OscConfig+0x43e>
 8006870:	f7ff fb4b 	bl	8005f0a <LL_RCC_LSE_EnableBypass>
 8006874:	f7ff fb27 	bl	8005ec6 <LL_RCC_LSE_Enable>
 8006878:	e003      	b.n	8006882 <HAL_RCC_OscConfig+0x446>
 800687a:	f7ff fb35 	bl	8005ee8 <LL_RCC_LSE_Disable>
 800687e:	f7ff fb55 	bl	8005f2c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d014      	beq.n	80068b4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800688a:	f7fe fa9b 	bl	8004dc4 <HAL_GetTick>
 800688e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006890:	e00a      	b.n	80068a8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006892:	f7fe fa97 	bl	8004dc4 <HAL_GetTick>
 8006896:	4602      	mov	r2, r0
 8006898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689a:	1ad3      	subs	r3, r2, r3
 800689c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d901      	bls.n	80068a8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e136      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80068a8:	f7ff fb51 	bl	8005f4e <LL_RCC_LSE_IsReady>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0ef      	beq.n	8006892 <HAL_RCC_OscConfig+0x456>
 80068b2:	e013      	b.n	80068dc <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068b4:	f7fe fa86 	bl	8004dc4 <HAL_GetTick>
 80068b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80068ba:	e00a      	b.n	80068d2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068bc:	f7fe fa82 	bl	8004dc4 <HAL_GetTick>
 80068c0:	4602      	mov	r2, r0
 80068c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c4:	1ad3      	subs	r3, r2, r3
 80068c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d901      	bls.n	80068d2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e121      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80068d2:	f7ff fb3c 	bl	8005f4e <LL_RCC_LSE_IsReady>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1ef      	bne.n	80068bc <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d02c      	beq.n	8006942 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d014      	beq.n	800691a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80068f0:	f7ff fab5 	bl	8005e5e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f4:	f7fe fa66 	bl	8004dc4 <HAL_GetTick>
 80068f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80068fa:	e008      	b.n	800690e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068fc:	f7fe fa62 	bl	8004dc4 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	2b02      	cmp	r3, #2
 8006908:	d901      	bls.n	800690e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e103      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800690e:	f7ff fac8 	bl	8005ea2 <LL_RCC_HSI48_IsReady>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d0f1      	beq.n	80068fc <HAL_RCC_OscConfig+0x4c0>
 8006918:	e013      	b.n	8006942 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800691a:	f7ff fab1 	bl	8005e80 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800691e:	f7fe fa51 	bl	8004dc4 <HAL_GetTick>
 8006922:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006924:	e008      	b.n	8006938 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006926:	f7fe fa4d 	bl	8004dc4 <HAL_GetTick>
 800692a:	4602      	mov	r2, r0
 800692c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692e:	1ad3      	subs	r3, r2, r3
 8006930:	2b02      	cmp	r3, #2
 8006932:	d901      	bls.n	8006938 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e0ee      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006938:	f7ff fab3 	bl	8005ea2 <LL_RCC_HSI48_IsReady>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1f1      	bne.n	8006926 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006946:	2b00      	cmp	r3, #0
 8006948:	f000 80e4 	beq.w	8006b14 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800694c:	f7ff fc11 	bl	8006172 <LL_RCC_GetSysClkSource>
 8006950:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8006952:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695e:	2b02      	cmp	r3, #2
 8006960:	f040 80b4 	bne.w	8006acc <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f003 0203 	and.w	r2, r3, #3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800696e:	429a      	cmp	r2, r3
 8006970:	d123      	bne.n	80069ba <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800697c:	429a      	cmp	r2, r3
 800697e:	d11c      	bne.n	80069ba <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	0a1b      	lsrs	r3, r3, #8
 8006984:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800698c:	429a      	cmp	r2, r3
 800698e:	d114      	bne.n	80069ba <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800699a:	429a      	cmp	r2, r3
 800699c:	d10d      	bne.n	80069ba <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d106      	bne.n	80069ba <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d05d      	beq.n	8006a76 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	2b0c      	cmp	r3, #12
 80069be:	d058      	beq.n	8006a72 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80069c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d001      	beq.n	80069d2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e0a1      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80069d2:	f7ff fc84 	bl	80062de <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80069d6:	f7fe f9f5 	bl	8004dc4 <HAL_GetTick>
 80069da:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069dc:	e008      	b.n	80069f0 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069de:	f7fe f9f1 	bl	8004dc4 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d901      	bls.n	80069f0 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	e092      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1ef      	bne.n	80069de <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a02:	68da      	ldr	r2, [r3, #12]
 8006a04:	4b30      	ldr	r3, [pc, #192]	@ (8006ac8 <HAL_RCC_OscConfig+0x68c>)
 8006a06:	4013      	ands	r3, r2
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a10:	4311      	orrs	r1, r2
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006a16:	0212      	lsls	r2, r2, #8
 8006a18:	4311      	orrs	r1, r2
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006a1e:	4311      	orrs	r1, r2
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006a24:	4311      	orrs	r1, r2
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a30:	4313      	orrs	r3, r2
 8006a32:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006a34:	f7ff fc44 	bl	80062c0 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006a48:	f7fe f9bc 	bl	8004dc4 <HAL_GetTick>
 8006a4c:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a4e:	e008      	b.n	8006a62 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a50:	f7fe f9b8 	bl	8004dc4 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d901      	bls.n	8006a62 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e059      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d0ef      	beq.n	8006a50 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a70:	e050      	b.n	8006b14 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e04f      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d147      	bne.n	8006b14 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006a84:	f7ff fc1c 	bl	80062c0 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a98:	f7fe f994 	bl	8004dc4 <HAL_GetTick>
 8006a9c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a9e:	e008      	b.n	8006ab2 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006aa0:	f7fe f990 	bl	8004dc4 <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d901      	bls.n	8006ab2 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8006aae:	2303      	movs	r3, #3
 8006ab0:	e031      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ab2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d0ef      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x664>
 8006ac0:	e028      	b.n	8006b14 <HAL_RCC_OscConfig+0x6d8>
 8006ac2:	bf00      	nop
 8006ac4:	58000400 	.word	0x58000400
 8006ac8:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	2b0c      	cmp	r3, #12
 8006ad0:	d01e      	beq.n	8006b10 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ad2:	f7ff fc04 	bl	80062de <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ad6:	f7fe f975 	bl	8004dc4 <HAL_GetTick>
 8006ada:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006adc:	e008      	b.n	8006af0 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ade:	f7fe f971 	bl	8004dc4 <HAL_GetTick>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d901      	bls.n	8006af0 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e012      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006af0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1ef      	bne.n	8006ade <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006afe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b02:	68da      	ldr	r2, [r3, #12]
 8006b04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b08:	4b05      	ldr	r3, [pc, #20]	@ (8006b20 <HAL_RCC_OscConfig+0x6e4>)
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	60cb      	str	r3, [r1, #12]
 8006b0e:	e001      	b.n	8006b14 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e000      	b.n	8006b16 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3734      	adds	r7, #52	@ 0x34
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd90      	pop	{r4, r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	eefefffc 	.word	0xeefefffc

08006b24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e12d      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b38:	4b98      	ldr	r3, [pc, #608]	@ (8006d9c <HAL_RCC_ClockConfig+0x278>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0307 	and.w	r3, r3, #7
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d91b      	bls.n	8006b7e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b46:	4b95      	ldr	r3, [pc, #596]	@ (8006d9c <HAL_RCC_ClockConfig+0x278>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f023 0207 	bic.w	r2, r3, #7
 8006b4e:	4993      	ldr	r1, [pc, #588]	@ (8006d9c <HAL_RCC_ClockConfig+0x278>)
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b56:	f7fe f935 	bl	8004dc4 <HAL_GetTick>
 8006b5a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b5c:	e008      	b.n	8006b70 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006b5e:	f7fe f931 	bl	8004dc4 <HAL_GetTick>
 8006b62:	4602      	mov	r2, r0
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	1ad3      	subs	r3, r2, r3
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d901      	bls.n	8006b70 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006b6c:	2303      	movs	r3, #3
 8006b6e:	e111      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b70:	4b8a      	ldr	r3, [pc, #552]	@ (8006d9c <HAL_RCC_ClockConfig+0x278>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0307 	and.w	r3, r3, #7
 8006b78:	683a      	ldr	r2, [r7, #0]
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d1ef      	bne.n	8006b5e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d016      	beq.n	8006bb8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f7ff fafb 	bl	800618a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b94:	f7fe f916 	bl	8004dc4 <HAL_GetTick>
 8006b98:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006b9a:	e008      	b.n	8006bae <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b9c:	f7fe f912 	bl	8004dc4 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d901      	bls.n	8006bae <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e0f2      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006bae:	f7ff fbe8 	bl	8006382 <LL_RCC_IsActiveFlag_HPRE>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d0f1      	beq.n	8006b9c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0320 	and.w	r3, r3, #32
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d016      	beq.n	8006bf2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f7ff faf2 	bl	80061b2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006bce:	f7fe f8f9 	bl	8004dc4 <HAL_GetTick>
 8006bd2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006bd4:	e008      	b.n	8006be8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006bd6:	f7fe f8f5 	bl	8004dc4 <HAL_GetTick>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	1ad3      	subs	r3, r2, r3
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d901      	bls.n	8006be8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006be4:	2303      	movs	r3, #3
 8006be6:	e0d5      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006be8:	f7ff fbdd 	bl	80063a6 <LL_RCC_IsActiveFlag_C2HPRE>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d0f1      	beq.n	8006bd6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d016      	beq.n	8006c2c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7ff faeb 	bl	80061de <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006c08:	f7fe f8dc 	bl	8004dc4 <HAL_GetTick>
 8006c0c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006c0e:	e008      	b.n	8006c22 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006c10:	f7fe f8d8 	bl	8004dc4 <HAL_GetTick>
 8006c14:	4602      	mov	r2, r0
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d901      	bls.n	8006c22 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006c1e:	2303      	movs	r3, #3
 8006c20:	e0b8      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006c22:	f7ff fbd3 	bl	80063cc <LL_RCC_IsActiveFlag_SHDHPRE>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d0f1      	beq.n	8006c10 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 0304 	and.w	r3, r3, #4
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d016      	beq.n	8006c66 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7ff fae5 	bl	800620c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006c42:	f7fe f8bf 	bl	8004dc4 <HAL_GetTick>
 8006c46:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006c48:	e008      	b.n	8006c5c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006c4a:	f7fe f8bb 	bl	8004dc4 <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d901      	bls.n	8006c5c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e09b      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006c5c:	f7ff fbc9 	bl	80063f2 <LL_RCC_IsActiveFlag_PPRE1>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d0f1      	beq.n	8006c4a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 0308 	and.w	r3, r3, #8
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d017      	beq.n	8006ca2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	00db      	lsls	r3, r3, #3
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7ff fadb 	bl	8006234 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006c7e:	f7fe f8a1 	bl	8004dc4 <HAL_GetTick>
 8006c82:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006c84:	e008      	b.n	8006c98 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006c86:	f7fe f89d 	bl	8004dc4 <HAL_GetTick>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	1ad3      	subs	r3, r2, r3
 8006c90:	2b02      	cmp	r3, #2
 8006c92:	d901      	bls.n	8006c98 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e07d      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006c98:	f7ff fbbd 	bl	8006416 <LL_RCC_IsActiveFlag_PPRE2>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d0f1      	beq.n	8006c86 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f003 0301 	and.w	r3, r3, #1
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d043      	beq.n	8006d36 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d106      	bne.n	8006cc4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006cb6:	f7ff f87b 	bl	8005db0 <LL_RCC_HSE_IsReady>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d11e      	bne.n	8006cfe <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e067      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	2b03      	cmp	r3, #3
 8006cca:	d106      	bne.n	8006cda <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006ccc:	f7ff fb16 	bl	80062fc <LL_RCC_PLL_IsReady>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d113      	bne.n	8006cfe <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e05c      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d106      	bne.n	8006cf0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006ce2:	f7ff f9e3 	bl	80060ac <LL_RCC_MSI_IsReady>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d108      	bne.n	8006cfe <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e051      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006cf0:	f7ff f88e 	bl	8005e10 <LL_RCC_HSI_IsReady>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e04a      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7ff fa21 	bl	800614a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d08:	f7fe f85c 	bl	8004dc4 <HAL_GetTick>
 8006d0c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d0e:	e00a      	b.n	8006d26 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d10:	f7fe f858 	bl	8004dc4 <HAL_GetTick>
 8006d14:	4602      	mov	r2, r0
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d901      	bls.n	8006d26 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e036      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d26:	f7ff fa24 	bl	8006172 <LL_RCC_GetSysClkSource>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d1ec      	bne.n	8006d10 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d36:	4b19      	ldr	r3, [pc, #100]	@ (8006d9c <HAL_RCC_ClockConfig+0x278>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0307 	and.w	r3, r3, #7
 8006d3e:	683a      	ldr	r2, [r7, #0]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d21b      	bcs.n	8006d7c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d44:	4b15      	ldr	r3, [pc, #84]	@ (8006d9c <HAL_RCC_ClockConfig+0x278>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f023 0207 	bic.w	r2, r3, #7
 8006d4c:	4913      	ldr	r1, [pc, #76]	@ (8006d9c <HAL_RCC_ClockConfig+0x278>)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d54:	f7fe f836 	bl	8004dc4 <HAL_GetTick>
 8006d58:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d5a:	e008      	b.n	8006d6e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006d5c:	f7fe f832 	bl	8004dc4 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e012      	b.n	8006d94 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d9c <HAL_RCC_ClockConfig+0x278>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0307 	and.w	r3, r3, #7
 8006d76:	683a      	ldr	r2, [r7, #0]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d1ef      	bne.n	8006d5c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006d7c:	f000 f87e 	bl	8006e7c <HAL_RCC_GetHCLKFreq>
 8006d80:	4603      	mov	r3, r0
 8006d82:	4a07      	ldr	r2, [pc, #28]	@ (8006da0 <HAL_RCC_ClockConfig+0x27c>)
 8006d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8006d86:	f7fe f829 	bl	8004ddc <HAL_GetTickPrio>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7fd ffcb 	bl	8004d28 <HAL_InitTick>
 8006d92:	4603      	mov	r3, r0
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	58004000 	.word	0x58004000
 8006da0:	20000038 	.word	0x20000038

08006da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006da4:	b590      	push	{r4, r7, lr}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006daa:	f7ff f9e2 	bl	8006172 <LL_RCC_GetSysClkSource>
 8006dae:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10a      	bne.n	8006dcc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006db6:	f7ff f99e 	bl	80060f6 <LL_RCC_MSI_GetRange>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	091b      	lsrs	r3, r3, #4
 8006dbe:	f003 030f 	and.w	r3, r3, #15
 8006dc2:	4a2b      	ldr	r2, [pc, #172]	@ (8006e70 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dc8:	60fb      	str	r3, [r7, #12]
 8006dca:	e04b      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b04      	cmp	r3, #4
 8006dd0:	d102      	bne.n	8006dd8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006dd2:	4b28      	ldr	r3, [pc, #160]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006dd4:	60fb      	str	r3, [r7, #12]
 8006dd6:	e045      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b08      	cmp	r3, #8
 8006ddc:	d10a      	bne.n	8006df4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006dde:	f7fe ffb7 	bl	8005d50 <LL_RCC_HSE_IsEnabledDiv2>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d102      	bne.n	8006dee <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006de8:	4b22      	ldr	r3, [pc, #136]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006dea:	60fb      	str	r3, [r7, #12]
 8006dec:	e03a      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006dee:	4b22      	ldr	r3, [pc, #136]	@ (8006e78 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006df0:	60fb      	str	r3, [r7, #12]
 8006df2:	e037      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006df4:	f7ff fab9 	bl	800636a <LL_RCC_PLL_GetMainSource>
 8006df8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	2b02      	cmp	r3, #2
 8006dfe:	d003      	beq.n	8006e08 <HAL_RCC_GetSysClockFreq+0x64>
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	2b03      	cmp	r3, #3
 8006e04:	d003      	beq.n	8006e0e <HAL_RCC_GetSysClockFreq+0x6a>
 8006e06:	e00d      	b.n	8006e24 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006e08:	4b1a      	ldr	r3, [pc, #104]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006e0a:	60bb      	str	r3, [r7, #8]
        break;
 8006e0c:	e015      	b.n	8006e3a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006e0e:	f7fe ff9f 	bl	8005d50 <LL_RCC_HSE_IsEnabledDiv2>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d102      	bne.n	8006e1e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006e18:	4b16      	ldr	r3, [pc, #88]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006e1a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006e1c:	e00d      	b.n	8006e3a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8006e1e:	4b16      	ldr	r3, [pc, #88]	@ (8006e78 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006e20:	60bb      	str	r3, [r7, #8]
        break;
 8006e22:	e00a      	b.n	8006e3a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006e24:	f7ff f967 	bl	80060f6 <LL_RCC_MSI_GetRange>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	091b      	lsrs	r3, r3, #4
 8006e2c:	f003 030f 	and.w	r3, r3, #15
 8006e30:	4a0f      	ldr	r2, [pc, #60]	@ (8006e70 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e36:	60bb      	str	r3, [r7, #8]
        break;
 8006e38:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8006e3a:	f7ff fa71 	bl	8006320 <LL_RCC_PLL_GetN>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	fb03 f402 	mul.w	r4, r3, r2
 8006e46:	f7ff fa84 	bl	8006352 <LL_RCC_PLL_GetDivider>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	091b      	lsrs	r3, r3, #4
 8006e4e:	3301      	adds	r3, #1
 8006e50:	fbb4 f4f3 	udiv	r4, r4, r3
 8006e54:	f7ff fa71 	bl	800633a <LL_RCC_PLL_GetR>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	0f5b      	lsrs	r3, r3, #29
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	fbb4 f3f3 	udiv	r3, r4, r3
 8006e62:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006e64:	68fb      	ldr	r3, [r7, #12]
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3714      	adds	r7, #20
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd90      	pop	{r4, r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	08011824 	.word	0x08011824
 8006e74:	00f42400 	.word	0x00f42400
 8006e78:	01e84800 	.word	0x01e84800

08006e7c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e7c:	b598      	push	{r3, r4, r7, lr}
 8006e7e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006e80:	f7ff ff90 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8006e84:	4604      	mov	r4, r0
 8006e86:	f7ff f9e9 	bl	800625c <LL_RCC_GetAHBPrescaler>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	091b      	lsrs	r3, r3, #4
 8006e8e:	f003 030f 	and.w	r3, r3, #15
 8006e92:	4a03      	ldr	r2, [pc, #12]	@ (8006ea0 <HAL_RCC_GetHCLKFreq+0x24>)
 8006e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e98:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	bd98      	pop	{r3, r4, r7, pc}
 8006ea0:	080117c4 	.word	0x080117c4

08006ea4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ea4:	b598      	push	{r3, r4, r7, lr}
 8006ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006ea8:	f7ff ffe8 	bl	8006e7c <HAL_RCC_GetHCLKFreq>
 8006eac:	4604      	mov	r4, r0
 8006eae:	f7ff f9ef 	bl	8006290 <LL_RCC_GetAPB1Prescaler>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	0a1b      	lsrs	r3, r3, #8
 8006eb6:	f003 0307 	and.w	r3, r3, #7
 8006eba:	4a04      	ldr	r2, [pc, #16]	@ (8006ecc <HAL_RCC_GetPCLK1Freq+0x28>)
 8006ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ec0:	f003 031f 	and.w	r3, r3, #31
 8006ec4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	bd98      	pop	{r3, r4, r7, pc}
 8006ecc:	08011804 	.word	0x08011804

08006ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ed0:	b598      	push	{r3, r4, r7, lr}
 8006ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006ed4:	f7ff ffd2 	bl	8006e7c <HAL_RCC_GetHCLKFreq>
 8006ed8:	4604      	mov	r4, r0
 8006eda:	f7ff f9e5 	bl	80062a8 <LL_RCC_GetAPB2Prescaler>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	0adb      	lsrs	r3, r3, #11
 8006ee2:	f003 0307 	and.w	r3, r3, #7
 8006ee6:	4a04      	ldr	r2, [pc, #16]	@ (8006ef8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eec:	f003 031f 	and.w	r3, r3, #31
 8006ef0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	bd98      	pop	{r3, r4, r7, pc}
 8006ef8:	08011804 	.word	0x08011804

08006efc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006efc:	b590      	push	{r4, r7, lr}
 8006efe:	b085      	sub	sp, #20
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2bb0      	cmp	r3, #176	@ 0xb0
 8006f08:	d903      	bls.n	8006f12 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006f0a:	4b15      	ldr	r3, [pc, #84]	@ (8006f60 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f0e:	60fb      	str	r3, [r7, #12]
 8006f10:	e007      	b.n	8006f22 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	091b      	lsrs	r3, r3, #4
 8006f16:	f003 030f 	and.w	r3, r3, #15
 8006f1a:	4a11      	ldr	r2, [pc, #68]	@ (8006f60 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f20:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006f22:	f7ff f9a7 	bl	8006274 <LL_RCC_GetAHB4Prescaler>
 8006f26:	4603      	mov	r3, r0
 8006f28:	091b      	lsrs	r3, r3, #4
 8006f2a:	f003 030f 	and.w	r3, r3, #15
 8006f2e:	4a0d      	ldr	r2, [pc, #52]	@ (8006f64 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f3a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8006f68 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8006f40:	fba2 2303 	umull	r2, r3, r2, r3
 8006f44:	0c9c      	lsrs	r4, r3, #18
 8006f46:	f7fe fef5 	bl	8005d34 <HAL_PWREx_GetVoltageRange>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	4620      	mov	r0, r4
 8006f50:	f000 f80c 	bl	8006f6c <RCC_SetFlashLatency>
 8006f54:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3714      	adds	r7, #20
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd90      	pop	{r4, r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	08011824 	.word	0x08011824
 8006f64:	080117c4 	.word	0x080117c4
 8006f68:	431bde83 	.word	0x431bde83

08006f6c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006f6c:	b590      	push	{r4, r7, lr}
 8006f6e:	b093      	sub	sp, #76	@ 0x4c
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006f76:	4b37      	ldr	r3, [pc, #220]	@ (8007054 <RCC_SetFlashLatency+0xe8>)
 8006f78:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8006f7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006f7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006f82:	4a35      	ldr	r2, [pc, #212]	@ (8007058 <RCC_SetFlashLatency+0xec>)
 8006f84:	f107 031c 	add.w	r3, r7, #28
 8006f88:	ca07      	ldmia	r2, {r0, r1, r2}
 8006f8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006f8e:	4b33      	ldr	r3, [pc, #204]	@ (800705c <RCC_SetFlashLatency+0xf0>)
 8006f90:	f107 040c 	add.w	r4, r7, #12
 8006f94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006f96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fa4:	d11a      	bne.n	8006fdc <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006faa:	e013      	b.n	8006fd4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006fac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	3348      	adds	r3, #72	@ 0x48
 8006fb2:	443b      	add	r3, r7
 8006fb4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d807      	bhi.n	8006fce <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	3348      	adds	r3, #72	@ 0x48
 8006fc4:	443b      	add	r3, r7
 8006fc6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006fca:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8006fcc:	e020      	b.n	8007010 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006fce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd6:	2b03      	cmp	r3, #3
 8006fd8:	d9e8      	bls.n	8006fac <RCC_SetFlashLatency+0x40>
 8006fda:	e019      	b.n	8007010 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006fdc:	2300      	movs	r3, #0
 8006fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fe0:	e013      	b.n	800700a <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006fe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	3348      	adds	r3, #72	@ 0x48
 8006fe8:	443b      	add	r3, r7
 8006fea:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d807      	bhi.n	8007004 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006ff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ff6:	009b      	lsls	r3, r3, #2
 8006ff8:	3348      	adds	r3, #72	@ 0x48
 8006ffa:	443b      	add	r3, r7
 8006ffc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007000:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8007002:	e005      	b.n	8007010 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007006:	3301      	adds	r3, #1
 8007008:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800700a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800700c:	2b02      	cmp	r3, #2
 800700e:	d9e8      	bls.n	8006fe2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8007010:	4b13      	ldr	r3, [pc, #76]	@ (8007060 <RCC_SetFlashLatency+0xf4>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f023 0207 	bic.w	r2, r3, #7
 8007018:	4911      	ldr	r1, [pc, #68]	@ (8007060 <RCC_SetFlashLatency+0xf4>)
 800701a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800701c:	4313      	orrs	r3, r2
 800701e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007020:	f7fd fed0 	bl	8004dc4 <HAL_GetTick>
 8007024:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007026:	e008      	b.n	800703a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007028:	f7fd fecc 	bl	8004dc4 <HAL_GetTick>
 800702c:	4602      	mov	r2, r0
 800702e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	2b02      	cmp	r3, #2
 8007034:	d901      	bls.n	800703a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8007036:	2303      	movs	r3, #3
 8007038:	e007      	b.n	800704a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800703a:	4b09      	ldr	r3, [pc, #36]	@ (8007060 <RCC_SetFlashLatency+0xf4>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0307 	and.w	r3, r3, #7
 8007042:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007044:	429a      	cmp	r2, r3
 8007046:	d1ef      	bne.n	8007028 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	374c      	adds	r7, #76	@ 0x4c
 800704e:	46bd      	mov	sp, r7
 8007050:	bd90      	pop	{r4, r7, pc}
 8007052:	bf00      	nop
 8007054:	080115fc 	.word	0x080115fc
 8007058:	0801160c 	.word	0x0801160c
 800705c:	08011618 	.word	0x08011618
 8007060:	58004000 	.word	0x58004000

08007064 <LL_RCC_LSE_IsEnabled>:
{
 8007064:	b480      	push	{r7}
 8007066:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8007068:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800706c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007070:	f003 0301 	and.w	r3, r3, #1
 8007074:	2b01      	cmp	r3, #1
 8007076:	d101      	bne.n	800707c <LL_RCC_LSE_IsEnabled+0x18>
 8007078:	2301      	movs	r3, #1
 800707a:	e000      	b.n	800707e <LL_RCC_LSE_IsEnabled+0x1a>
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <LL_RCC_LSE_IsReady>:
{
 8007088:	b480      	push	{r7}
 800708a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800708c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b02      	cmp	r3, #2
 800709a:	d101      	bne.n	80070a0 <LL_RCC_LSE_IsReady+0x18>
 800709c:	2301      	movs	r3, #1
 800709e:	e000      	b.n	80070a2 <LL_RCC_LSE_IsReady+0x1a>
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <LL_RCC_SetRFWKPClockSource>:
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80070b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070bc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80070c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80070cc:	bf00      	nop
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <LL_RCC_SetSMPSClockSource>:
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80070e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e6:	f023 0203 	bic.w	r2, r3, #3
 80070ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4313      	orrs	r3, r2
 80070f2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <LL_RCC_SetSMPSPrescaler>:
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8007108:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800710c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007112:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4313      	orrs	r3, r2
 800711a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <LL_RCC_SetUSARTClockSource>:
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8007130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007138:	f023 0203 	bic.w	r2, r3, #3
 800713c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4313      	orrs	r3, r2
 8007144:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007148:	bf00      	nop
 800714a:	370c      	adds	r7, #12
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <LL_RCC_SetLPUARTClockSource>:
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800715c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007164:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007168:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4313      	orrs	r3, r2
 8007170:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007174:	bf00      	nop
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <LL_RCC_SetI2CClockSource>:
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800718c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	091b      	lsrs	r3, r3, #4
 8007194:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007198:	43db      	mvns	r3, r3
 800719a:	401a      	ands	r2, r3
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	011b      	lsls	r3, r3, #4
 80071a0:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80071a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80071a8:	4313      	orrs	r3, r2
 80071aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80071ae:	bf00      	nop
 80071b0:	370c      	adds	r7, #12
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <LL_RCC_SetLPTIMClockSource>:
{
 80071ba:	b480      	push	{r7}
 80071bc:	b083      	sub	sp, #12
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80071c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	0c1b      	lsrs	r3, r3, #16
 80071ce:	041b      	lsls	r3, r3, #16
 80071d0:	43db      	mvns	r3, r3
 80071d2:	401a      	ands	r2, r3
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	041b      	lsls	r3, r3, #16
 80071d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80071dc:	4313      	orrs	r3, r2
 80071de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80071e2:	bf00      	nop
 80071e4:	370c      	adds	r7, #12
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr

080071ee <LL_RCC_SetSAIClockSource>:
{
 80071ee:	b480      	push	{r7}
 80071f0:	b083      	sub	sp, #12
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80071f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007202:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4313      	orrs	r3, r2
 800720a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800720e:	bf00      	nop
 8007210:	370c      	adds	r7, #12
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr

0800721a <LL_RCC_SetRNGClockSource>:
{
 800721a:	b480      	push	{r7}
 800721c:	b083      	sub	sp, #12
 800721e:	af00      	add	r7, sp, #0
 8007220:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8007222:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800722a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800722e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4313      	orrs	r3, r2
 8007236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800723a:	bf00      	nop
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr

08007246 <LL_RCC_SetCLK48ClockSource>:
{
 8007246:	b480      	push	{r7}
 8007248:	b083      	sub	sp, #12
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800724e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007256:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800725a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4313      	orrs	r3, r2
 8007262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007266:	bf00      	nop
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr

08007272 <LL_RCC_SetUSBClockSource>:
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b082      	sub	sp, #8
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7ff ffe3 	bl	8007246 <LL_RCC_SetCLK48ClockSource>
}
 8007280:	bf00      	nop
 8007282:	3708      	adds	r7, #8
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <LL_RCC_SetADCClockSource>:
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007290:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007298:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800729c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4313      	orrs	r3, r2
 80072a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <LL_RCC_SetRTCClockSource>:
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80072bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80072c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80072d4:	bf00      	nop
 80072d6:	370c      	adds	r7, #12
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <LL_RCC_GetRTCClockSource>:
{
 80072e0:	b480      	push	{r7}
 80072e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80072e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <LL_RCC_ForceBackupDomainReset>:
{
 80072fa:	b480      	push	{r7}
 80072fc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80072fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007306:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800730a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800730e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007312:	bf00      	nop
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <LL_RCC_ReleaseBackupDomainReset>:
{
 800731c:	b480      	push	{r7}
 800731e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007320:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007328:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800732c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007330:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007334:	bf00      	nop
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr

0800733e <LL_RCC_PLLSAI1_Enable>:
{
 800733e:	b480      	push	{r7}
 8007340:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007342:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800734c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007350:	6013      	str	r3, [r2, #0]
}
 8007352:	bf00      	nop
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <LL_RCC_PLLSAI1_Disable>:
{
 800735c:	b480      	push	{r7}
 800735e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007360:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800736a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800736e:	6013      	str	r3, [r2, #0]
}
 8007370:	bf00      	nop
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr

0800737a <LL_RCC_PLLSAI1_IsReady>:
{
 800737a:	b480      	push	{r7}
 800737c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800737e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007388:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800738c:	d101      	bne.n	8007392 <LL_RCC_PLLSAI1_IsReady+0x18>
 800738e:	2301      	movs	r3, #1
 8007390:	e000      	b.n	8007394 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr

0800739e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800739e:	b580      	push	{r7, lr}
 80073a0:	b088      	sub	sp, #32
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80073a6:	2300      	movs	r3, #0
 80073a8:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80073aa:	2300      	movs	r3, #0
 80073ac:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d034      	beq.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073be:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80073c2:	d021      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80073c4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80073c8:	d81b      	bhi.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80073ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80073ce:	d01d      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80073d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80073d4:	d815      	bhi.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00b      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80073da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073de:	d110      	bne.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80073e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80073ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073ee:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80073f0:	e00d      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	3304      	adds	r3, #4
 80073f6:	4618      	mov	r0, r3
 80073f8:	f000 f947 	bl	800768a <RCCEx_PLLSAI1_ConfigNP>
 80073fc:	4603      	mov	r3, r0
 80073fe:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007400:	e005      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	77fb      	strb	r3, [r7, #31]
        break;
 8007406:	e002      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007408:	bf00      	nop
 800740a:	e000      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800740c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800740e:	7ffb      	ldrb	r3, [r7, #31]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d105      	bne.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007418:	4618      	mov	r0, r3
 800741a:	f7ff fee8 	bl	80071ee <LL_RCC_SetSAIClockSource>
 800741e:	e001      	b.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007420:	7ffb      	ldrb	r3, [r7, #31]
 8007422:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800742c:	2b00      	cmp	r3, #0
 800742e:	d046      	beq.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007430:	f7ff ff56 	bl	80072e0 <LL_RCC_GetRTCClockSource>
 8007434:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800743a:	69ba      	ldr	r2, [r7, #24]
 800743c:	429a      	cmp	r2, r3
 800743e:	d03c      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007440:	f7fe fc68 	bl	8005d14 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d105      	bne.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800744e:	4618      	mov	r0, r3
 8007450:	f7ff ff30 	bl	80072b4 <LL_RCC_SetRTCClockSource>
 8007454:	e02e      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8007456:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800745a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800745e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007460:	f7ff ff4b 	bl	80072fa <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007464:	f7ff ff5a 	bl	800731c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007472:	4313      	orrs	r3, r2
 8007474:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8007476:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007480:	f7ff fdf0 	bl	8007064 <LL_RCC_LSE_IsEnabled>
 8007484:	4603      	mov	r3, r0
 8007486:	2b01      	cmp	r3, #1
 8007488:	d114      	bne.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800748a:	f7fd fc9b 	bl	8004dc4 <HAL_GetTick>
 800748e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8007490:	e00b      	b.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007492:	f7fd fc97 	bl	8004dc4 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d902      	bls.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80074a4:	2303      	movs	r3, #3
 80074a6:	77fb      	strb	r3, [r7, #31]
              break;
 80074a8:	e004      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80074aa:	f7ff fded 	bl	8007088 <LL_RCC_LSE_IsReady>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d1ee      	bne.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80074b4:	7ffb      	ldrb	r3, [r7, #31]
 80074b6:	77bb      	strb	r3, [r7, #30]
 80074b8:	e001      	b.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ba:	7ffb      	ldrb	r3, [r7, #31]
 80074bc:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d004      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	699b      	ldr	r3, [r3, #24]
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7ff fe2a 	bl	8007128 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 0302 	and.w	r3, r3, #2
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d004      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	69db      	ldr	r3, [r3, #28]
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7ff fe35 	bl	8007154 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0310 	and.w	r3, r3, #16
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d004      	beq.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7ff fe5d 	bl	80071ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 0320 	and.w	r3, r3, #32
 8007508:	2b00      	cmp	r3, #0
 800750a:	d004      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007510:	4618      	mov	r0, r3
 8007512:	f7ff fe52 	bl	80071ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0304 	and.w	r3, r3, #4
 800751e:	2b00      	cmp	r3, #0
 8007520:	d004      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a1b      	ldr	r3, [r3, #32]
 8007526:	4618      	mov	r0, r3
 8007528:	f7ff fe2a 	bl	8007180 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 0308 	and.w	r3, r3, #8
 8007534:	2b00      	cmp	r3, #0
 8007536:	d004      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753c:	4618      	mov	r0, r3
 800753e:	f7ff fe1f 	bl	8007180 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800754a:	2b00      	cmp	r3, #0
 800754c:	d022      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007552:	4618      	mov	r0, r3
 8007554:	f7ff fe8d 	bl	8007272 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800755c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007560:	d107      	bne.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8007562:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800756c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007570:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007576:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800757a:	d10b      	bne.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	3304      	adds	r3, #4
 8007580:	4618      	mov	r0, r3
 8007582:	f000 f8dd 	bl	8007740 <RCCEx_PLLSAI1_ConfigNQ>
 8007586:	4603      	mov	r3, r0
 8007588:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800758a:	7ffb      	ldrb	r3, [r7, #31]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8007590:	7ffb      	ldrb	r3, [r7, #31]
 8007592:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800759c:	2b00      	cmp	r3, #0
 800759e:	d02b      	beq.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075a8:	d008      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075b2:	d003      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d105      	bne.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c0:	4618      	mov	r0, r3
 80075c2:	f7ff fe2a 	bl	800721a <LL_RCC_SetRNGClockSource>
 80075c6:	e00a      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x240>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075d0:	60fb      	str	r3, [r7, #12]
 80075d2:	2000      	movs	r0, #0
 80075d4:	f7ff fe21 	bl	800721a <LL_RCC_SetRNGClockSource>
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f7ff fe34 	bl	8007246 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80075e6:	d107      	bne.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80075e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80075f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80075f6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007600:	2b00      	cmp	r3, #0
 8007602:	d022      	beq.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007608:	4618      	mov	r0, r3
 800760a:	f7ff fe3d 	bl	8007288 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007612:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007616:	d107      	bne.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007618:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007626:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800762c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007630:	d10b      	bne.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	3304      	adds	r3, #4
 8007636:	4618      	mov	r0, r3
 8007638:	f000 f8dd 	bl	80077f6 <RCCEx_PLLSAI1_ConfigNR>
 800763c:	4603      	mov	r3, r0
 800763e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007640:	7ffb      	ldrb	r3, [r7, #31]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d001      	beq.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8007646:	7ffb      	ldrb	r3, [r7, #31]
 8007648:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007652:	2b00      	cmp	r3, #0
 8007654:	d004      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800765a:	4618      	mov	r0, r3
 800765c:	f7ff fd26 	bl	80070ac <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007668:	2b00      	cmp	r3, #0
 800766a:	d009      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007670:	4618      	mov	r0, r3
 8007672:	f7ff fd45 	bl	8007100 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800767a:	4618      	mov	r0, r3
 800767c:	f7ff fd2c 	bl	80070d8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8007680:	7fbb      	ldrb	r3, [r7, #30]
}
 8007682:	4618      	mov	r0, r3
 8007684:	3720      	adds	r7, #32
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b084      	sub	sp, #16
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007692:	2300      	movs	r3, #0
 8007694:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007696:	f7ff fe61 	bl	800735c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800769a:	f7fd fb93 	bl	8004dc4 <HAL_GetTick>
 800769e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80076a0:	e009      	b.n	80076b6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80076a2:	f7fd fb8f 	bl	8004dc4 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d902      	bls.n	80076b6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	73fb      	strb	r3, [r7, #15]
      break;
 80076b4:	e004      	b.n	80076c0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80076b6:	f7ff fe60 	bl	800737a <LL_RCC_PLLSAI1_IsReady>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1f0      	bne.n	80076a2 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80076c0:	7bfb      	ldrb	r3, [r7, #15]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d137      	bne.n	8007736 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80076c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	021b      	lsls	r3, r3, #8
 80076d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80076da:	4313      	orrs	r3, r2
 80076dc:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80076de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80076f0:	4313      	orrs	r3, r2
 80076f2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80076f4:	f7ff fe23 	bl	800733e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076f8:	f7fd fb64 	bl	8004dc4 <HAL_GetTick>
 80076fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80076fe:	e009      	b.n	8007714 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007700:	f7fd fb60 	bl	8004dc4 <HAL_GetTick>
 8007704:	4602      	mov	r2, r0
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	2b02      	cmp	r3, #2
 800770c:	d902      	bls.n	8007714 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800770e:	2303      	movs	r3, #3
 8007710:	73fb      	strb	r3, [r7, #15]
        break;
 8007712:	e004      	b.n	800771e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007714:	f7ff fe31 	bl	800737a <LL_RCC_PLLSAI1_IsReady>
 8007718:	4603      	mov	r3, r0
 800771a:	2b01      	cmp	r3, #1
 800771c:	d1f0      	bne.n	8007700 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800771e:	7bfb      	ldrb	r3, [r7, #15]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d108      	bne.n	8007736 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007724:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007728:	691a      	ldr	r2, [r3, #16]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007732:	4313      	orrs	r3, r2
 8007734:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007736:	7bfb      	ldrb	r3, [r7, #15]
}
 8007738:	4618      	mov	r0, r3
 800773a:	3710      	adds	r7, #16
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007748:	2300      	movs	r3, #0
 800774a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800774c:	f7ff fe06 	bl	800735c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007750:	f7fd fb38 	bl	8004dc4 <HAL_GetTick>
 8007754:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007756:	e009      	b.n	800776c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007758:	f7fd fb34 	bl	8004dc4 <HAL_GetTick>
 800775c:	4602      	mov	r2, r0
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	2b02      	cmp	r3, #2
 8007764:	d902      	bls.n	800776c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	73fb      	strb	r3, [r7, #15]
      break;
 800776a:	e004      	b.n	8007776 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800776c:	f7ff fe05 	bl	800737a <LL_RCC_PLLSAI1_IsReady>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1f0      	bne.n	8007758 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8007776:	7bfb      	ldrb	r3, [r7, #15]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d137      	bne.n	80077ec <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800777c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	021b      	lsls	r3, r3, #8
 800778c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007790:	4313      	orrs	r3, r2
 8007792:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8007794:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80077a6:	4313      	orrs	r3, r2
 80077a8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80077aa:	f7ff fdc8 	bl	800733e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077ae:	f7fd fb09 	bl	8004dc4 <HAL_GetTick>
 80077b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80077b4:	e009      	b.n	80077ca <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80077b6:	f7fd fb05 	bl	8004dc4 <HAL_GetTick>
 80077ba:	4602      	mov	r2, r0
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	1ad3      	subs	r3, r2, r3
 80077c0:	2b02      	cmp	r3, #2
 80077c2:	d902      	bls.n	80077ca <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80077c4:	2303      	movs	r3, #3
 80077c6:	73fb      	strb	r3, [r7, #15]
        break;
 80077c8:	e004      	b.n	80077d4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80077ca:	f7ff fdd6 	bl	800737a <LL_RCC_PLLSAI1_IsReady>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d1f0      	bne.n	80077b6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80077d4:	7bfb      	ldrb	r3, [r7, #15]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d108      	bne.n	80077ec <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80077da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80077de:	691a      	ldr	r2, [r3, #16]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80077e8:	4313      	orrs	r3, r2
 80077ea:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80077ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b084      	sub	sp, #16
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80077fe:	2300      	movs	r3, #0
 8007800:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007802:	f7ff fdab 	bl	800735c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007806:	f7fd fadd 	bl	8004dc4 <HAL_GetTick>
 800780a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800780c:	e009      	b.n	8007822 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800780e:	f7fd fad9 	bl	8004dc4 <HAL_GetTick>
 8007812:	4602      	mov	r2, r0
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	1ad3      	subs	r3, r2, r3
 8007818:	2b02      	cmp	r3, #2
 800781a:	d902      	bls.n	8007822 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	73fb      	strb	r3, [r7, #15]
      break;
 8007820:	e004      	b.n	800782c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007822:	f7ff fdaa 	bl	800737a <LL_RCC_PLLSAI1_IsReady>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1f0      	bne.n	800780e <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800782c:	7bfb      	ldrb	r3, [r7, #15]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d137      	bne.n	80078a2 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007832:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007836:	691b      	ldr	r3, [r3, #16]
 8007838:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	021b      	lsls	r3, r3, #8
 8007842:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007846:	4313      	orrs	r3, r2
 8007848:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800784a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800784e:	691b      	ldr	r3, [r3, #16]
 8007850:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800785c:	4313      	orrs	r3, r2
 800785e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007860:	f7ff fd6d 	bl	800733e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007864:	f7fd faae 	bl	8004dc4 <HAL_GetTick>
 8007868:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800786a:	e009      	b.n	8007880 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800786c:	f7fd faaa 	bl	8004dc4 <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	2b02      	cmp	r3, #2
 8007878:	d902      	bls.n	8007880 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	73fb      	strb	r3, [r7, #15]
        break;
 800787e:	e004      	b.n	800788a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007880:	f7ff fd7b 	bl	800737a <LL_RCC_PLLSAI1_IsReady>
 8007884:	4603      	mov	r3, r0
 8007886:	2b01      	cmp	r3, #1
 8007888:	d1f0      	bne.n	800786c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800788a:	7bfb      	ldrb	r3, [r7, #15]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d108      	bne.n	80078a2 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007894:	691a      	ldr	r2, [r3, #16]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800789e:	4313      	orrs	r3, r2
 80078a0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e027      	b.n	800790e <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	7a5b      	ldrb	r3, [r3, #9]
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d105      	bne.n	80078d4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f7fb fbe4 	bl	800309c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2202      	movs	r2, #2
 80078d8:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f023 0120 	bic.w	r1, r3, #32
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685a      	ldr	r2, [r3, #4]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	430a      	orrs	r2, r1
 80078ee:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f042 0204 	orr.w	r2, r2, #4
 80078fe:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 800790c:	2300      	movs	r3, #0
}
 800790e:	4618      	mov	r0, r3
 8007910:	3708      	adds	r7, #8
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007916:	b580      	push	{r7, lr}
 8007918:	b084      	sub	sp, #16
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d101      	bne.n	8007928 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	e07a      	b.n	8007a1e <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800792e:	b2db      	uxtb	r3, r3
 8007930:	2b00      	cmp	r3, #0
 8007932:	d106      	bne.n	8007942 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f7fb fbd7 	bl	80030f0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2202      	movs	r2, #2
 8007946:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f003 0310 	and.w	r3, r3, #16
 8007954:	2b10      	cmp	r3, #16
 8007956:	d058      	beq.n	8007a0a <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	22ca      	movs	r2, #202	@ 0xca
 800795e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2253      	movs	r2, #83	@ 0x53
 8007966:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 f883 	bl	8007a74 <RTC_EnterInitMode>
 800796e:	4603      	mov	r3, r0
 8007970:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007972:	7bfb      	ldrb	r3, [r7, #15]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d12c      	bne.n	80079d2 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	6812      	ldr	r2, [r2, #0]
 8007982:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007986:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800798a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	6899      	ldr	r1, [r3, #8]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	685a      	ldr	r2, [r3, #4]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	431a      	orrs	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	699b      	ldr	r3, [r3, #24]
 80079a0:	431a      	orrs	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	430a      	orrs	r2, r1
 80079a8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	68d2      	ldr	r2, [r2, #12]
 80079b2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	6919      	ldr	r1, [r3, #16]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	041a      	lsls	r2, r3, #16
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	430a      	orrs	r2, r1
 80079c6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 f88b 	bl	8007ae4 <RTC_ExitInitMode>
 80079ce:	4603      	mov	r3, r0
 80079d0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80079d2:	7bfb      	ldrb	r3, [r7, #15]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d113      	bne.n	8007a00 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f022 0203 	bic.w	r2, r2, #3
 80079e6:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	69da      	ldr	r2, [r3, #28]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	431a      	orrs	r2, r3
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	430a      	orrs	r2, r1
 80079fe:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	22ff      	movs	r2, #255	@ 0xff
 8007a06:	625a      	str	r2, [r3, #36]	@ 0x24
 8007a08:	e001      	b.n	8007a0e <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d103      	bne.n	8007a1c <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8007a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3710      	adds	r7, #16
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
	...

08007a28 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007a30:	2300      	movs	r3, #0
 8007a32:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a0d      	ldr	r2, [pc, #52]	@ (8007a70 <HAL_RTC_WaitForSynchro+0x48>)
 8007a3a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a3c:	f7fd f9c2 	bl	8004dc4 <HAL_GetTick>
 8007a40:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007a42:	e009      	b.n	8007a58 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007a44:	f7fd f9be 	bl	8004dc4 <HAL_GetTick>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007a52:	d901      	bls.n	8007a58 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007a54:	2303      	movs	r3, #3
 8007a56:	e007      	b.n	8007a68 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	f003 0320 	and.w	r3, r3, #32
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d0ee      	beq.n	8007a44 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007a66:	2300      	movs	r3, #0
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}
 8007a70:	0001ff5f 	.word	0x0001ff5f

08007a74 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b084      	sub	sp, #16
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007a80:	2300      	movs	r3, #0
 8007a82:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d123      	bne.n	8007ada <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68da      	ldr	r2, [r3, #12]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007aa0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007aa2:	f7fd f98f 	bl	8004dc4 <HAL_GetTick>
 8007aa6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007aa8:	e00d      	b.n	8007ac6 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007aaa:	f7fd f98b 	bl	8004dc4 <HAL_GetTick>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	1ad3      	subs	r3, r2, r3
 8007ab4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ab8:	d905      	bls.n	8007ac6 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2204      	movs	r2, #4
 8007abe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d102      	bne.n	8007ada <RTC_EnterInitMode+0x66>
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	d1e7      	bne.n	8007aaa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3710      	adds	r7, #16
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007aec:	2300      	movs	r3, #0
 8007aee:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68da      	ldr	r2, [r3, #12]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007afe:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	f003 0320 	and.w	r3, r3, #32
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d10b      	bne.n	8007b26 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f7ff ff8a 	bl	8007a28 <HAL_RTC_WaitForSynchro>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d005      	beq.n	8007b26 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2204      	movs	r2, #4
 8007b1e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3710      	adds	r7, #16
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b087      	sub	sp, #28
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007b3c:	4b5f      	ldr	r3, [pc, #380]	@ (8007cbc <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a5f      	ldr	r2, [pc, #380]	@ (8007cc0 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8007b42:	fba2 2303 	umull	r2, r3, r2, r3
 8007b46:	0adb      	lsrs	r3, r3, #11
 8007b48:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007b4c:	fb02 f303 	mul.w	r3, r2, r3
 8007b50:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d101      	bne.n	8007b60 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	e0a7      	b.n	8007cb0 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	22ca      	movs	r2, #202	@ 0xca
 8007b76:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2253      	movs	r2, #83	@ 0x53
 8007b7e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d01a      	beq.n	8007bc4 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	3b01      	subs	r3, #1
 8007b92:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10d      	bne.n	8007bb6 <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	22ff      	movs	r2, #255	@ 0xff
 8007ba0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2203      	movs	r2, #3
 8007ba6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007bb2:	2303      	movs	r3, #3
 8007bb4:	e07c      	b.n	8007cb0 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	68db      	ldr	r3, [r3, #12]
 8007bbc:	f003 0304 	and.w	r3, r3, #4
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1e4      	bne.n	8007b8e <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689a      	ldr	r2, [r3, #8]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007bd2:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	b2da      	uxtb	r2, r3
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8007be4:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007be6:	4b35      	ldr	r3, [pc, #212]	@ (8007cbc <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a35      	ldr	r2, [pc, #212]	@ (8007cc0 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8007bec:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf0:	0adb      	lsrs	r3, r3, #11
 8007bf2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007bf6:	fb02 f303 	mul.w	r3, r2, r3
 8007bfa:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d10d      	bne.n	8007c24 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	22ff      	movs	r2, #255	@ 0xff
 8007c0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2203      	movs	r2, #3
 8007c14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007c20:	2303      	movs	r3, #3
 8007c22:	e045      	b.n	8007cb0 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	f003 0304 	and.w	r3, r3, #4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d0e4      	beq.n	8007bfc <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	689a      	ldr	r2, [r3, #8]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f022 0207 	bic.w	r2, r2, #7
 8007c40:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	6899      	ldr	r1, [r3, #8]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68ba      	ldr	r2, [r7, #8]
 8007c58:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8007c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8007cc4 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c60:	4a18      	ldr	r2, [pc, #96]	@ (8007cc4 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007c62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c66:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8007c6a:	4b16      	ldr	r3, [pc, #88]	@ (8007cc4 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a15      	ldr	r2, [pc, #84]	@ (8007cc4 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8007c70:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c74:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	689a      	ldr	r2, [r3, #8]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c84:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	689a      	ldr	r2, [r3, #8]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007c94:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	22ff      	movs	r2, #255	@ 0xff
 8007c9c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	371c      	adds	r7, #28
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	20000038 	.word	0x20000038
 8007cc0:	10624dd3 	.word	0x10624dd3
 8007cc4:	58000800 	.word	0x58000800

08007cc8 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d101      	bne.n	8007cde <HAL_RTCEx_EnableBypassShadow+0x16>
 8007cda:	2302      	movs	r3, #2
 8007cdc:	e024      	b.n	8007d28 <HAL_RTCEx_EnableBypassShadow+0x60>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2202      	movs	r2, #2
 8007cea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	22ca      	movs	r2, #202	@ 0xca
 8007cf4:	625a      	str	r2, [r3, #36]	@ 0x24
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2253      	movs	r2, #83	@ 0x53
 8007cfc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint32_t)RTC_CR_BYPSHAD;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	689a      	ldr	r2, [r3, #8]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f042 0220 	orr.w	r2, r2, #32
 8007d0c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	22ff      	movs	r2, #255	@ 0xff
 8007d14:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <LL_RCC_GetUSARTClockSource>:
{
 8007d34:	b480      	push	{r7}
 8007d36:	b083      	sub	sp, #12
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007d3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d40:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4013      	ands	r3, r2
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	370c      	adds	r7, #12
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <LL_RCC_GetLPUARTClockSource>:
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007d5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d60:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	4013      	ands	r3, r2
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b082      	sub	sp, #8
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e042      	b.n	8007e0c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d106      	bne.n	8007d9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7fb f88b 	bl	8002eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2224      	movs	r2, #36	@ 0x24
 8007da2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 0201 	bic.w	r2, r2, #1
 8007db4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d002      	beq.n	8007dc4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 fe7e 	bl	8008ac0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f000 fc53 	bl	8008670 <UART_SetConfig>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d101      	bne.n	8007dd4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	e01b      	b.n	8007e0c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	685a      	ldr	r2, [r3, #4]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007de2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	689a      	ldr	r2, [r3, #8]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007df2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681a      	ldr	r2, [r3, #0]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f042 0201 	orr.w	r2, r2, #1
 8007e02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 fefd 	bl	8008c04 <UART_CheckIdleState>
 8007e0a:	4603      	mov	r3, r0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3708      	adds	r7, #8
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b08a      	sub	sp, #40	@ 0x28
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	60f8      	str	r0, [r7, #12]
 8007e1c:	60b9      	str	r1, [r7, #8]
 8007e1e:	4613      	mov	r3, r2
 8007e20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e28:	2b20      	cmp	r3, #32
 8007e2a:	d137      	bne.n	8007e9c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d002      	beq.n	8007e38 <HAL_UART_Receive_IT+0x24>
 8007e32:	88fb      	ldrh	r3, [r7, #6]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e030      	b.n	8007e9e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a18      	ldr	r2, [pc, #96]	@ (8007ea8 <HAL_UART_Receive_IT+0x94>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d01f      	beq.n	8007e8c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d018      	beq.n	8007e8c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	e853 3f00 	ldrex	r3, [r3]
 8007e66:	613b      	str	r3, [r7, #16]
   return(result);
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007e6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	461a      	mov	r2, r3
 8007e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e78:	623b      	str	r3, [r7, #32]
 8007e7a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7c:	69f9      	ldr	r1, [r7, #28]
 8007e7e:	6a3a      	ldr	r2, [r7, #32]
 8007e80:	e841 2300 	strex	r3, r2, [r1]
 8007e84:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d1e6      	bne.n	8007e5a <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007e8c:	88fb      	ldrh	r3, [r7, #6]
 8007e8e:	461a      	mov	r2, r3
 8007e90:	68b9      	ldr	r1, [r7, #8]
 8007e92:	68f8      	ldr	r0, [r7, #12]
 8007e94:	f000 ffce 	bl	8008e34 <UART_Start_Receive_IT>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	e000      	b.n	8007e9e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007e9c:	2302      	movs	r3, #2
  }
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3728      	adds	r7, #40	@ 0x28
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	40008000 	.word	0x40008000

08007eac <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b08a      	sub	sp, #40	@ 0x28
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	60b9      	str	r1, [r7, #8]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ec0:	2b20      	cmp	r3, #32
 8007ec2:	d167      	bne.n	8007f94 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d002      	beq.n	8007ed0 <HAL_UART_Transmit_DMA+0x24>
 8007eca:	88fb      	ldrh	r3, [r7, #6]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e060      	b.n	8007f96 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	88fa      	ldrh	r2, [r7, #6]
 8007ede:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	88fa      	ldrh	r2, [r7, #6]
 8007ee6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2221      	movs	r2, #33	@ 0x21
 8007ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d028      	beq.n	8007f54 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f06:	4a26      	ldr	r2, [pc, #152]	@ (8007fa0 <HAL_UART_Transmit_DMA+0xf4>)
 8007f08:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f0e:	4a25      	ldr	r2, [pc, #148]	@ (8007fa4 <HAL_UART_Transmit_DMA+0xf8>)
 8007f10:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f16:	4a24      	ldr	r2, [pc, #144]	@ (8007fa8 <HAL_UART_Transmit_DMA+0xfc>)
 8007f18:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f1e:	2200      	movs	r2, #0
 8007f20:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	3328      	adds	r3, #40	@ 0x28
 8007f32:	461a      	mov	r2, r3
 8007f34:	88fb      	ldrh	r3, [r7, #6]
 8007f36:	f7fd f9b7 	bl	80052a8 <HAL_DMA_Start_IT>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d009      	beq.n	8007f54 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2210      	movs	r2, #16
 8007f44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	e020      	b.n	8007f96 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2240      	movs	r2, #64	@ 0x40
 8007f5a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	3308      	adds	r3, #8
 8007f62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	e853 3f00 	ldrex	r3, [r3]
 8007f6a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f72:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	3308      	adds	r3, #8
 8007f7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f7c:	623a      	str	r2, [r7, #32]
 8007f7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f80:	69f9      	ldr	r1, [r7, #28]
 8007f82:	6a3a      	ldr	r2, [r7, #32]
 8007f84:	e841 2300 	strex	r3, r2, [r1]
 8007f88:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1e5      	bne.n	8007f5c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007f90:	2300      	movs	r3, #0
 8007f92:	e000      	b.n	8007f96 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007f94:	2302      	movs	r3, #2
  }
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3728      	adds	r7, #40	@ 0x28
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	bf00      	nop
 8007fa0:	080091c7 	.word	0x080091c7
 8007fa4:	08009259 	.word	0x08009259
 8007fa8:	08009275 	.word	0x08009275

08007fac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b0ba      	sub	sp, #232	@ 0xe8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	69db      	ldr	r3, [r3, #28]
 8007fba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	689b      	ldr	r3, [r3, #8]
 8007fce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007fd2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007fd6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007fda:	4013      	ands	r3, r2
 8007fdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007fe0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d11b      	bne.n	8008020 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fec:	f003 0320 	and.w	r3, r3, #32
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d015      	beq.n	8008020 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ff8:	f003 0320 	and.w	r3, r3, #32
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d105      	bne.n	800800c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008004:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008008:	2b00      	cmp	r3, #0
 800800a:	d009      	beq.n	8008020 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008010:	2b00      	cmp	r3, #0
 8008012:	f000 8300 	beq.w	8008616 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	4798      	blx	r3
      }
      return;
 800801e:	e2fa      	b.n	8008616 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008020:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008024:	2b00      	cmp	r3, #0
 8008026:	f000 8123 	beq.w	8008270 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800802a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800802e:	4b8d      	ldr	r3, [pc, #564]	@ (8008264 <HAL_UART_IRQHandler+0x2b8>)
 8008030:	4013      	ands	r3, r2
 8008032:	2b00      	cmp	r3, #0
 8008034:	d106      	bne.n	8008044 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008036:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800803a:	4b8b      	ldr	r3, [pc, #556]	@ (8008268 <HAL_UART_IRQHandler+0x2bc>)
 800803c:	4013      	ands	r3, r2
 800803e:	2b00      	cmp	r3, #0
 8008040:	f000 8116 	beq.w	8008270 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008048:	f003 0301 	and.w	r3, r3, #1
 800804c:	2b00      	cmp	r3, #0
 800804e:	d011      	beq.n	8008074 <HAL_UART_IRQHandler+0xc8>
 8008050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00b      	beq.n	8008074 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2201      	movs	r2, #1
 8008062:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800806a:	f043 0201 	orr.w	r2, r3, #1
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008078:	f003 0302 	and.w	r3, r3, #2
 800807c:	2b00      	cmp	r3, #0
 800807e:	d011      	beq.n	80080a4 <HAL_UART_IRQHandler+0xf8>
 8008080:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008084:	f003 0301 	and.w	r3, r3, #1
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00b      	beq.n	80080a4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2202      	movs	r2, #2
 8008092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800809a:	f043 0204 	orr.w	r2, r3, #4
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080a8:	f003 0304 	and.w	r3, r3, #4
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d011      	beq.n	80080d4 <HAL_UART_IRQHandler+0x128>
 80080b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080b4:	f003 0301 	and.w	r3, r3, #1
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d00b      	beq.n	80080d4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	2204      	movs	r2, #4
 80080c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ca:	f043 0202 	orr.w	r2, r3, #2
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80080d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080d8:	f003 0308 	and.w	r3, r3, #8
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d017      	beq.n	8008110 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80080e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080e4:	f003 0320 	and.w	r3, r3, #32
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d105      	bne.n	80080f8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80080ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80080f0:	4b5c      	ldr	r3, [pc, #368]	@ (8008264 <HAL_UART_IRQHandler+0x2b8>)
 80080f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00b      	beq.n	8008110 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2208      	movs	r2, #8
 80080fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008106:	f043 0208 	orr.w	r2, r3, #8
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008118:	2b00      	cmp	r3, #0
 800811a:	d012      	beq.n	8008142 <HAL_UART_IRQHandler+0x196>
 800811c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008120:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00c      	beq.n	8008142 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008130:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008138:	f043 0220 	orr.w	r2, r3, #32
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008148:	2b00      	cmp	r3, #0
 800814a:	f000 8266 	beq.w	800861a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800814e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008152:	f003 0320 	and.w	r3, r3, #32
 8008156:	2b00      	cmp	r3, #0
 8008158:	d013      	beq.n	8008182 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800815a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800815e:	f003 0320 	and.w	r3, r3, #32
 8008162:	2b00      	cmp	r3, #0
 8008164:	d105      	bne.n	8008172 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800816a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800816e:	2b00      	cmp	r3, #0
 8008170:	d007      	beq.n	8008182 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008176:	2b00      	cmp	r3, #0
 8008178:	d003      	beq.n	8008182 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008188:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008196:	2b40      	cmp	r3, #64	@ 0x40
 8008198:	d005      	beq.n	80081a6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800819a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800819e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d054      	beq.n	8008250 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 ffa7 	bl	80090fa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081b6:	2b40      	cmp	r3, #64	@ 0x40
 80081b8:	d146      	bne.n	8008248 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	3308      	adds	r3, #8
 80081c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081c8:	e853 3f00 	ldrex	r3, [r3]
 80081cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80081d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	3308      	adds	r3, #8
 80081e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80081e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80081ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80081f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80081f6:	e841 2300 	strex	r3, r2, [r1]
 80081fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80081fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d1d9      	bne.n	80081ba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800820c:	2b00      	cmp	r3, #0
 800820e:	d017      	beq.n	8008240 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008216:	4a15      	ldr	r2, [pc, #84]	@ (800826c <HAL_UART_IRQHandler+0x2c0>)
 8008218:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008220:	4618      	mov	r0, r3
 8008222:	f7fd f91b 	bl	800545c <HAL_DMA_Abort_IT>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d019      	beq.n	8008260 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800823a:	4610      	mov	r0, r2
 800823c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800823e:	e00f      	b.n	8008260 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f000 f9ff 	bl	8008644 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008246:	e00b      	b.n	8008260 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f000 f9fb 	bl	8008644 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800824e:	e007      	b.n	8008260 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f9f7 	bl	8008644 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800825e:	e1dc      	b.n	800861a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008260:	bf00      	nop
    return;
 8008262:	e1da      	b.n	800861a <HAL_UART_IRQHandler+0x66e>
 8008264:	10000001 	.word	0x10000001
 8008268:	04000120 	.word	0x04000120
 800826c:	080092e5 	.word	0x080092e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008274:	2b01      	cmp	r3, #1
 8008276:	f040 8170 	bne.w	800855a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800827a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800827e:	f003 0310 	and.w	r3, r3, #16
 8008282:	2b00      	cmp	r3, #0
 8008284:	f000 8169 	beq.w	800855a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800828c:	f003 0310 	and.w	r3, r3, #16
 8008290:	2b00      	cmp	r3, #0
 8008292:	f000 8162 	beq.w	800855a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2210      	movs	r2, #16
 800829c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082a8:	2b40      	cmp	r3, #64	@ 0x40
 80082aa:	f040 80d8 	bne.w	800845e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	f000 80af 	beq.w	8008424 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082d0:	429a      	cmp	r2, r3
 80082d2:	f080 80a7 	bcs.w	8008424 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f003 0320 	and.w	r3, r3, #32
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f040 8087 	bne.w	8008402 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008300:	e853 3f00 	ldrex	r3, [r3]
 8008304:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008308:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800830c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008310:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	461a      	mov	r2, r3
 800831a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800831e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008322:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008326:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800832a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800832e:	e841 2300 	strex	r3, r2, [r1]
 8008332:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008336:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1da      	bne.n	80082f4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	3308      	adds	r3, #8
 8008344:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008346:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008348:	e853 3f00 	ldrex	r3, [r3]
 800834c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800834e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008350:	f023 0301 	bic.w	r3, r3, #1
 8008354:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	3308      	adds	r3, #8
 800835e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008362:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008366:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008368:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800836a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800836e:	e841 2300 	strex	r3, r2, [r1]
 8008372:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008374:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008376:	2b00      	cmp	r3, #0
 8008378:	d1e1      	bne.n	800833e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3308      	adds	r3, #8
 8008380:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008382:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008384:	e853 3f00 	ldrex	r3, [r3]
 8008388:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800838a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800838c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008390:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	3308      	adds	r3, #8
 800839a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800839e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083a6:	e841 2300 	strex	r3, r2, [r1]
 80083aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d1e3      	bne.n	800837a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2220      	movs	r2, #32
 80083b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2200      	movs	r2, #0
 80083be:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083c8:	e853 3f00 	ldrex	r3, [r3]
 80083cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083d0:	f023 0310 	bic.w	r3, r3, #16
 80083d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	461a      	mov	r2, r3
 80083de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083e4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80083e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80083ea:	e841 2300 	strex	r3, r2, [r1]
 80083ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80083f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1e4      	bne.n	80083c0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083fc:	4618      	mov	r0, r3
 80083fe:	f7fc ffce 	bl	800539e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2202      	movs	r2, #2
 8008406:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008414:	b29b      	uxth	r3, r3
 8008416:	1ad3      	subs	r3, r2, r3
 8008418:	b29b      	uxth	r3, r3
 800841a:	4619      	mov	r1, r3
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f91b 	bl	8008658 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008422:	e0fc      	b.n	800861e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800842a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800842e:	429a      	cmp	r2, r3
 8008430:	f040 80f5 	bne.w	800861e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f003 0320 	and.w	r3, r3, #32
 8008442:	2b20      	cmp	r3, #32
 8008444:	f040 80eb 	bne.w	800861e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2202      	movs	r2, #2
 800844c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008454:	4619      	mov	r1, r3
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 f8fe 	bl	8008658 <HAL_UARTEx_RxEventCallback>
      return;
 800845c:	e0df      	b.n	800861e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800846a:	b29b      	uxth	r3, r3
 800846c:	1ad3      	subs	r3, r2, r3
 800846e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008478:	b29b      	uxth	r3, r3
 800847a:	2b00      	cmp	r3, #0
 800847c:	f000 80d1 	beq.w	8008622 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008480:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 80cc 	beq.w	8008622 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008492:	e853 3f00 	ldrex	r3, [r3]
 8008496:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800849a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800849e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	461a      	mov	r2, r3
 80084a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80084ae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084b4:	e841 2300 	strex	r3, r2, [r1]
 80084b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d1e4      	bne.n	800848a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	3308      	adds	r3, #8
 80084c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ca:	e853 3f00 	ldrex	r3, [r3]
 80084ce:	623b      	str	r3, [r7, #32]
   return(result);
 80084d0:	6a3b      	ldr	r3, [r7, #32]
 80084d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084d6:	f023 0301 	bic.w	r3, r3, #1
 80084da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	3308      	adds	r3, #8
 80084e4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80084e8:	633a      	str	r2, [r7, #48]	@ 0x30
 80084ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084f0:	e841 2300 	strex	r3, r2, [r1]
 80084f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1e1      	bne.n	80084c0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2220      	movs	r2, #32
 8008500:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	e853 3f00 	ldrex	r3, [r3]
 800851c:	60fb      	str	r3, [r7, #12]
   return(result);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f023 0310 	bic.w	r3, r3, #16
 8008524:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	461a      	mov	r2, r3
 800852e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008532:	61fb      	str	r3, [r7, #28]
 8008534:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008536:	69b9      	ldr	r1, [r7, #24]
 8008538:	69fa      	ldr	r2, [r7, #28]
 800853a:	e841 2300 	strex	r3, r2, [r1]
 800853e:	617b      	str	r3, [r7, #20]
   return(result);
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d1e4      	bne.n	8008510 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2202      	movs	r2, #2
 800854a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800854c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008550:	4619      	mov	r1, r3
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 f880 	bl	8008658 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008558:	e063      	b.n	8008622 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800855a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800855e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00e      	beq.n	8008584 <HAL_UART_IRQHandler+0x5d8>
 8008566:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800856a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800856e:	2b00      	cmp	r3, #0
 8008570:	d008      	beq.n	8008584 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800857a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f001 fc0b 	bl	8009d98 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008582:	e051      	b.n	8008628 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800858c:	2b00      	cmp	r3, #0
 800858e:	d014      	beq.n	80085ba <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008598:	2b00      	cmp	r3, #0
 800859a:	d105      	bne.n	80085a8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800859c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d008      	beq.n	80085ba <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d03a      	beq.n	8008626 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	4798      	blx	r3
    }
    return;
 80085b8:	e035      	b.n	8008626 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80085ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d009      	beq.n	80085da <HAL_UART_IRQHandler+0x62e>
 80085c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d003      	beq.n	80085da <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f000 fe94 	bl	8009300 <UART_EndTransmit_IT>
    return;
 80085d8:	e026      	b.n	8008628 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80085da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d009      	beq.n	80085fa <HAL_UART_IRQHandler+0x64e>
 80085e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085ea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d003      	beq.n	80085fa <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f001 fbe4 	bl	8009dc0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80085f8:	e016      	b.n	8008628 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80085fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d010      	beq.n	8008628 <HAL_UART_IRQHandler+0x67c>
 8008606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800860a:	2b00      	cmp	r3, #0
 800860c:	da0c      	bge.n	8008628 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f001 fbcc 	bl	8009dac <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008614:	e008      	b.n	8008628 <HAL_UART_IRQHandler+0x67c>
      return;
 8008616:	bf00      	nop
 8008618:	e006      	b.n	8008628 <HAL_UART_IRQHandler+0x67c>
    return;
 800861a:	bf00      	nop
 800861c:	e004      	b.n	8008628 <HAL_UART_IRQHandler+0x67c>
      return;
 800861e:	bf00      	nop
 8008620:	e002      	b.n	8008628 <HAL_UART_IRQHandler+0x67c>
      return;
 8008622:	bf00      	nop
 8008624:	e000      	b.n	8008628 <HAL_UART_IRQHandler+0x67c>
    return;
 8008626:	bf00      	nop
  }
}
 8008628:	37e8      	adds	r7, #232	@ 0xe8
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
 800862e:	bf00      	nop

08008630 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008638:	bf00      	nop
 800863a:	370c      	adds	r7, #12
 800863c:	46bd      	mov	sp, r7
 800863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008642:	4770      	bx	lr

08008644 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008644:	b480      	push	{r7}
 8008646:	b083      	sub	sp, #12
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800864c:	bf00      	nop
 800864e:	370c      	adds	r7, #12
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr

08008658 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	460b      	mov	r3, r1
 8008662:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008664:	bf00      	nop
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008670:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008674:	b08c      	sub	sp, #48	@ 0x30
 8008676:	af00      	add	r7, sp, #0
 8008678:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800867a:	2300      	movs	r3, #0
 800867c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	689a      	ldr	r2, [r3, #8]
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	431a      	orrs	r2, r3
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	695b      	ldr	r3, [r3, #20]
 800868e:	431a      	orrs	r2, r3
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	69db      	ldr	r3, [r3, #28]
 8008694:	4313      	orrs	r3, r2
 8008696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	4baf      	ldr	r3, [pc, #700]	@ (800895c <UART_SetConfig+0x2ec>)
 80086a0:	4013      	ands	r3, r2
 80086a2:	697a      	ldr	r2, [r7, #20]
 80086a4:	6812      	ldr	r2, [r2, #0]
 80086a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086a8:	430b      	orrs	r3, r1
 80086aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	68da      	ldr	r2, [r3, #12]
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	430a      	orrs	r2, r1
 80086c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	699b      	ldr	r3, [r3, #24]
 80086c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4aa4      	ldr	r2, [pc, #656]	@ (8008960 <UART_SetConfig+0x2f0>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d004      	beq.n	80086dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	6a1b      	ldr	r3, [r3, #32]
 80086d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086d8:	4313      	orrs	r3, r2
 80086da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80086e6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80086ea:	697a      	ldr	r2, [r7, #20]
 80086ec:	6812      	ldr	r2, [r2, #0]
 80086ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086f0:	430b      	orrs	r3, r1
 80086f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fa:	f023 010f 	bic.w	r1, r3, #15
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	430a      	orrs	r2, r1
 8008708:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a95      	ldr	r2, [pc, #596]	@ (8008964 <UART_SetConfig+0x2f4>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d125      	bne.n	8008760 <UART_SetConfig+0xf0>
 8008714:	2003      	movs	r0, #3
 8008716:	f7ff fb0d 	bl	8007d34 <LL_RCC_GetUSARTClockSource>
 800871a:	4603      	mov	r3, r0
 800871c:	2b03      	cmp	r3, #3
 800871e:	d81b      	bhi.n	8008758 <UART_SetConfig+0xe8>
 8008720:	a201      	add	r2, pc, #4	@ (adr r2, 8008728 <UART_SetConfig+0xb8>)
 8008722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008726:	bf00      	nop
 8008728:	08008739 	.word	0x08008739
 800872c:	08008749 	.word	0x08008749
 8008730:	08008741 	.word	0x08008741
 8008734:	08008751 	.word	0x08008751
 8008738:	2301      	movs	r3, #1
 800873a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800873e:	e042      	b.n	80087c6 <UART_SetConfig+0x156>
 8008740:	2302      	movs	r3, #2
 8008742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008746:	e03e      	b.n	80087c6 <UART_SetConfig+0x156>
 8008748:	2304      	movs	r3, #4
 800874a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800874e:	e03a      	b.n	80087c6 <UART_SetConfig+0x156>
 8008750:	2308      	movs	r3, #8
 8008752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008756:	e036      	b.n	80087c6 <UART_SetConfig+0x156>
 8008758:	2310      	movs	r3, #16
 800875a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800875e:	e032      	b.n	80087c6 <UART_SetConfig+0x156>
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a7e      	ldr	r2, [pc, #504]	@ (8008960 <UART_SetConfig+0x2f0>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d12a      	bne.n	80087c0 <UART_SetConfig+0x150>
 800876a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800876e:	f7ff faf1 	bl	8007d54 <LL_RCC_GetLPUARTClockSource>
 8008772:	4603      	mov	r3, r0
 8008774:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008778:	d01a      	beq.n	80087b0 <UART_SetConfig+0x140>
 800877a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800877e:	d81b      	bhi.n	80087b8 <UART_SetConfig+0x148>
 8008780:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008784:	d00c      	beq.n	80087a0 <UART_SetConfig+0x130>
 8008786:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800878a:	d815      	bhi.n	80087b8 <UART_SetConfig+0x148>
 800878c:	2b00      	cmp	r3, #0
 800878e:	d003      	beq.n	8008798 <UART_SetConfig+0x128>
 8008790:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008794:	d008      	beq.n	80087a8 <UART_SetConfig+0x138>
 8008796:	e00f      	b.n	80087b8 <UART_SetConfig+0x148>
 8008798:	2300      	movs	r3, #0
 800879a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800879e:	e012      	b.n	80087c6 <UART_SetConfig+0x156>
 80087a0:	2302      	movs	r3, #2
 80087a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087a6:	e00e      	b.n	80087c6 <UART_SetConfig+0x156>
 80087a8:	2304      	movs	r3, #4
 80087aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ae:	e00a      	b.n	80087c6 <UART_SetConfig+0x156>
 80087b0:	2308      	movs	r3, #8
 80087b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087b6:	e006      	b.n	80087c6 <UART_SetConfig+0x156>
 80087b8:	2310      	movs	r3, #16
 80087ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087be:	e002      	b.n	80087c6 <UART_SetConfig+0x156>
 80087c0:	2310      	movs	r3, #16
 80087c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a65      	ldr	r2, [pc, #404]	@ (8008960 <UART_SetConfig+0x2f0>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	f040 8097 	bne.w	8008900 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80087d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80087d6:	2b08      	cmp	r3, #8
 80087d8:	d823      	bhi.n	8008822 <UART_SetConfig+0x1b2>
 80087da:	a201      	add	r2, pc, #4	@ (adr r2, 80087e0 <UART_SetConfig+0x170>)
 80087dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e0:	08008805 	.word	0x08008805
 80087e4:	08008823 	.word	0x08008823
 80087e8:	0800880d 	.word	0x0800880d
 80087ec:	08008823 	.word	0x08008823
 80087f0:	08008813 	.word	0x08008813
 80087f4:	08008823 	.word	0x08008823
 80087f8:	08008823 	.word	0x08008823
 80087fc:	08008823 	.word	0x08008823
 8008800:	0800881b 	.word	0x0800881b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008804:	f7fe fb4e 	bl	8006ea4 <HAL_RCC_GetPCLK1Freq>
 8008808:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800880a:	e010      	b.n	800882e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800880c:	4b56      	ldr	r3, [pc, #344]	@ (8008968 <UART_SetConfig+0x2f8>)
 800880e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008810:	e00d      	b.n	800882e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008812:	f7fe fac7 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8008816:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008818:	e009      	b.n	800882e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800881a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800881e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008820:	e005      	b.n	800882e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8008822:	2300      	movs	r3, #0
 8008824:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800882c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800882e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008830:	2b00      	cmp	r3, #0
 8008832:	f000 812b 	beq.w	8008a8c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800883a:	4a4c      	ldr	r2, [pc, #304]	@ (800896c <UART_SetConfig+0x2fc>)
 800883c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008840:	461a      	mov	r2, r3
 8008842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008844:	fbb3 f3f2 	udiv	r3, r3, r2
 8008848:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	685a      	ldr	r2, [r3, #4]
 800884e:	4613      	mov	r3, r2
 8008850:	005b      	lsls	r3, r3, #1
 8008852:	4413      	add	r3, r2
 8008854:	69ba      	ldr	r2, [r7, #24]
 8008856:	429a      	cmp	r2, r3
 8008858:	d305      	bcc.n	8008866 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008860:	69ba      	ldr	r2, [r7, #24]
 8008862:	429a      	cmp	r2, r3
 8008864:	d903      	bls.n	800886e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800886c:	e10e      	b.n	8008a8c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800886e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008870:	2200      	movs	r2, #0
 8008872:	60bb      	str	r3, [r7, #8]
 8008874:	60fa      	str	r2, [r7, #12]
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887a:	4a3c      	ldr	r2, [pc, #240]	@ (800896c <UART_SetConfig+0x2fc>)
 800887c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008880:	b29b      	uxth	r3, r3
 8008882:	2200      	movs	r2, #0
 8008884:	603b      	str	r3, [r7, #0]
 8008886:	607a      	str	r2, [r7, #4]
 8008888:	e9d7 2300 	ldrd	r2, r3, [r7]
 800888c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008890:	f7f8 f972 	bl	8000b78 <__aeabi_uldivmod>
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	4610      	mov	r0, r2
 800889a:	4619      	mov	r1, r3
 800889c:	f04f 0200 	mov.w	r2, #0
 80088a0:	f04f 0300 	mov.w	r3, #0
 80088a4:	020b      	lsls	r3, r1, #8
 80088a6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80088aa:	0202      	lsls	r2, r0, #8
 80088ac:	6979      	ldr	r1, [r7, #20]
 80088ae:	6849      	ldr	r1, [r1, #4]
 80088b0:	0849      	lsrs	r1, r1, #1
 80088b2:	2000      	movs	r0, #0
 80088b4:	460c      	mov	r4, r1
 80088b6:	4605      	mov	r5, r0
 80088b8:	eb12 0804 	adds.w	r8, r2, r4
 80088bc:	eb43 0905 	adc.w	r9, r3, r5
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	469a      	mov	sl, r3
 80088c8:	4693      	mov	fp, r2
 80088ca:	4652      	mov	r2, sl
 80088cc:	465b      	mov	r3, fp
 80088ce:	4640      	mov	r0, r8
 80088d0:	4649      	mov	r1, r9
 80088d2:	f7f8 f951 	bl	8000b78 <__aeabi_uldivmod>
 80088d6:	4602      	mov	r2, r0
 80088d8:	460b      	mov	r3, r1
 80088da:	4613      	mov	r3, r2
 80088dc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80088de:	6a3b      	ldr	r3, [r7, #32]
 80088e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088e4:	d308      	bcc.n	80088f8 <UART_SetConfig+0x288>
 80088e6:	6a3b      	ldr	r3, [r7, #32]
 80088e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088ec:	d204      	bcs.n	80088f8 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	6a3a      	ldr	r2, [r7, #32]
 80088f4:	60da      	str	r2, [r3, #12]
 80088f6:	e0c9      	b.n	8008a8c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80088fe:	e0c5      	b.n	8008a8c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	69db      	ldr	r3, [r3, #28]
 8008904:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008908:	d16d      	bne.n	80089e6 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800890a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800890e:	3b01      	subs	r3, #1
 8008910:	2b07      	cmp	r3, #7
 8008912:	d82d      	bhi.n	8008970 <UART_SetConfig+0x300>
 8008914:	a201      	add	r2, pc, #4	@ (adr r2, 800891c <UART_SetConfig+0x2ac>)
 8008916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800891a:	bf00      	nop
 800891c:	0800893d 	.word	0x0800893d
 8008920:	08008945 	.word	0x08008945
 8008924:	08008971 	.word	0x08008971
 8008928:	0800894b 	.word	0x0800894b
 800892c:	08008971 	.word	0x08008971
 8008930:	08008971 	.word	0x08008971
 8008934:	08008971 	.word	0x08008971
 8008938:	08008953 	.word	0x08008953
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800893c:	f7fe fac8 	bl	8006ed0 <HAL_RCC_GetPCLK2Freq>
 8008940:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008942:	e01b      	b.n	800897c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008944:	4b08      	ldr	r3, [pc, #32]	@ (8008968 <UART_SetConfig+0x2f8>)
 8008946:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008948:	e018      	b.n	800897c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800894a:	f7fe fa2b 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 800894e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008950:	e014      	b.n	800897c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008952:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008956:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008958:	e010      	b.n	800897c <UART_SetConfig+0x30c>
 800895a:	bf00      	nop
 800895c:	cfff69f3 	.word	0xcfff69f3
 8008960:	40008000 	.word	0x40008000
 8008964:	40013800 	.word	0x40013800
 8008968:	00f42400 	.word	0x00f42400
 800896c:	08011864 	.word	0x08011864
      default:
        pclk = 0U;
 8008970:	2300      	movs	r3, #0
 8008972:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008974:	2301      	movs	r3, #1
 8008976:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800897a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800897c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800897e:	2b00      	cmp	r3, #0
 8008980:	f000 8084 	beq.w	8008a8c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008988:	4a4b      	ldr	r2, [pc, #300]	@ (8008ab8 <UART_SetConfig+0x448>)
 800898a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800898e:	461a      	mov	r2, r3
 8008990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008992:	fbb3 f3f2 	udiv	r3, r3, r2
 8008996:	005a      	lsls	r2, r3, #1
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	085b      	lsrs	r3, r3, #1
 800899e:	441a      	add	r2, r3
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80089a8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089aa:	6a3b      	ldr	r3, [r7, #32]
 80089ac:	2b0f      	cmp	r3, #15
 80089ae:	d916      	bls.n	80089de <UART_SetConfig+0x36e>
 80089b0:	6a3b      	ldr	r3, [r7, #32]
 80089b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089b6:	d212      	bcs.n	80089de <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089b8:	6a3b      	ldr	r3, [r7, #32]
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	f023 030f 	bic.w	r3, r3, #15
 80089c0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089c2:	6a3b      	ldr	r3, [r7, #32]
 80089c4:	085b      	lsrs	r3, r3, #1
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	f003 0307 	and.w	r3, r3, #7
 80089cc:	b29a      	uxth	r2, r3
 80089ce:	8bfb      	ldrh	r3, [r7, #30]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	8bfa      	ldrh	r2, [r7, #30]
 80089da:	60da      	str	r2, [r3, #12]
 80089dc:	e056      	b.n	8008a8c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80089de:	2301      	movs	r3, #1
 80089e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80089e4:	e052      	b.n	8008a8c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80089e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80089ea:	3b01      	subs	r3, #1
 80089ec:	2b07      	cmp	r3, #7
 80089ee:	d822      	bhi.n	8008a36 <UART_SetConfig+0x3c6>
 80089f0:	a201      	add	r2, pc, #4	@ (adr r2, 80089f8 <UART_SetConfig+0x388>)
 80089f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f6:	bf00      	nop
 80089f8:	08008a19 	.word	0x08008a19
 80089fc:	08008a21 	.word	0x08008a21
 8008a00:	08008a37 	.word	0x08008a37
 8008a04:	08008a27 	.word	0x08008a27
 8008a08:	08008a37 	.word	0x08008a37
 8008a0c:	08008a37 	.word	0x08008a37
 8008a10:	08008a37 	.word	0x08008a37
 8008a14:	08008a2f 	.word	0x08008a2f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a18:	f7fe fa5a 	bl	8006ed0 <HAL_RCC_GetPCLK2Freq>
 8008a1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a1e:	e010      	b.n	8008a42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a20:	4b26      	ldr	r3, [pc, #152]	@ (8008abc <UART_SetConfig+0x44c>)
 8008a22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a24:	e00d      	b.n	8008a42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a26:	f7fe f9bd 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8008a2a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a2c:	e009      	b.n	8008a42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a34:	e005      	b.n	8008a42 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8008a36:	2300      	movs	r3, #0
 8008a38:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008a40:	bf00      	nop
    }

    if (pclk != 0U)
 8008a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d021      	beq.n	8008a8c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a4c:	4a1a      	ldr	r2, [pc, #104]	@ (8008ab8 <UART_SetConfig+0x448>)
 8008a4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a52:	461a      	mov	r2, r3
 8008a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a56:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	085b      	lsrs	r3, r3, #1
 8008a60:	441a      	add	r2, r3
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a6c:	6a3b      	ldr	r3, [r7, #32]
 8008a6e:	2b0f      	cmp	r3, #15
 8008a70:	d909      	bls.n	8008a86 <UART_SetConfig+0x416>
 8008a72:	6a3b      	ldr	r3, [r7, #32]
 8008a74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a78:	d205      	bcs.n	8008a86 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	b29a      	uxth	r2, r3
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	60da      	str	r2, [r3, #12]
 8008a84:	e002      	b.n	8008a8c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008aa8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3730      	adds	r7, #48	@ 0x30
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ab6:	bf00      	nop
 8008ab8:	08011864 	.word	0x08011864
 8008abc:	00f42400 	.word	0x00f42400

08008ac0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008acc:	f003 0308 	and.w	r3, r3, #8
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d00a      	beq.n	8008aea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	430a      	orrs	r2, r1
 8008ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aee:	f003 0301 	and.w	r3, r3, #1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00a      	beq.n	8008b0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	430a      	orrs	r2, r1
 8008b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b10:	f003 0302 	and.w	r3, r3, #2
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d00a      	beq.n	8008b2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	430a      	orrs	r2, r1
 8008b2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b32:	f003 0304 	and.w	r3, r3, #4
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d00a      	beq.n	8008b50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b54:	f003 0310 	and.w	r3, r3, #16
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00a      	beq.n	8008b72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689b      	ldr	r3, [r3, #8]
 8008b62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	430a      	orrs	r2, r1
 8008b70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b76:	f003 0320 	and.w	r3, r3, #32
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d00a      	beq.n	8008b94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	430a      	orrs	r2, r1
 8008b92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01a      	beq.n	8008bd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	430a      	orrs	r2, r1
 8008bb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bbe:	d10a      	bne.n	8008bd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	430a      	orrs	r2, r1
 8008bd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00a      	beq.n	8008bf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	430a      	orrs	r2, r1
 8008bf6:	605a      	str	r2, [r3, #4]
  }
}
 8008bf8:	bf00      	nop
 8008bfa:	370c      	adds	r7, #12
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr

08008c04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b098      	sub	sp, #96	@ 0x60
 8008c08:	af02      	add	r7, sp, #8
 8008c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c14:	f7fc f8d6 	bl	8004dc4 <HAL_GetTick>
 8008c18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f003 0308 	and.w	r3, r3, #8
 8008c24:	2b08      	cmp	r3, #8
 8008c26:	d12f      	bne.n	8008c88 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c2c:	9300      	str	r3, [sp, #0]
 8008c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c30:	2200      	movs	r2, #0
 8008c32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f88e 	bl	8008d58 <UART_WaitOnFlagUntilTimeout>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d022      	beq.n	8008c88 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4a:	e853 3f00 	ldrex	r3, [r3]
 8008c4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c56:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c68:	e841 2300 	strex	r3, r2, [r1]
 8008c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d1e6      	bne.n	8008c42 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2220      	movs	r2, #32
 8008c78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e063      	b.n	8008d50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f003 0304 	and.w	r3, r3, #4
 8008c92:	2b04      	cmp	r3, #4
 8008c94:	d149      	bne.n	8008d2a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c96:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c9a:	9300      	str	r3, [sp, #0]
 8008c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f857 	bl	8008d58 <UART_WaitOnFlagUntilTimeout>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d03c      	beq.n	8008d2a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb8:	e853 3f00 	ldrex	r3, [r3]
 8008cbc:	623b      	str	r3, [r7, #32]
   return(result);
 8008cbe:	6a3b      	ldr	r3, [r7, #32]
 8008cc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	461a      	mov	r2, r3
 8008ccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cce:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cd6:	e841 2300 	strex	r3, r2, [r1]
 8008cda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d1e6      	bne.n	8008cb0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3308      	adds	r3, #8
 8008ce8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	e853 3f00 	ldrex	r3, [r3]
 8008cf0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f023 0301 	bic.w	r3, r3, #1
 8008cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	3308      	adds	r3, #8
 8008d00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d02:	61fa      	str	r2, [r7, #28]
 8008d04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d06:	69b9      	ldr	r1, [r7, #24]
 8008d08:	69fa      	ldr	r2, [r7, #28]
 8008d0a:	e841 2300 	strex	r3, r2, [r1]
 8008d0e:	617b      	str	r3, [r7, #20]
   return(result);
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1e5      	bne.n	8008ce2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2220      	movs	r2, #32
 8008d1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d26:	2303      	movs	r3, #3
 8008d28:	e012      	b.n	8008d50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2220      	movs	r2, #32
 8008d2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2220      	movs	r2, #32
 8008d36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d4e:	2300      	movs	r3, #0
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3758      	adds	r7, #88	@ 0x58
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}

08008d58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	60f8      	str	r0, [r7, #12]
 8008d60:	60b9      	str	r1, [r7, #8]
 8008d62:	603b      	str	r3, [r7, #0]
 8008d64:	4613      	mov	r3, r2
 8008d66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d68:	e04f      	b.n	8008e0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d70:	d04b      	beq.n	8008e0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d72:	f7fc f827 	bl	8004dc4 <HAL_GetTick>
 8008d76:	4602      	mov	r2, r0
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	1ad3      	subs	r3, r2, r3
 8008d7c:	69ba      	ldr	r2, [r7, #24]
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	d302      	bcc.n	8008d88 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d82:	69bb      	ldr	r3, [r7, #24]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d101      	bne.n	8008d8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d88:	2303      	movs	r3, #3
 8008d8a:	e04e      	b.n	8008e2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f003 0304 	and.w	r3, r3, #4
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d037      	beq.n	8008e0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	2b80      	cmp	r3, #128	@ 0x80
 8008d9e:	d034      	beq.n	8008e0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	2b40      	cmp	r3, #64	@ 0x40
 8008da4:	d031      	beq.n	8008e0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	69db      	ldr	r3, [r3, #28]
 8008dac:	f003 0308 	and.w	r3, r3, #8
 8008db0:	2b08      	cmp	r3, #8
 8008db2:	d110      	bne.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2208      	movs	r2, #8
 8008dba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f000 f99c 	bl	80090fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2208      	movs	r2, #8
 8008dc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e029      	b.n	8008e2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	69db      	ldr	r3, [r3, #28]
 8008ddc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008de0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008de4:	d111      	bne.n	8008e0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008dee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f000 f982 	bl	80090fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2220      	movs	r2, #32
 8008dfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2200      	movs	r2, #0
 8008e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008e06:	2303      	movs	r3, #3
 8008e08:	e00f      	b.n	8008e2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	69da      	ldr	r2, [r3, #28]
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	4013      	ands	r3, r2
 8008e14:	68ba      	ldr	r2, [r7, #8]
 8008e16:	429a      	cmp	r2, r3
 8008e18:	bf0c      	ite	eq
 8008e1a:	2301      	moveq	r3, #1
 8008e1c:	2300      	movne	r3, #0
 8008e1e:	b2db      	uxtb	r3, r3
 8008e20:	461a      	mov	r2, r3
 8008e22:	79fb      	ldrb	r3, [r7, #7]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d0a0      	beq.n	8008d6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e28:	2300      	movs	r3, #0
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3710      	adds	r7, #16
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
	...

08008e34 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b0a3      	sub	sp, #140	@ 0x8c
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	4613      	mov	r3, r2
 8008e40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	68ba      	ldr	r2, [r7, #8]
 8008e46:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	88fa      	ldrh	r2, [r7, #6]
 8008e4c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	88fa      	ldrh	r2, [r7, #6]
 8008e54:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	689b      	ldr	r3, [r3, #8]
 8008e62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e66:	d10e      	bne.n	8008e86 <UART_Start_Receive_IT+0x52>
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	691b      	ldr	r3, [r3, #16]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d105      	bne.n	8008e7c <UART_Start_Receive_IT+0x48>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008e76:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e7a:	e02d      	b.n	8008ed8 <UART_Start_Receive_IT+0xa4>
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	22ff      	movs	r2, #255	@ 0xff
 8008e80:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e84:	e028      	b.n	8008ed8 <UART_Start_Receive_IT+0xa4>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	689b      	ldr	r3, [r3, #8]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d10d      	bne.n	8008eaa <UART_Start_Receive_IT+0x76>
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d104      	bne.n	8008ea0 <UART_Start_Receive_IT+0x6c>
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	22ff      	movs	r2, #255	@ 0xff
 8008e9a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e9e:	e01b      	b.n	8008ed8 <UART_Start_Receive_IT+0xa4>
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	227f      	movs	r2, #127	@ 0x7f
 8008ea4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ea8:	e016      	b.n	8008ed8 <UART_Start_Receive_IT+0xa4>
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eb2:	d10d      	bne.n	8008ed0 <UART_Start_Receive_IT+0x9c>
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d104      	bne.n	8008ec6 <UART_Start_Receive_IT+0x92>
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	227f      	movs	r2, #127	@ 0x7f
 8008ec0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ec4:	e008      	b.n	8008ed8 <UART_Start_Receive_IT+0xa4>
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	223f      	movs	r2, #63	@ 0x3f
 8008eca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ece:	e003      	b.n	8008ed8 <UART_Start_Receive_IT+0xa4>
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2200      	movs	r2, #0
 8008edc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2222      	movs	r2, #34	@ 0x22
 8008ee4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	3308      	adds	r3, #8
 8008eee:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ef2:	e853 3f00 	ldrex	r3, [r3]
 8008ef6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008ef8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008efa:	f043 0301 	orr.w	r3, r3, #1
 8008efe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	3308      	adds	r3, #8
 8008f08:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008f0c:	673a      	str	r2, [r7, #112]	@ 0x70
 8008f0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f10:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008f12:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008f14:	e841 2300 	strex	r3, r2, [r1]
 8008f18:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008f1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d1e3      	bne.n	8008ee8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f28:	d14f      	bne.n	8008fca <UART_Start_Receive_IT+0x196>
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008f30:	88fa      	ldrh	r2, [r7, #6]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d349      	bcc.n	8008fca <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	689b      	ldr	r3, [r3, #8]
 8008f3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f3e:	d107      	bne.n	8008f50 <UART_Start_Receive_IT+0x11c>
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	691b      	ldr	r3, [r3, #16]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d103      	bne.n	8008f50 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	4a47      	ldr	r2, [pc, #284]	@ (8009068 <UART_Start_Receive_IT+0x234>)
 8008f4c:	675a      	str	r2, [r3, #116]	@ 0x74
 8008f4e:	e002      	b.n	8008f56 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	4a46      	ldr	r2, [pc, #280]	@ (800906c <UART_Start_Receive_IT+0x238>)
 8008f54:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	691b      	ldr	r3, [r3, #16]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d01a      	beq.n	8008f94 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f66:	e853 3f00 	ldrex	r3, [r3]
 8008f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008f6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f72:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f82:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f84:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008f86:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008f88:	e841 2300 	strex	r3, r2, [r1]
 8008f8c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008f8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d1e4      	bne.n	8008f5e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	3308      	adds	r3, #8
 8008f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f9e:	e853 3f00 	ldrex	r3, [r3]
 8008fa2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008faa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	3308      	adds	r3, #8
 8008fb2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008fb4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008fb6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008fba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008fbc:	e841 2300 	strex	r3, r2, [r1]
 8008fc0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d1e5      	bne.n	8008f94 <UART_Start_Receive_IT+0x160>
 8008fc8:	e046      	b.n	8009058 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fd2:	d107      	bne.n	8008fe4 <UART_Start_Receive_IT+0x1b0>
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d103      	bne.n	8008fe4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	4a24      	ldr	r2, [pc, #144]	@ (8009070 <UART_Start_Receive_IT+0x23c>)
 8008fe0:	675a      	str	r2, [r3, #116]	@ 0x74
 8008fe2:	e002      	b.n	8008fea <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	4a23      	ldr	r2, [pc, #140]	@ (8009074 <UART_Start_Receive_IT+0x240>)
 8008fe8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	691b      	ldr	r3, [r3, #16]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d019      	beq.n	8009026 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ffa:	e853 3f00 	ldrex	r3, [r3]
 8008ffe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009002:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009006:	677b      	str	r3, [r7, #116]	@ 0x74
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	461a      	mov	r2, r3
 800900e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009010:	637b      	str	r3, [r7, #52]	@ 0x34
 8009012:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009014:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009016:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009018:	e841 2300 	strex	r3, r2, [r1]
 800901c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800901e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009020:	2b00      	cmp	r3, #0
 8009022:	d1e6      	bne.n	8008ff2 <UART_Start_Receive_IT+0x1be>
 8009024:	e018      	b.n	8009058 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	e853 3f00 	ldrex	r3, [r3]
 8009032:	613b      	str	r3, [r7, #16]
   return(result);
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	f043 0320 	orr.w	r3, r3, #32
 800903a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	461a      	mov	r2, r3
 8009042:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009044:	623b      	str	r3, [r7, #32]
 8009046:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009048:	69f9      	ldr	r1, [r7, #28]
 800904a:	6a3a      	ldr	r2, [r7, #32]
 800904c:	e841 2300 	strex	r3, r2, [r1]
 8009050:	61bb      	str	r3, [r7, #24]
   return(result);
 8009052:	69bb      	ldr	r3, [r7, #24]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d1e6      	bne.n	8009026 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	378c      	adds	r7, #140	@ 0x8c
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	08009a2d 	.word	0x08009a2d
 800906c:	080096c9 	.word	0x080096c9
 8009070:	08009511 	.word	0x08009511
 8009074:	08009359 	.word	0x08009359

08009078 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009078:	b480      	push	{r7}
 800907a:	b08f      	sub	sp, #60	@ 0x3c
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009086:	6a3b      	ldr	r3, [r7, #32]
 8009088:	e853 3f00 	ldrex	r3, [r3]
 800908c:	61fb      	str	r3, [r7, #28]
   return(result);
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009094:	637b      	str	r3, [r7, #52]	@ 0x34
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	461a      	mov	r2, r3
 800909c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800909e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090a0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090a6:	e841 2300 	strex	r3, r2, [r1]
 80090aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d1e6      	bne.n	8009080 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	3308      	adds	r3, #8
 80090b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	e853 3f00 	ldrex	r3, [r3]
 80090c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80090c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	3308      	adds	r3, #8
 80090d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090d2:	61ba      	str	r2, [r7, #24]
 80090d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d6:	6979      	ldr	r1, [r7, #20]
 80090d8:	69ba      	ldr	r2, [r7, #24]
 80090da:	e841 2300 	strex	r3, r2, [r1]
 80090de:	613b      	str	r3, [r7, #16]
   return(result);
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d1e5      	bne.n	80090b2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2220      	movs	r2, #32
 80090ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80090ee:	bf00      	nop
 80090f0:	373c      	adds	r7, #60	@ 0x3c
 80090f2:	46bd      	mov	sp, r7
 80090f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f8:	4770      	bx	lr

080090fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090fa:	b480      	push	{r7}
 80090fc:	b095      	sub	sp, #84	@ 0x54
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800910a:	e853 3f00 	ldrex	r3, [r3]
 800910e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009112:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	461a      	mov	r2, r3
 800911e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009120:	643b      	str	r3, [r7, #64]	@ 0x40
 8009122:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009124:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009126:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009128:	e841 2300 	strex	r3, r2, [r1]
 800912c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800912e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009130:	2b00      	cmp	r3, #0
 8009132:	d1e6      	bne.n	8009102 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	3308      	adds	r3, #8
 800913a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913c:	6a3b      	ldr	r3, [r7, #32]
 800913e:	e853 3f00 	ldrex	r3, [r3]
 8009142:	61fb      	str	r3, [r7, #28]
   return(result);
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800914a:	f023 0301 	bic.w	r3, r3, #1
 800914e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	3308      	adds	r3, #8
 8009156:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009158:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800915a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800915e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009160:	e841 2300 	strex	r3, r2, [r1]
 8009164:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1e3      	bne.n	8009134 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009170:	2b01      	cmp	r3, #1
 8009172:	d118      	bne.n	80091a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	e853 3f00 	ldrex	r3, [r3]
 8009180:	60bb      	str	r3, [r7, #8]
   return(result);
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	f023 0310 	bic.w	r3, r3, #16
 8009188:	647b      	str	r3, [r7, #68]	@ 0x44
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	461a      	mov	r2, r3
 8009190:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009192:	61bb      	str	r3, [r7, #24]
 8009194:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009196:	6979      	ldr	r1, [r7, #20]
 8009198:	69ba      	ldr	r2, [r7, #24]
 800919a:	e841 2300 	strex	r3, r2, [r1]
 800919e:	613b      	str	r3, [r7, #16]
   return(result);
 80091a0:	693b      	ldr	r3, [r7, #16]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1e6      	bne.n	8009174 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2220      	movs	r2, #32
 80091aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2200      	movs	r2, #0
 80091b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80091ba:	bf00      	nop
 80091bc:	3754      	adds	r7, #84	@ 0x54
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr

080091c6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80091c6:	b580      	push	{r7, lr}
 80091c8:	b090      	sub	sp, #64	@ 0x40
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091d2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f003 0320 	and.w	r3, r3, #32
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d133      	bne.n	800924a <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80091e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	3308      	adds	r3, #8
 80091e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ec:	e853 3f00 	ldrex	r3, [r3]
 80091f0:	623b      	str	r3, [r7, #32]
   return(result);
 80091f2:	6a3b      	ldr	r3, [r7, #32]
 80091f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80091fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	3308      	adds	r3, #8
 8009200:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009202:	633a      	str	r2, [r7, #48]	@ 0x30
 8009204:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009206:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009208:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800920a:	e841 2300 	strex	r3, r2, [r1]
 800920e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009212:	2b00      	cmp	r3, #0
 8009214:	d1e5      	bne.n	80091e2 <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	e853 3f00 	ldrex	r3, [r3]
 8009222:	60fb      	str	r3, [r7, #12]
   return(result);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800922a:	637b      	str	r3, [r7, #52]	@ 0x34
 800922c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	461a      	mov	r2, r3
 8009232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009234:	61fb      	str	r3, [r7, #28]
 8009236:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009238:	69b9      	ldr	r1, [r7, #24]
 800923a:	69fa      	ldr	r2, [r7, #28]
 800923c:	e841 2300 	strex	r3, r2, [r1]
 8009240:	617b      	str	r3, [r7, #20]
   return(result);
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d1e6      	bne.n	8009216 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009248:	e002      	b.n	8009250 <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 800924a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800924c:	f7f9 fb5a 	bl	8002904 <HAL_UART_TxCpltCallback>
}
 8009250:	bf00      	nop
 8009252:	3740      	adds	r7, #64	@ 0x40
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}

08009258 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b084      	sub	sp, #16
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009264:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009266:	68f8      	ldr	r0, [r7, #12]
 8009268:	f7ff f9e2 	bl	8008630 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800926c:	bf00      	nop
 800926e:	3710      	adds	r7, #16
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b086      	sub	sp, #24
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009280:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009288:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009290:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800929c:	2b80      	cmp	r3, #128	@ 0x80
 800929e:	d105      	bne.n	80092ac <UART_DMAError+0x38>
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	2b21      	cmp	r3, #33	@ 0x21
 80092a4:	d102      	bne.n	80092ac <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 80092a6:	6978      	ldr	r0, [r7, #20]
 80092a8:	f7ff fee6 	bl	8009078 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092b6:	2b40      	cmp	r3, #64	@ 0x40
 80092b8:	d105      	bne.n	80092c6 <UART_DMAError+0x52>
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2b22      	cmp	r3, #34	@ 0x22
 80092be:	d102      	bne.n	80092c6 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 80092c0:	6978      	ldr	r0, [r7, #20]
 80092c2:	f7ff ff1a 	bl	80090fa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092cc:	f043 0210 	orr.w	r2, r3, #16
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80092d6:	6978      	ldr	r0, [r7, #20]
 80092d8:	f7ff f9b4 	bl	8008644 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092dc:	bf00      	nop
 80092de:	3718      	adds	r7, #24
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f7ff f9a6 	bl	8008644 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092f8:	bf00      	nop
 80092fa:	3710      	adds	r7, #16
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}

08009300 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b088      	sub	sp, #32
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	e853 3f00 	ldrex	r3, [r3]
 8009314:	60bb      	str	r3, [r7, #8]
   return(result);
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800931c:	61fb      	str	r3, [r7, #28]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	461a      	mov	r2, r3
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	61bb      	str	r3, [r7, #24]
 8009328:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932a:	6979      	ldr	r1, [r7, #20]
 800932c:	69ba      	ldr	r2, [r7, #24]
 800932e:	e841 2300 	strex	r3, r2, [r1]
 8009332:	613b      	str	r3, [r7, #16]
   return(result);
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1e6      	bne.n	8009308 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2220      	movs	r2, #32
 800933e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f7f9 fadb 	bl	8002904 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800934e:	bf00      	nop
 8009350:	3720      	adds	r7, #32
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
	...

08009358 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b09c      	sub	sp, #112	@ 0x70
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009366:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009370:	2b22      	cmp	r3, #34	@ 0x22
 8009372:	f040 80be 	bne.w	80094f2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800937c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009380:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009384:	b2d9      	uxtb	r1, r3
 8009386:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800938a:	b2da      	uxtb	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009390:	400a      	ands	r2, r1
 8009392:	b2d2      	uxtb	r2, r2
 8009394:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800939a:	1c5a      	adds	r2, r3, #1
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	3b01      	subs	r3, #1
 80093aa:	b29a      	uxth	r2, r3
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	f040 80a1 	bne.w	8009502 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093c8:	e853 3f00 	ldrex	r3, [r3]
 80093cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80093ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	461a      	mov	r2, r3
 80093dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80093e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80093e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093e6:	e841 2300 	strex	r3, r2, [r1]
 80093ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80093ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1e6      	bne.n	80093c0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	3308      	adds	r3, #8
 80093f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093fc:	e853 3f00 	ldrex	r3, [r3]
 8009400:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009404:	f023 0301 	bic.w	r3, r3, #1
 8009408:	667b      	str	r3, [r7, #100]	@ 0x64
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	3308      	adds	r3, #8
 8009410:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009412:	647a      	str	r2, [r7, #68]	@ 0x44
 8009414:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009416:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009418:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800941a:	e841 2300 	strex	r3, r2, [r1]
 800941e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009422:	2b00      	cmp	r3, #0
 8009424:	d1e5      	bne.n	80093f2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2220      	movs	r2, #32
 800942a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a33      	ldr	r2, [pc, #204]	@ (800950c <UART_RxISR_8BIT+0x1b4>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d01f      	beq.n	8009484 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800944e:	2b00      	cmp	r3, #0
 8009450:	d018      	beq.n	8009484 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800945a:	e853 3f00 	ldrex	r3, [r3]
 800945e:	623b      	str	r3, [r7, #32]
   return(result);
 8009460:	6a3b      	ldr	r3, [r7, #32]
 8009462:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009466:	663b      	str	r3, [r7, #96]	@ 0x60
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	461a      	mov	r2, r3
 800946e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009470:	633b      	str	r3, [r7, #48]	@ 0x30
 8009472:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009474:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009476:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009478:	e841 2300 	strex	r3, r2, [r1]
 800947c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800947e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009480:	2b00      	cmp	r3, #0
 8009482:	d1e6      	bne.n	8009452 <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009488:	2b01      	cmp	r3, #1
 800948a:	d12e      	bne.n	80094ea <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2200      	movs	r2, #0
 8009490:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	e853 3f00 	ldrex	r3, [r3]
 800949e:	60fb      	str	r3, [r7, #12]
   return(result);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	f023 0310 	bic.w	r3, r3, #16
 80094a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	461a      	mov	r2, r3
 80094ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094b0:	61fb      	str	r3, [r7, #28]
 80094b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b4:	69b9      	ldr	r1, [r7, #24]
 80094b6:	69fa      	ldr	r2, [r7, #28]
 80094b8:	e841 2300 	strex	r3, r2, [r1]
 80094bc:	617b      	str	r3, [r7, #20]
   return(result);
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d1e6      	bne.n	8009492 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	69db      	ldr	r3, [r3, #28]
 80094ca:	f003 0310 	and.w	r3, r3, #16
 80094ce:	2b10      	cmp	r3, #16
 80094d0:	d103      	bne.n	80094da <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	2210      	movs	r2, #16
 80094d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80094e0:	4619      	mov	r1, r3
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f7ff f8b8 	bl	8008658 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80094e8:	e00b      	b.n	8009502 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f7f9 f9dc 	bl	80028a8 <HAL_UART_RxCpltCallback>
}
 80094f0:	e007      	b.n	8009502 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	699a      	ldr	r2, [r3, #24]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f042 0208 	orr.w	r2, r2, #8
 8009500:	619a      	str	r2, [r3, #24]
}
 8009502:	bf00      	nop
 8009504:	3770      	adds	r7, #112	@ 0x70
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	40008000 	.word	0x40008000

08009510 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b09c      	sub	sp, #112	@ 0x70
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800951e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009528:	2b22      	cmp	r3, #34	@ 0x22
 800952a:	f040 80be 	bne.w	80096aa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009534:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800953c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800953e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009542:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009546:	4013      	ands	r3, r2
 8009548:	b29a      	uxth	r2, r3
 800954a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800954c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009552:	1c9a      	adds	r2, r3, #2
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800955e:	b29b      	uxth	r3, r3
 8009560:	3b01      	subs	r3, #1
 8009562:	b29a      	uxth	r2, r3
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009570:	b29b      	uxth	r3, r3
 8009572:	2b00      	cmp	r3, #0
 8009574:	f040 80a1 	bne.w	80096ba <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009580:	e853 3f00 	ldrex	r3, [r3]
 8009584:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009586:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009588:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800958c:	667b      	str	r3, [r7, #100]	@ 0x64
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	461a      	mov	r2, r3
 8009594:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009596:	657b      	str	r3, [r7, #84]	@ 0x54
 8009598:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800959c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800959e:	e841 2300 	strex	r3, r2, [r1]
 80095a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80095a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d1e6      	bne.n	8009578 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	3308      	adds	r3, #8
 80095b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b4:	e853 3f00 	ldrex	r3, [r3]
 80095b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095bc:	f023 0301 	bic.w	r3, r3, #1
 80095c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3308      	adds	r3, #8
 80095c8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80095ca:	643a      	str	r2, [r7, #64]	@ 0x40
 80095cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095d2:	e841 2300 	strex	r3, r2, [r1]
 80095d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d1e5      	bne.n	80095aa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2220      	movs	r2, #32
 80095e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a33      	ldr	r2, [pc, #204]	@ (80096c4 <UART_RxISR_16BIT+0x1b4>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d01f      	beq.n	800963c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009606:	2b00      	cmp	r3, #0
 8009608:	d018      	beq.n	800963c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	e853 3f00 	ldrex	r3, [r3]
 8009616:	61fb      	str	r3, [r7, #28]
   return(result);
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800961e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	461a      	mov	r2, r3
 8009626:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009628:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800962a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800962c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800962e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009630:	e841 2300 	strex	r3, r2, [r1]
 8009634:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009638:	2b00      	cmp	r3, #0
 800963a:	d1e6      	bne.n	800960a <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009640:	2b01      	cmp	r3, #1
 8009642:	d12e      	bne.n	80096a2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2200      	movs	r2, #0
 8009648:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	e853 3f00 	ldrex	r3, [r3]
 8009656:	60bb      	str	r3, [r7, #8]
   return(result);
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	f023 0310 	bic.w	r3, r3, #16
 800965e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	461a      	mov	r2, r3
 8009666:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009668:	61bb      	str	r3, [r7, #24]
 800966a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966c:	6979      	ldr	r1, [r7, #20]
 800966e:	69ba      	ldr	r2, [r7, #24]
 8009670:	e841 2300 	strex	r3, r2, [r1]
 8009674:	613b      	str	r3, [r7, #16]
   return(result);
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d1e6      	bne.n	800964a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	f003 0310 	and.w	r3, r3, #16
 8009686:	2b10      	cmp	r3, #16
 8009688:	d103      	bne.n	8009692 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2210      	movs	r2, #16
 8009690:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009698:	4619      	mov	r1, r3
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f7fe ffdc 	bl	8008658 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096a0:	e00b      	b.n	80096ba <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f7f9 f900 	bl	80028a8 <HAL_UART_RxCpltCallback>
}
 80096a8:	e007      	b.n	80096ba <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	699a      	ldr	r2, [r3, #24]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f042 0208 	orr.w	r2, r2, #8
 80096b8:	619a      	str	r2, [r3, #24]
}
 80096ba:	bf00      	nop
 80096bc:	3770      	adds	r7, #112	@ 0x70
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	40008000 	.word	0x40008000

080096c8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b0ac      	sub	sp, #176	@ 0xb0
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80096d6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	69db      	ldr	r3, [r3, #28]
 80096e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096fe:	2b22      	cmp	r3, #34	@ 0x22
 8009700:	f040 8183 	bne.w	8009a0a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800970a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800970e:	e126      	b.n	800995e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009716:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800971a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800971e:	b2d9      	uxtb	r1, r3
 8009720:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009724:	b2da      	uxtb	r2, r3
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800972a:	400a      	ands	r2, r1
 800972c:	b2d2      	uxtb	r2, r2
 800972e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009734:	1c5a      	adds	r2, r3, #1
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009740:	b29b      	uxth	r3, r3
 8009742:	3b01      	subs	r3, #1
 8009744:	b29a      	uxth	r2, r3
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	69db      	ldr	r3, [r3, #28]
 8009752:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009756:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800975a:	f003 0307 	and.w	r3, r3, #7
 800975e:	2b00      	cmp	r3, #0
 8009760:	d053      	beq.n	800980a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009762:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009766:	f003 0301 	and.w	r3, r3, #1
 800976a:	2b00      	cmp	r3, #0
 800976c:	d011      	beq.n	8009792 <UART_RxISR_8BIT_FIFOEN+0xca>
 800976e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009776:	2b00      	cmp	r3, #0
 8009778:	d00b      	beq.n	8009792 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2201      	movs	r2, #1
 8009780:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009788:	f043 0201 	orr.w	r2, r3, #1
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009796:	f003 0302 	and.w	r3, r3, #2
 800979a:	2b00      	cmp	r3, #0
 800979c:	d011      	beq.n	80097c2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800979e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80097a2:	f003 0301 	and.w	r3, r3, #1
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00b      	beq.n	80097c2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	2202      	movs	r2, #2
 80097b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097b8:	f043 0204 	orr.w	r2, r3, #4
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80097c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097c6:	f003 0304 	and.w	r3, r3, #4
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d011      	beq.n	80097f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80097ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80097d2:	f003 0301 	and.w	r3, r3, #1
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d00b      	beq.n	80097f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2204      	movs	r2, #4
 80097e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097e8:	f043 0202 	orr.w	r2, r3, #2
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d006      	beq.n	800980a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f7fe ff21 	bl	8008644 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2200      	movs	r2, #0
 8009806:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009810:	b29b      	uxth	r3, r3
 8009812:	2b00      	cmp	r3, #0
 8009814:	f040 80a3 	bne.w	800995e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800981e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009820:	e853 3f00 	ldrex	r3, [r3]
 8009824:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009826:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009828:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800982c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	461a      	mov	r2, r3
 8009836:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800983a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800983c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009840:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009842:	e841 2300 	strex	r3, r2, [r1]
 8009846:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009848:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1e4      	bne.n	8009818 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	3308      	adds	r3, #8
 8009854:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009858:	e853 3f00 	ldrex	r3, [r3]
 800985c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800985e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009860:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009864:	f023 0301 	bic.w	r3, r3, #1
 8009868:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	3308      	adds	r3, #8
 8009872:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009876:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009878:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800987a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800987c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800987e:	e841 2300 	strex	r3, r2, [r1]
 8009882:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009884:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009886:	2b00      	cmp	r3, #0
 8009888:	d1e1      	bne.n	800984e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2220      	movs	r2, #32
 800988e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a60      	ldr	r2, [pc, #384]	@ (8009a24 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d021      	beq.n	80098ec <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d01a      	beq.n	80098ec <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098be:	e853 3f00 	ldrex	r3, [r3]
 80098c2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80098c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80098c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80098ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	461a      	mov	r2, r3
 80098d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80098da:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098dc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80098de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80098e0:	e841 2300 	strex	r3, r2, [r1]
 80098e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80098e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d1e4      	bne.n	80098b6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d130      	bne.n	8009956 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2200      	movs	r2, #0
 80098f8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009902:	e853 3f00 	ldrex	r3, [r3]
 8009906:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800990a:	f023 0310 	bic.w	r3, r3, #16
 800990e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	461a      	mov	r2, r3
 8009918:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800991c:	643b      	str	r3, [r7, #64]	@ 0x40
 800991e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009920:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009922:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009924:	e841 2300 	strex	r3, r2, [r1]
 8009928:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800992a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992c:	2b00      	cmp	r3, #0
 800992e:	d1e4      	bne.n	80098fa <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	69db      	ldr	r3, [r3, #28]
 8009936:	f003 0310 	and.w	r3, r3, #16
 800993a:	2b10      	cmp	r3, #16
 800993c:	d103      	bne.n	8009946 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2210      	movs	r2, #16
 8009944:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800994c:	4619      	mov	r1, r3
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f7fe fe82 	bl	8008658 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009954:	e00e      	b.n	8009974 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f7f8 ffa6 	bl	80028a8 <HAL_UART_RxCpltCallback>
        break;
 800995c:	e00a      	b.n	8009974 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800995e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009962:	2b00      	cmp	r3, #0
 8009964:	d006      	beq.n	8009974 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8009966:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800996a:	f003 0320 	and.w	r3, r3, #32
 800996e:	2b00      	cmp	r3, #0
 8009970:	f47f aece 	bne.w	8009710 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800997a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800997e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009982:	2b00      	cmp	r3, #0
 8009984:	d049      	beq.n	8009a1a <UART_RxISR_8BIT_FIFOEN+0x352>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800998c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009990:	429a      	cmp	r2, r3
 8009992:	d242      	bcs.n	8009a1a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	3308      	adds	r3, #8
 800999a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800999c:	6a3b      	ldr	r3, [r7, #32]
 800999e:	e853 3f00 	ldrex	r3, [r3]
 80099a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80099a4:	69fb      	ldr	r3, [r7, #28]
 80099a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80099aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	3308      	adds	r3, #8
 80099b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80099b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80099ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099c0:	e841 2300 	strex	r3, r2, [r1]
 80099c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1e3      	bne.n	8009994 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a16      	ldr	r2, [pc, #88]	@ (8009a28 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80099d0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	e853 3f00 	ldrex	r3, [r3]
 80099de:	60bb      	str	r3, [r7, #8]
   return(result);
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	f043 0320 	orr.w	r3, r3, #32
 80099e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	461a      	mov	r2, r3
 80099f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099f4:	61bb      	str	r3, [r7, #24]
 80099f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f8:	6979      	ldr	r1, [r7, #20]
 80099fa:	69ba      	ldr	r2, [r7, #24]
 80099fc:	e841 2300 	strex	r3, r2, [r1]
 8009a00:	613b      	str	r3, [r7, #16]
   return(result);
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d1e4      	bne.n	80099d2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009a08:	e007      	b.n	8009a1a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	699a      	ldr	r2, [r3, #24]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f042 0208 	orr.w	r2, r2, #8
 8009a18:	619a      	str	r2, [r3, #24]
}
 8009a1a:	bf00      	nop
 8009a1c:	37b0      	adds	r7, #176	@ 0xb0
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}
 8009a22:	bf00      	nop
 8009a24:	40008000 	.word	0x40008000
 8009a28:	08009359 	.word	0x08009359

08009a2c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b0ae      	sub	sp, #184	@ 0xb8
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009a3a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	69db      	ldr	r3, [r3, #28]
 8009a44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	689b      	ldr	r3, [r3, #8]
 8009a58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a62:	2b22      	cmp	r3, #34	@ 0x22
 8009a64:	f040 8187 	bne.w	8009d76 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a6e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a72:	e12a      	b.n	8009cca <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a7a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009a86:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009a8a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009a8e:	4013      	ands	r3, r2
 8009a90:	b29a      	uxth	r2, r3
 8009a92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a9c:	1c9a      	adds	r2, r3, #2
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009aa8:	b29b      	uxth	r3, r3
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	b29a      	uxth	r2, r3
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	69db      	ldr	r3, [r3, #28]
 8009aba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009abe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ac2:	f003 0307 	and.w	r3, r3, #7
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d053      	beq.n	8009b72 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009aca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ace:	f003 0301 	and.w	r3, r3, #1
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d011      	beq.n	8009afa <UART_RxISR_16BIT_FIFOEN+0xce>
 8009ad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d00b      	beq.n	8009afa <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009af0:	f043 0201 	orr.w	r2, r3, #1
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009afa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009afe:	f003 0302 	and.w	r3, r3, #2
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d011      	beq.n	8009b2a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009b06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b0a:	f003 0301 	and.w	r3, r3, #1
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00b      	beq.n	8009b2a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2202      	movs	r2, #2
 8009b18:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b20:	f043 0204 	orr.w	r2, r3, #4
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009b2e:	f003 0304 	and.w	r3, r3, #4
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d011      	beq.n	8009b5a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009b36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b3a:	f003 0301 	and.w	r3, r3, #1
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00b      	beq.n	8009b5a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2204      	movs	r2, #4
 8009b48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b50:	f043 0202 	orr.w	r2, r3, #2
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d006      	beq.n	8009b72 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f7fe fd6d 	bl	8008644 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b78:	b29b      	uxth	r3, r3
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	f040 80a5 	bne.w	8009cca <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009b88:	e853 3f00 	ldrex	r3, [r3]
 8009b8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009b8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009b90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	461a      	mov	r2, r3
 8009b9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ba2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009ba6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009baa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009bae:	e841 2300 	strex	r3, r2, [r1]
 8009bb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009bb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d1e2      	bne.n	8009b80 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	3308      	adds	r3, #8
 8009bc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009bc4:	e853 3f00 	ldrex	r3, [r3]
 8009bc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009bca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009bcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bd0:	f023 0301 	bic.w	r3, r3, #1
 8009bd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	3308      	adds	r3, #8
 8009bde:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009be2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009be4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009be8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009bea:	e841 2300 	strex	r3, r2, [r1]
 8009bee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009bf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d1e1      	bne.n	8009bba <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2220      	movs	r2, #32
 8009bfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2200      	movs	r2, #0
 8009c02:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2200      	movs	r2, #0
 8009c08:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a60      	ldr	r2, [pc, #384]	@ (8009d90 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d021      	beq.n	8009c58 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d01a      	beq.n	8009c58 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c2a:	e853 3f00 	ldrex	r3, [r3]
 8009c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009c30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	461a      	mov	r2, r3
 8009c40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009c44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009c46:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c48:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009c4a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009c4c:	e841 2300 	strex	r3, r2, [r1]
 8009c50:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009c52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d1e4      	bne.n	8009c22 <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d130      	bne.n	8009cc2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c6e:	e853 3f00 	ldrex	r3, [r3]
 8009c72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c76:	f023 0310 	bic.w	r3, r3, #16
 8009c7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	461a      	mov	r2, r3
 8009c84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009c88:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c8a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c90:	e841 2300 	strex	r3, r2, [r1]
 8009c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1e4      	bne.n	8009c66 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	69db      	ldr	r3, [r3, #28]
 8009ca2:	f003 0310 	and.w	r3, r3, #16
 8009ca6:	2b10      	cmp	r3, #16
 8009ca8:	d103      	bne.n	8009cb2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	2210      	movs	r2, #16
 8009cb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009cb8:	4619      	mov	r1, r3
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f7fe fccc 	bl	8008658 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009cc0:	e00e      	b.n	8009ce0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f7f8 fdf0 	bl	80028a8 <HAL_UART_RxCpltCallback>
        break;
 8009cc8:	e00a      	b.n	8009ce0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009cca:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d006      	beq.n	8009ce0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8009cd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009cd6:	f003 0320 	and.w	r3, r3, #32
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	f47f aeca 	bne.w	8009a74 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ce6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009cea:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d049      	beq.n	8009d86 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009cf8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d242      	bcs.n	8009d86 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	3308      	adds	r3, #8
 8009d06:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0a:	e853 3f00 	ldrex	r3, [r3]
 8009d0e:	623b      	str	r3, [r7, #32]
   return(result);
 8009d10:	6a3b      	ldr	r3, [r7, #32]
 8009d12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	3308      	adds	r3, #8
 8009d20:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009d24:	633a      	str	r2, [r7, #48]	@ 0x30
 8009d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d2c:	e841 2300 	strex	r3, r2, [r1]
 8009d30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d1e3      	bne.n	8009d00 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	4a16      	ldr	r2, [pc, #88]	@ (8009d94 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009d3c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	e853 3f00 	ldrex	r3, [r3]
 8009d4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f043 0320 	orr.w	r3, r3, #32
 8009d52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d60:	61fb      	str	r3, [r7, #28]
 8009d62:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d64:	69b9      	ldr	r1, [r7, #24]
 8009d66:	69fa      	ldr	r2, [r7, #28]
 8009d68:	e841 2300 	strex	r3, r2, [r1]
 8009d6c:	617b      	str	r3, [r7, #20]
   return(result);
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1e4      	bne.n	8009d3e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009d74:	e007      	b.n	8009d86 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	699a      	ldr	r2, [r3, #24]
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f042 0208 	orr.w	r2, r2, #8
 8009d84:	619a      	str	r2, [r3, #24]
}
 8009d86:	bf00      	nop
 8009d88:	37b8      	adds	r7, #184	@ 0xb8
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	40008000 	.word	0x40008000
 8009d94:	08009511 	.word	0x08009511

08009d98 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b083      	sub	sp, #12
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b083      	sub	sp, #12
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009db4:	bf00      	nop
 8009db6:	370c      	adds	r7, #12
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009dc8:	bf00      	nop
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	b085      	sub	sp, #20
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d101      	bne.n	8009dea <HAL_UARTEx_DisableFifoMode+0x16>
 8009de6:	2302      	movs	r3, #2
 8009de8:	e027      	b.n	8009e3a <HAL_UARTEx_DisableFifoMode+0x66>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2201      	movs	r2, #1
 8009dee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2224      	movs	r2, #36	@ 0x24
 8009df6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f022 0201 	bic.w	r2, r2, #1
 8009e10:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009e18:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	68fa      	ldr	r2, [r7, #12]
 8009e26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2220      	movs	r2, #32
 8009e2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3714      	adds	r7, #20
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr

08009e46 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b084      	sub	sp, #16
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]
 8009e4e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d101      	bne.n	8009e5e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009e5a:	2302      	movs	r3, #2
 8009e5c:	e02d      	b.n	8009eba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2201      	movs	r2, #1
 8009e62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2224      	movs	r2, #36	@ 0x24
 8009e6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f022 0201 	bic.w	r2, r2, #1
 8009e84:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	683a      	ldr	r2, [r7, #0]
 8009e96:	430a      	orrs	r2, r1
 8009e98:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f000 f850 	bl	8009f40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	68fa      	ldr	r2, [r7, #12]
 8009ea6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2220      	movs	r2, #32
 8009eac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009eb8:	2300      	movs	r3, #0
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3710      	adds	r7, #16
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}

08009ec2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ec2:	b580      	push	{r7, lr}
 8009ec4:	b084      	sub	sp, #16
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
 8009eca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d101      	bne.n	8009eda <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009ed6:	2302      	movs	r3, #2
 8009ed8:	e02d      	b.n	8009f36 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2201      	movs	r2, #1
 8009ede:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2224      	movs	r2, #36	@ 0x24
 8009ee6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	681a      	ldr	r2, [r3, #0]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f022 0201 	bic.w	r2, r2, #1
 8009f00:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	683a      	ldr	r2, [r7, #0]
 8009f12:	430a      	orrs	r2, r1
 8009f14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 f812 	bl	8009f40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	68fa      	ldr	r2, [r7, #12]
 8009f22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2220      	movs	r2, #32
 8009f28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3710      	adds	r7, #16
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}
	...

08009f40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b085      	sub	sp, #20
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d108      	bne.n	8009f62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009f60:	e031      	b.n	8009fc6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009f62:	2308      	movs	r3, #8
 8009f64:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009f66:	2308      	movs	r3, #8
 8009f68:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	689b      	ldr	r3, [r3, #8]
 8009f70:	0e5b      	lsrs	r3, r3, #25
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	f003 0307 	and.w	r3, r3, #7
 8009f78:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	0f5b      	lsrs	r3, r3, #29
 8009f82:	b2db      	uxtb	r3, r3
 8009f84:	f003 0307 	and.w	r3, r3, #7
 8009f88:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009f8a:	7bbb      	ldrb	r3, [r7, #14]
 8009f8c:	7b3a      	ldrb	r2, [r7, #12]
 8009f8e:	4911      	ldr	r1, [pc, #68]	@ (8009fd4 <UARTEx_SetNbDataToProcess+0x94>)
 8009f90:	5c8a      	ldrb	r2, [r1, r2]
 8009f92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009f96:	7b3a      	ldrb	r2, [r7, #12]
 8009f98:	490f      	ldr	r1, [pc, #60]	@ (8009fd8 <UARTEx_SetNbDataToProcess+0x98>)
 8009f9a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009f9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fa0:	b29a      	uxth	r2, r3
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fa8:	7bfb      	ldrb	r3, [r7, #15]
 8009faa:	7b7a      	ldrb	r2, [r7, #13]
 8009fac:	4909      	ldr	r1, [pc, #36]	@ (8009fd4 <UARTEx_SetNbDataToProcess+0x94>)
 8009fae:	5c8a      	ldrb	r2, [r1, r2]
 8009fb0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009fb4:	7b7a      	ldrb	r2, [r7, #13]
 8009fb6:	4908      	ldr	r1, [pc, #32]	@ (8009fd8 <UARTEx_SetNbDataToProcess+0x98>)
 8009fb8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fba:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fbe:	b29a      	uxth	r2, r3
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009fc6:	bf00      	nop
 8009fc8:	3714      	adds	r7, #20
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr
 8009fd2:	bf00      	nop
 8009fd4:	0801187c 	.word	0x0801187c
 8009fd8:	08011884 	.word	0x08011884

08009fdc <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b088      	sub	sp, #32
 8009fe0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009fe6:	f107 0308 	add.w	r3, r7, #8
 8009fea:	2218      	movs	r2, #24
 8009fec:	2100      	movs	r1, #0
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f001 fcf0 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009ff4:	233f      	movs	r3, #63	@ 0x3f
 8009ff6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8009ff8:	2381      	movs	r3, #129	@ 0x81
 8009ffa:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009ffc:	1dfb      	adds	r3, r7, #7
 8009ffe:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a000:	2301      	movs	r3, #1
 800a002:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a004:	f107 0308 	add.w	r3, r7, #8
 800a008:	2100      	movs	r1, #0
 800a00a:	4618      	mov	r0, r3
 800a00c:	f001 fba0 	bl	800b750 <hci_send_req>
 800a010:	4603      	mov	r3, r0
 800a012:	2b00      	cmp	r3, #0
 800a014:	da01      	bge.n	800a01a <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800a016:	23ff      	movs	r3, #255	@ 0xff
 800a018:	e000      	b.n	800a01c <aci_gap_set_non_discoverable+0x40>
  return status;
 800a01a:	79fb      	ldrb	r3, [r7, #7]
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3720      	adds	r7, #32
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800a024:	b5b0      	push	{r4, r5, r7, lr}
 800a026:	b0ce      	sub	sp, #312	@ 0x138
 800a028:	af00      	add	r7, sp, #0
 800a02a:	4605      	mov	r5, r0
 800a02c:	460c      	mov	r4, r1
 800a02e:	4610      	mov	r0, r2
 800a030:	4619      	mov	r1, r3
 800a032:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a036:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800a03a:	462a      	mov	r2, r5
 800a03c:	701a      	strb	r2, [r3, #0]
 800a03e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a042:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a046:	4622      	mov	r2, r4
 800a048:	801a      	strh	r2, [r3, #0]
 800a04a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a04e:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800a052:	4602      	mov	r2, r0
 800a054:	801a      	strh	r2, [r3, #0]
 800a056:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a05a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800a05e:	460a      	mov	r2, r1
 800a060:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800a062:	f107 0310 	add.w	r3, r7, #16
 800a066:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800a06a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800a06e:	3308      	adds	r3, #8
 800a070:	f107 0210 	add.w	r2, r7, #16
 800a074:	4413      	add	r3, r2
 800a076:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800a07a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800a07e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800a082:	4413      	add	r3, r2
 800a084:	3309      	adds	r3, #9
 800a086:	f107 0210 	add.w	r2, r7, #16
 800a08a:	4413      	add	r3, r2
 800a08c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a090:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a094:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a098:	2200      	movs	r2, #0
 800a09a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a09c:	2300      	movs	r3, #0
 800a09e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800a0a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0a6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a0aa:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800a0ae:	7812      	ldrb	r2, [r2, #0]
 800a0b0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a0b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800a0bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0c0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a0c4:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800a0c8:	8812      	ldrh	r2, [r2, #0]
 800a0ca:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800a0ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a0d2:	3302      	adds	r3, #2
 800a0d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800a0d8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0dc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a0e0:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800a0e4:	8812      	ldrh	r2, [r2, #0]
 800a0e6:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800a0ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a0ee:	3302      	adds	r3, #2
 800a0f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800a0f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0f8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a0fc:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800a100:	7812      	ldrb	r2, [r2, #0]
 800a102:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800a104:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a108:	3301      	adds	r3, #1
 800a10a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800a10e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a112:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800a116:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800a118:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a11c:	3301      	adds	r3, #1
 800a11e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800a122:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a126:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800a12a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800a12c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a130:	3301      	adds	r3, #1
 800a132:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800a136:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a13a:	3308      	adds	r3, #8
 800a13c:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800a140:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800a144:	4618      	mov	r0, r3
 800a146:	f001 fc35 	bl	800b9b4 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800a14a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800a14e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a152:	4413      	add	r3, r2
 800a154:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800a158:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a15c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800a160:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800a162:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a166:	3301      	adds	r3, #1
 800a168:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800a16c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a170:	3301      	adds	r3, #1
 800a172:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800a176:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800a17a:	4618      	mov	r0, r3
 800a17c:	f001 fc1a 	bl	800b9b4 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800a180:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800a184:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a188:	4413      	add	r3, r2
 800a18a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800a18e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a192:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800a196:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800a198:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a19c:	3302      	adds	r3, #2
 800a19e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800a1a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a1a6:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800a1aa:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800a1ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a1b0:	3302      	adds	r3, #2
 800a1b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a1b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a1ba:	2218      	movs	r2, #24
 800a1bc:	2100      	movs	r1, #0
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f001 fc08 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a1c4:	233f      	movs	r3, #63	@ 0x3f
 800a1c6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800a1ca:	2383      	movs	r3, #131	@ 0x83
 800a1cc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a1d0:	f107 0310 	add.w	r3, r7, #16
 800a1d4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a1d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a1dc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a1e0:	f107 030f 	add.w	r3, r7, #15
 800a1e4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a1ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a1f2:	2100      	movs	r1, #0
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f001 faab 	bl	800b750 <hci_send_req>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	da01      	bge.n	800a204 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800a200:	23ff      	movs	r3, #255	@ 0xff
 800a202:	e004      	b.n	800a20e <aci_gap_set_discoverable+0x1ea>
  return status;
 800a204:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a208:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a20c:	781b      	ldrb	r3, [r3, #0]
}
 800a20e:	4618      	mov	r0, r3
 800a210:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800a214:	46bd      	mov	sp, r7
 800a216:	bdb0      	pop	{r4, r5, r7, pc}

0800a218 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b0cc      	sub	sp, #304	@ 0x130
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	4602      	mov	r2, r0
 800a220:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a224:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a228:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800a22a:	f107 0310 	add.w	r3, r7, #16
 800a22e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a232:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a236:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a23a:	2200      	movs	r2, #0
 800a23c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a23e:	2300      	movs	r3, #0
 800a240:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800a244:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a248:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a24c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a250:	7812      	ldrb	r2, [r2, #0]
 800a252:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a254:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a258:	3301      	adds	r3, #1
 800a25a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a25e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a262:	2218      	movs	r2, #24
 800a264:	2100      	movs	r1, #0
 800a266:	4618      	mov	r0, r3
 800a268:	f001 fbb4 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a26c:	233f      	movs	r3, #63	@ 0x3f
 800a26e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800a272:	2385      	movs	r3, #133	@ 0x85
 800a274:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a278:	f107 0310 	add.w	r3, r7, #16
 800a27c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a280:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a284:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a288:	f107 030f 	add.w	r3, r7, #15
 800a28c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a290:	2301      	movs	r3, #1
 800a292:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a296:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a29a:	2100      	movs	r1, #0
 800a29c:	4618      	mov	r0, r3
 800a29e:	f001 fa57 	bl	800b750 <hci_send_req>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	da01      	bge.n	800a2ac <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800a2a8:	23ff      	movs	r3, #255	@ 0xff
 800a2aa:	e004      	b.n	800a2b6 <aci_gap_set_io_capability+0x9e>
  return status;
 800a2ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2b0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a2b4:	781b      	ldrb	r3, [r3, #0]
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800a2c0:	b5b0      	push	{r4, r5, r7, lr}
 800a2c2:	b0cc      	sub	sp, #304	@ 0x130
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	4605      	mov	r5, r0
 800a2c8:	460c      	mov	r4, r1
 800a2ca:	4610      	mov	r0, r2
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2d2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a2d6:	462a      	mov	r2, r5
 800a2d8:	701a      	strb	r2, [r3, #0]
 800a2da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2de:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a2e2:	4622      	mov	r2, r4
 800a2e4:	701a      	strb	r2, [r3, #0]
 800a2e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2ea:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800a2ee:	4602      	mov	r2, r0
 800a2f0:	701a      	strb	r2, [r3, #0]
 800a2f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a2fa:	460a      	mov	r2, r1
 800a2fc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800a2fe:	f107 0310 	add.w	r3, r7, #16
 800a302:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a306:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a30a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a30e:	2200      	movs	r2, #0
 800a310:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a312:	2300      	movs	r3, #0
 800a314:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800a318:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a31c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a320:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a324:	7812      	ldrb	r2, [r2, #0]
 800a326:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a328:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a32c:	3301      	adds	r3, #1
 800a32e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800a332:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a336:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a33a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a33e:	7812      	ldrb	r2, [r2, #0]
 800a340:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a342:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a346:	3301      	adds	r3, #1
 800a348:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800a34c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a350:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a354:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800a358:	7812      	ldrb	r2, [r2, #0]
 800a35a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a35c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a360:	3301      	adds	r3, #1
 800a362:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800a366:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a36a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a36e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800a372:	7812      	ldrb	r2, [r2, #0]
 800a374:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800a376:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a37a:	3301      	adds	r3, #1
 800a37c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800a380:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a384:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800a388:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800a38a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a38e:	3301      	adds	r3, #1
 800a390:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800a394:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a398:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800a39c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800a39e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800a3a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3ac:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800a3b0:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800a3b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800a3bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3c0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800a3c4:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800a3c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3cc:	3304      	adds	r3, #4
 800a3ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800a3d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3d6:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800a3da:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800a3dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3e0:	3301      	adds	r3, #1
 800a3e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a3e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a3ea:	2218      	movs	r2, #24
 800a3ec:	2100      	movs	r1, #0
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f001 faf0 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a3f4:	233f      	movs	r3, #63	@ 0x3f
 800a3f6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800a3fa:	2386      	movs	r3, #134	@ 0x86
 800a3fc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a400:	f107 0310 	add.w	r3, r7, #16
 800a404:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a408:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a40c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a410:	f107 030f 	add.w	r3, r7, #15
 800a414:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a418:	2301      	movs	r3, #1
 800a41a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a41e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a422:	2100      	movs	r1, #0
 800a424:	4618      	mov	r0, r3
 800a426:	f001 f993 	bl	800b750 <hci_send_req>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	da01      	bge.n	800a434 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800a430:	23ff      	movs	r3, #255	@ 0xff
 800a432:	e004      	b.n	800a43e <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800a434:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a438:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a43c:	781b      	ldrb	r3, [r3, #0]
}
 800a43e:	4618      	mov	r0, r3
 800a440:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a444:	46bd      	mov	sp, r7
 800a446:	bdb0      	pop	{r4, r5, r7, pc}

0800a448 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b0cc      	sub	sp, #304	@ 0x130
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	4602      	mov	r2, r0
 800a450:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a454:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a458:	6019      	str	r1, [r3, #0]
 800a45a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a45e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a462:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800a464:	f107 0310 	add.w	r3, r7, #16
 800a468:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a46c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a470:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a474:	2200      	movs	r2, #0
 800a476:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a478:	2300      	movs	r3, #0
 800a47a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a47e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a482:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a486:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a48a:	8812      	ldrh	r2, [r2, #0]
 800a48c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a48e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a492:	3302      	adds	r3, #2
 800a494:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800a498:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a49c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a4a0:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800a4a4:	6812      	ldr	r2, [r2, #0]
 800a4a6:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800a4aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4ae:	3304      	adds	r3, #4
 800a4b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a4b4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a4b8:	2218      	movs	r2, #24
 800a4ba:	2100      	movs	r1, #0
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f001 fa89 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a4c2:	233f      	movs	r3, #63	@ 0x3f
 800a4c4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800a4c8:	2388      	movs	r3, #136	@ 0x88
 800a4ca:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a4ce:	f107 0310 	add.w	r3, r7, #16
 800a4d2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a4d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a4de:	f107 030f 	add.w	r3, r7, #15
 800a4e2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a4ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a4f0:	2100      	movs	r1, #0
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f001 f92c 	bl	800b750 <hci_send_req>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	da01      	bge.n	800a502 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800a4fe:	23ff      	movs	r3, #255	@ 0xff
 800a500:	e004      	b.n	800a50c <aci_gap_pass_key_resp+0xc4>
  return status;
 800a502:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a506:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a50a:	781b      	ldrb	r3, [r3, #0]
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}

0800a516 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800a516:	b590      	push	{r4, r7, lr}
 800a518:	b0cd      	sub	sp, #308	@ 0x134
 800a51a:	af00      	add	r7, sp, #0
 800a51c:	4604      	mov	r4, r0
 800a51e:	4608      	mov	r0, r1
 800a520:	4611      	mov	r1, r2
 800a522:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a526:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800a52a:	6013      	str	r3, [r2, #0]
 800a52c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a530:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a534:	4622      	mov	r2, r4
 800a536:	701a      	strb	r2, [r3, #0]
 800a538:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a53c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a540:	4602      	mov	r2, r0
 800a542:	701a      	strb	r2, [r3, #0]
 800a544:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a548:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800a54c:	460a      	mov	r2, r1
 800a54e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800a550:	f107 0310 	add.w	r3, r7, #16
 800a554:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800a558:	f107 0308 	add.w	r3, r7, #8
 800a55c:	2207      	movs	r2, #7
 800a55e:	2100      	movs	r1, #0
 800a560:	4618      	mov	r0, r3
 800a562:	f001 fa37 	bl	800b9d4 <Osal_MemSet>
  int index_input = 0;
 800a566:	2300      	movs	r3, #0
 800a568:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800a56c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a570:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a574:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a578:	7812      	ldrb	r2, [r2, #0]
 800a57a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a57c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a580:	3301      	adds	r3, #1
 800a582:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800a586:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a58a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a58e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a592:	7812      	ldrb	r2, [r2, #0]
 800a594:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a596:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a59a:	3301      	adds	r3, #1
 800a59c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800a5a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a5a4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a5a8:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800a5ac:	7812      	ldrb	r2, [r2, #0]
 800a5ae:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a5b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a5ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a5be:	2218      	movs	r2, #24
 800a5c0:	2100      	movs	r1, #0
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f001 fa06 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a5c8:	233f      	movs	r3, #63	@ 0x3f
 800a5ca:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800a5ce:	238a      	movs	r3, #138	@ 0x8a
 800a5d0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a5d4:	f107 0310 	add.w	r3, r7, #16
 800a5d8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a5dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a5e0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800a5e4:	f107 0308 	add.w	r3, r7, #8
 800a5e8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800a5ec:	2307      	movs	r3, #7
 800a5ee:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a5f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f001 f8a9 	bl	800b750 <hci_send_req>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	da01      	bge.n	800a608 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800a604:	23ff      	movs	r3, #255	@ 0xff
 800a606:	e02e      	b.n	800a666 <aci_gap_init+0x150>
  if ( resp.Status )
 800a608:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a60c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d005      	beq.n	800a622 <aci_gap_init+0x10c>
    return resp.Status;
 800a616:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a61a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a61e:	781b      	ldrb	r3, [r3, #0]
 800a620:	e021      	b.n	800a666 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800a622:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a626:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a62a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a62e:	b29a      	uxth	r2, r3
 800a630:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a634:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800a63c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a640:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a644:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800a648:	b29a      	uxth	r2, r3
 800a64a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800a64e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800a650:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a654:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a658:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800a65c:	b29a      	uxth	r2, r3
 800a65e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a662:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a664:	2300      	movs	r3, #0
}
 800a666:	4618      	mov	r0, r3
 800a668:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd90      	pop	{r4, r7, pc}

0800a670 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b0cc      	sub	sp, #304	@ 0x130
 800a674:	af00      	add	r7, sp, #0
 800a676:	4602      	mov	r2, r0
 800a678:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a67c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a680:	6019      	str	r1, [r3, #0]
 800a682:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a686:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a68a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800a68c:	f107 0310 	add.w	r3, r7, #16
 800a690:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a694:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a698:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a69c:	2200      	movs	r2, #0
 800a69e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800a6a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a6aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a6ae:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a6b2:	7812      	ldrb	r2, [r2, #0]
 800a6b4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a6b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800a6c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a6c4:	1c58      	adds	r0, r3, #1
 800a6c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6ca:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a6ce:	781a      	ldrb	r2, [r3, #0]
 800a6d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6d4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a6d8:	6819      	ldr	r1, [r3, #0]
 800a6da:	f001 f96b 	bl	800b9b4 <Osal_MemCpy>
  index_input += AdvDataLen;
 800a6de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6e2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a6ec:	4413      	add	r3, r2
 800a6ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a6f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a6f6:	2218      	movs	r2, #24
 800a6f8:	2100      	movs	r1, #0
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f001 f96a 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a700:	233f      	movs	r3, #63	@ 0x3f
 800a702:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800a706:	238e      	movs	r3, #142	@ 0x8e
 800a708:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a70c:	f107 0310 	add.w	r3, r7, #16
 800a710:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a714:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a718:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a71c:	f107 030f 	add.w	r3, r7, #15
 800a720:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a724:	2301      	movs	r3, #1
 800a726:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a72a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a72e:	2100      	movs	r1, #0
 800a730:	4618      	mov	r0, r3
 800a732:	f001 f80d 	bl	800b750 <hci_send_req>
 800a736:	4603      	mov	r3, r0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	da01      	bge.n	800a740 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800a73c:	23ff      	movs	r3, #255	@ 0xff
 800a73e:	e004      	b.n	800a74a <aci_gap_update_adv_data+0xda>
  return status;
 800a740:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a744:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a748:	781b      	ldrb	r3, [r3, #0]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b088      	sub	sp, #32
 800a758:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800a75a:	2300      	movs	r3, #0
 800a75c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a75e:	f107 0308 	add.w	r3, r7, #8
 800a762:	2218      	movs	r2, #24
 800a764:	2100      	movs	r1, #0
 800a766:	4618      	mov	r0, r3
 800a768:	f001 f934 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a76c:	233f      	movs	r3, #63	@ 0x3f
 800a76e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800a770:	2392      	movs	r3, #146	@ 0x92
 800a772:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a774:	1dfb      	adds	r3, r7, #7
 800a776:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a778:	2301      	movs	r3, #1
 800a77a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a77c:	f107 0308 	add.w	r3, r7, #8
 800a780:	2100      	movs	r1, #0
 800a782:	4618      	mov	r0, r3
 800a784:	f000 ffe4 	bl	800b750 <hci_send_req>
 800a788:	4603      	mov	r3, r0
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	da01      	bge.n	800a792 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800a78e:	23ff      	movs	r3, #255	@ 0xff
 800a790:	e000      	b.n	800a794 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800a792:	79fb      	ldrb	r3, [r7, #7]
}
 800a794:	4618      	mov	r0, r3
 800a796:	3720      	adds	r7, #32
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b0cc      	sub	sp, #304	@ 0x130
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7a8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a7ac:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800a7ae:	f107 0310 	add.w	r3, r7, #16
 800a7b2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a7b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7ba:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a7be:	2200      	movs	r2, #0
 800a7c0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a7c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a7cc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a7d0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a7d4:	8812      	ldrh	r2, [r2, #0]
 800a7d6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a7d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a7dc:	3302      	adds	r3, #2
 800a7de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a7e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a7e6:	2218      	movs	r2, #24
 800a7e8:	2100      	movs	r1, #0
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f001 f8f2 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a7f0:	233f      	movs	r3, #63	@ 0x3f
 800a7f2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 800a7f6:	2395      	movs	r3, #149	@ 0x95
 800a7f8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a7fc:	f107 0310 	add.w	r3, r7, #16
 800a800:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a804:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a808:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a80c:	f107 030f 	add.w	r3, r7, #15
 800a810:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a814:	2301      	movs	r3, #1
 800a816:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a81a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a81e:	2100      	movs	r1, #0
 800a820:	4618      	mov	r0, r3
 800a822:	f000 ff95 	bl	800b750 <hci_send_req>
 800a826:	4603      	mov	r3, r0
 800a828:	2b00      	cmp	r3, #0
 800a82a:	da01      	bge.n	800a830 <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 800a82c:	23ff      	movs	r3, #255	@ 0xff
 800a82e:	e004      	b.n	800a83a <aci_gap_allow_rebond+0x9e>
  return status;
 800a830:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a834:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a838:	781b      	ldrb	r3, [r3, #0]
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b0cc      	sub	sp, #304	@ 0x130
 800a848:	af00      	add	r7, sp, #0
 800a84a:	4602      	mov	r2, r0
 800a84c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a850:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a854:	801a      	strh	r2, [r3, #0]
 800a856:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a85a:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800a85e:	460a      	mov	r2, r1
 800a860:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800a862:	f107 0310 	add.w	r3, r7, #16
 800a866:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a86a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a86e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a872:	2200      	movs	r2, #0
 800a874:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a876:	2300      	movs	r3, #0
 800a878:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a87c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a880:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a884:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a888:	8812      	ldrh	r2, [r2, #0]
 800a88a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a88c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a890:	3302      	adds	r3, #2
 800a892:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800a896:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a89a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a89e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800a8a2:	7812      	ldrb	r2, [r2, #0]
 800a8a4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a8a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a8b0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a8b4:	2218      	movs	r2, #24
 800a8b6:	2100      	movs	r1, #0
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f001 f88b 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a8be:	233f      	movs	r3, #63	@ 0x3f
 800a8c0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800a8c4:	23a5      	movs	r3, #165	@ 0xa5
 800a8c6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a8ca:	f107 0310 	add.w	r3, r7, #16
 800a8ce:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a8d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a8d6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a8da:	f107 030f 	add.w	r3, r7, #15
 800a8de:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a8e8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f000 ff2e 	bl	800b750 <hci_send_req>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	da01      	bge.n	800a8fe <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800a8fa:	23ff      	movs	r3, #255	@ 0xff
 800a8fc:	e004      	b.n	800a908 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800a8fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a902:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a906:	781b      	ldrb	r3, [r3, #0]
}
 800a908:	4618      	mov	r0, r3
 800a90a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b088      	sub	sp, #32
 800a916:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800a918:	2300      	movs	r3, #0
 800a91a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a91c:	f107 0308 	add.w	r3, r7, #8
 800a920:	2218      	movs	r2, #24
 800a922:	2100      	movs	r1, #0
 800a924:	4618      	mov	r0, r3
 800a926:	f001 f855 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a92a:	233f      	movs	r3, #63	@ 0x3f
 800a92c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800a92e:	f240 1301 	movw	r3, #257	@ 0x101
 800a932:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a934:	1dfb      	adds	r3, r7, #7
 800a936:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a938:	2301      	movs	r3, #1
 800a93a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a93c:	f107 0308 	add.w	r3, r7, #8
 800a940:	2100      	movs	r1, #0
 800a942:	4618      	mov	r0, r3
 800a944:	f000 ff04 	bl	800b750 <hci_send_req>
 800a948:	4603      	mov	r3, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	da01      	bge.n	800a952 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800a94e:	23ff      	movs	r3, #255	@ 0xff
 800a950:	e000      	b.n	800a954 <aci_gatt_init+0x42>
  return status;
 800a952:	79fb      	ldrb	r3, [r7, #7]
}
 800a954:	4618      	mov	r0, r3
 800a956:	3720      	adds	r7, #32
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}

0800a95c <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800a95c:	b590      	push	{r4, r7, lr}
 800a95e:	b0cf      	sub	sp, #316	@ 0x13c
 800a960:	af00      	add	r7, sp, #0
 800a962:	4604      	mov	r4, r0
 800a964:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800a968:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800a96c:	6001      	str	r1, [r0, #0]
 800a96e:	4610      	mov	r0, r2
 800a970:	4619      	mov	r1, r3
 800a972:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a976:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800a97a:	4622      	mov	r2, r4
 800a97c:	701a      	strb	r2, [r3, #0]
 800a97e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a982:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800a986:	4602      	mov	r2, r0
 800a988:	701a      	strb	r2, [r3, #0]
 800a98a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a98e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a992:	460a      	mov	r2, r1
 800a994:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800a996:	f107 0310 	add.w	r3, r7, #16
 800a99a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800a99e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9a2:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	2b01      	cmp	r3, #1
 800a9aa:	d00a      	beq.n	800a9c2 <aci_gatt_add_service+0x66>
 800a9ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9b0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	2b02      	cmp	r3, #2
 800a9b8:	d101      	bne.n	800a9be <aci_gatt_add_service+0x62>
 800a9ba:	2311      	movs	r3, #17
 800a9bc:	e002      	b.n	800a9c4 <aci_gatt_add_service+0x68>
 800a9be:	2301      	movs	r3, #1
 800a9c0:	e000      	b.n	800a9c4 <aci_gatt_add_service+0x68>
 800a9c2:	2303      	movs	r3, #3
 800a9c4:	f107 0210 	add.w	r2, r7, #16
 800a9c8:	4413      	add	r3, r2
 800a9ca:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800a9ce:	f107 030c 	add.w	r3, r7, #12
 800a9d2:	2203      	movs	r2, #3
 800a9d4:	2100      	movs	r1, #0
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	f000 fffc 	bl	800b9d4 <Osal_MemSet>
  int index_input = 0;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800a9e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a9e6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a9ea:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800a9ee:	7812      	ldrb	r2, [r2, #0]
 800a9f0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a9f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800a9fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aa00:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800aa04:	781b      	ldrb	r3, [r3, #0]
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d002      	beq.n	800aa10 <aci_gatt_add_service+0xb4>
 800aa0a:	2b02      	cmp	r3, #2
 800aa0c:	d004      	beq.n	800aa18 <aci_gatt_add_service+0xbc>
 800aa0e:	e007      	b.n	800aa20 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800aa10:	2302      	movs	r3, #2
 800aa12:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800aa16:	e005      	b.n	800aa24 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800aa18:	2310      	movs	r3, #16
 800aa1a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800aa1e:	e001      	b.n	800aa24 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800aa20:	2397      	movs	r3, #151	@ 0x97
 800aa22:	e06c      	b.n	800aafe <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800aa24:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800aa28:	1c58      	adds	r0, r3, #1
 800aa2a:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800aa2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aa32:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800aa36:	6819      	ldr	r1, [r3, #0]
 800aa38:	f000 ffbc 	bl	800b9b4 <Osal_MemCpy>
    index_input += size;
 800aa3c:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800aa40:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800aa44:	4413      	add	r3, r2
 800aa46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800aa4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800aa4e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800aa52:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800aa56:	7812      	ldrb	r2, [r2, #0]
 800aa58:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800aa5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aa5e:	3301      	adds	r3, #1
 800aa60:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800aa64:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800aa68:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800aa6c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800aa70:	7812      	ldrb	r2, [r2, #0]
 800aa72:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800aa74:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aa78:	3301      	adds	r3, #1
 800aa7a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800aa7e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800aa82:	2218      	movs	r2, #24
 800aa84:	2100      	movs	r1, #0
 800aa86:	4618      	mov	r0, r3
 800aa88:	f000 ffa4 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800aa8c:	233f      	movs	r3, #63	@ 0x3f
 800aa8e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800aa92:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800aa96:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800aa9a:	f107 0310 	add.w	r3, r7, #16
 800aa9e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800aaa2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aaa6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800aaaa:	f107 030c 	add.w	r3, r7, #12
 800aaae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800aab2:	2303      	movs	r3, #3
 800aab4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800aab8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800aabc:	2100      	movs	r1, #0
 800aabe:	4618      	mov	r0, r3
 800aac0:	f000 fe46 	bl	800b750 <hci_send_req>
 800aac4:	4603      	mov	r3, r0
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	da01      	bge.n	800aace <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800aaca:	23ff      	movs	r3, #255	@ 0xff
 800aacc:	e017      	b.n	800aafe <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800aace:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aad2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800aad6:	781b      	ldrb	r3, [r3, #0]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d005      	beq.n	800aae8 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800aadc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aae0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800aae4:	781b      	ldrb	r3, [r3, #0]
 800aae6:	e00a      	b.n	800aafe <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800aae8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aaec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800aaf0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800aaf4:	b29a      	uxth	r2, r3
 800aaf6:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800aafa:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd90      	pop	{r4, r7, pc}

0800ab08 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800ab08:	b590      	push	{r4, r7, lr}
 800ab0a:	b0d1      	sub	sp, #324	@ 0x144
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	4604      	mov	r4, r0
 800ab10:	4608      	mov	r0, r1
 800ab12:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800ab16:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800ab1a:	600a      	str	r2, [r1, #0]
 800ab1c:	4619      	mov	r1, r3
 800ab1e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ab22:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800ab26:	4622      	mov	r2, r4
 800ab28:	801a      	strh	r2, [r3, #0]
 800ab2a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ab2e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800ab32:	4602      	mov	r2, r0
 800ab34:	701a      	strb	r2, [r3, #0]
 800ab36:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ab3a:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800ab3e:	460a      	mov	r2, r1
 800ab40:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800ab42:	f107 0318 	add.w	r3, r7, #24
 800ab46:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800ab4a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ab4e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d00a      	beq.n	800ab6e <aci_gatt_add_char+0x66>
 800ab58:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ab5c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800ab60:	781b      	ldrb	r3, [r3, #0]
 800ab62:	2b02      	cmp	r3, #2
 800ab64:	d101      	bne.n	800ab6a <aci_gatt_add_char+0x62>
 800ab66:	2313      	movs	r3, #19
 800ab68:	e002      	b.n	800ab70 <aci_gatt_add_char+0x68>
 800ab6a:	2303      	movs	r3, #3
 800ab6c:	e000      	b.n	800ab70 <aci_gatt_add_char+0x68>
 800ab6e:	2305      	movs	r3, #5
 800ab70:	f107 0218 	add.w	r2, r7, #24
 800ab74:	4413      	add	r3, r2
 800ab76:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800ab7a:	f107 0314 	add.w	r3, r7, #20
 800ab7e:	2203      	movs	r2, #3
 800ab80:	2100      	movs	r1, #0
 800ab82:	4618      	mov	r0, r3
 800ab84:	f000 ff26 	bl	800b9d4 <Osal_MemSet>
  int index_input = 0;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800ab8e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800ab92:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800ab96:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800ab9a:	8812      	ldrh	r2, [r2, #0]
 800ab9c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ab9e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800aba2:	3302      	adds	r3, #2
 800aba4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800aba8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800abac:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800abb0:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800abb4:	7812      	ldrb	r2, [r2, #0]
 800abb6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800abb8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800abbc:	3301      	adds	r3, #1
 800abbe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800abc2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800abc6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800abca:	781b      	ldrb	r3, [r3, #0]
 800abcc:	2b01      	cmp	r3, #1
 800abce:	d002      	beq.n	800abd6 <aci_gatt_add_char+0xce>
 800abd0:	2b02      	cmp	r3, #2
 800abd2:	d004      	beq.n	800abde <aci_gatt_add_char+0xd6>
 800abd4:	e007      	b.n	800abe6 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800abd6:	2302      	movs	r3, #2
 800abd8:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800abdc:	e005      	b.n	800abea <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800abde:	2310      	movs	r3, #16
 800abe0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800abe4:	e001      	b.n	800abea <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800abe6:	2397      	movs	r3, #151	@ 0x97
 800abe8:	e091      	b.n	800ad0e <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800abea:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800abee:	1cd8      	adds	r0, r3, #3
 800abf0:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800abf4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800abf8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800abfc:	6819      	ldr	r1, [r3, #0]
 800abfe:	f000 fed9 	bl	800b9b4 <Osal_MemCpy>
    index_input += size;
 800ac02:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800ac06:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800ac0a:	4413      	add	r3, r2
 800ac0c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800ac10:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ac14:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800ac18:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800ac1c:	8812      	ldrh	r2, [r2, #0]
 800ac1e:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800ac20:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ac24:	3302      	adds	r3, #2
 800ac26:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800ac2a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ac2e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800ac32:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800ac34:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ac38:	3301      	adds	r3, #1
 800ac3a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800ac3e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ac42:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ac46:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800ac48:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ac4c:	3301      	adds	r3, #1
 800ac4e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800ac52:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ac56:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800ac5a:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800ac5c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ac60:	3301      	adds	r3, #1
 800ac62:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800ac66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ac6a:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800ac6e:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800ac70:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ac74:	3301      	adds	r3, #1
 800ac76:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800ac7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ac7e:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800ac82:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800ac84:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ac88:	3301      	adds	r3, #1
 800ac8a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ac8e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800ac92:	2218      	movs	r2, #24
 800ac94:	2100      	movs	r1, #0
 800ac96:	4618      	mov	r0, r3
 800ac98:	f000 fe9c 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ac9c:	233f      	movs	r3, #63	@ 0x3f
 800ac9e:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800aca2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800aca6:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800acaa:	f107 0318 	add.w	r3, r7, #24
 800acae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800acb2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800acb6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800acba:	f107 0314 	add.w	r3, r7, #20
 800acbe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800acc2:	2303      	movs	r3, #3
 800acc4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800acc8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800accc:	2100      	movs	r1, #0
 800acce:	4618      	mov	r0, r3
 800acd0:	f000 fd3e 	bl	800b750 <hci_send_req>
 800acd4:	4603      	mov	r3, r0
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	da01      	bge.n	800acde <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800acda:	23ff      	movs	r3, #255	@ 0xff
 800acdc:	e017      	b.n	800ad0e <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800acde:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ace2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ace6:	781b      	ldrb	r3, [r3, #0]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d005      	beq.n	800acf8 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800acec:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800acf0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	e00a      	b.n	800ad0e <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800acf8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800acfc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ad00:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ad04:	b29a      	uxth	r2, r3
 800ad06:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800ad0a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800ad0c:	2300      	movs	r3, #0
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd90      	pop	{r4, r7, pc}

0800ad18 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800ad18:	b5b0      	push	{r4, r5, r7, lr}
 800ad1a:	b0cc      	sub	sp, #304	@ 0x130
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	4605      	mov	r5, r0
 800ad20:	460c      	mov	r4, r1
 800ad22:	4610      	mov	r0, r2
 800ad24:	4619      	mov	r1, r3
 800ad26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ad2a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ad2e:	462a      	mov	r2, r5
 800ad30:	801a      	strh	r2, [r3, #0]
 800ad32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ad36:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ad3a:	4622      	mov	r2, r4
 800ad3c:	801a      	strh	r2, [r3, #0]
 800ad3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ad42:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800ad46:	4602      	mov	r2, r0
 800ad48:	701a      	strb	r2, [r3, #0]
 800ad4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ad4e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800ad52:	460a      	mov	r2, r1
 800ad54:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800ad56:	f107 0310 	add.w	r3, r7, #16
 800ad5a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ad5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ad62:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ad66:	2200      	movs	r2, #0
 800ad68:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800ad70:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ad74:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ad78:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ad7c:	8812      	ldrh	r2, [r2, #0]
 800ad7e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ad80:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ad84:	3302      	adds	r3, #2
 800ad86:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800ad8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ad8e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ad92:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800ad96:	8812      	ldrh	r2, [r2, #0]
 800ad98:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800ad9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ad9e:	3302      	adds	r3, #2
 800ada0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800ada4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ada8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800adac:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800adb0:	7812      	ldrb	r2, [r2, #0]
 800adb2:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800adb4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800adb8:	3301      	adds	r3, #1
 800adba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800adbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800adc2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800adc6:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800adca:	7812      	ldrb	r2, [r2, #0]
 800adcc:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800adce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800add2:	3301      	adds	r3, #1
 800add4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800add8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800addc:	1d98      	adds	r0, r3, #6
 800adde:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ade2:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	461a      	mov	r2, r3
 800adea:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800adee:	f000 fde1 	bl	800b9b4 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800adf2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800adf6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800adfa:	781b      	ldrb	r3, [r3, #0]
 800adfc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800ae00:	4413      	add	r3, r2
 800ae02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ae06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ae0a:	2218      	movs	r2, #24
 800ae0c:	2100      	movs	r1, #0
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f000 fde0 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ae14:	233f      	movs	r3, #63	@ 0x3f
 800ae16:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800ae1a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800ae1e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ae22:	f107 0310 	add.w	r3, r7, #16
 800ae26:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ae2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ae2e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ae32:	f107 030f 	add.w	r3, r7, #15
 800ae36:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ae40:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ae44:	2100      	movs	r1, #0
 800ae46:	4618      	mov	r0, r3
 800ae48:	f000 fc82 	bl	800b750 <hci_send_req>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	da01      	bge.n	800ae56 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800ae52:	23ff      	movs	r3, #255	@ 0xff
 800ae54:	e004      	b.n	800ae60 <aci_gatt_update_char_value+0x148>
  return status;
 800ae56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ae5a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ae5e:	781b      	ldrb	r3, [r3, #0]
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bdb0      	pop	{r4, r5, r7, pc}

0800ae6a <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800ae6a:	b580      	push	{r7, lr}
 800ae6c:	b0cc      	sub	sp, #304	@ 0x130
 800ae6e:	af00      	add	r7, sp, #0
 800ae70:	4602      	mov	r2, r0
 800ae72:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ae76:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ae7a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800ae7c:	f107 0310 	add.w	r3, r7, #16
 800ae80:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ae84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ae88:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ae90:	2300      	movs	r3, #0
 800ae92:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800ae96:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ae9a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ae9e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800aea2:	8812      	ldrh	r2, [r2, #0]
 800aea4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800aea6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aeaa:	3302      	adds	r3, #2
 800aeac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800aeb0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800aeb4:	2218      	movs	r2, #24
 800aeb6:	2100      	movs	r1, #0
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f000 fd8b 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800aebe:	233f      	movs	r3, #63	@ 0x3f
 800aec0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800aec4:	f240 1325 	movw	r3, #293	@ 0x125
 800aec8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800aecc:	f107 0310 	add.w	r3, r7, #16
 800aed0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800aed4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aed8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800aedc:	f107 030f 	add.w	r3, r7, #15
 800aee0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800aee4:	2301      	movs	r3, #1
 800aee6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800aeea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800aeee:	2100      	movs	r1, #0
 800aef0:	4618      	mov	r0, r3
 800aef2:	f000 fc2d 	bl	800b750 <hci_send_req>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	da01      	bge.n	800af00 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800aefc:	23ff      	movs	r3, #255	@ 0xff
 800aefe:	e004      	b.n	800af0a <aci_gatt_confirm_indication+0xa0>
  return status;
 800af00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800af04:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800af08:	781b      	ldrb	r3, [r3, #0]
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}

0800af14 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b0cc      	sub	sp, #304	@ 0x130
 800af18:	af00      	add	r7, sp, #0
 800af1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800af1e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800af22:	601a      	str	r2, [r3, #0]
 800af24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800af28:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800af2c:	4602      	mov	r2, r0
 800af2e:	701a      	strb	r2, [r3, #0]
 800af30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800af34:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800af38:	460a      	mov	r2, r1
 800af3a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800af3c:	f107 0310 	add.w	r3, r7, #16
 800af40:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800af44:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800af48:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800af4c:	2200      	movs	r2, #0
 800af4e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800af50:	2300      	movs	r3, #0
 800af52:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800af56:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800af5a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800af5e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800af62:	7812      	ldrb	r2, [r2, #0]
 800af64:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800af66:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800af6a:	3301      	adds	r3, #1
 800af6c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800af70:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800af74:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800af78:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800af7c:	7812      	ldrb	r2, [r2, #0]
 800af7e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800af80:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800af84:	3301      	adds	r3, #1
 800af86:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800af8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800af8e:	1c98      	adds	r0, r3, #2
 800af90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800af94:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800af98:	781a      	ldrb	r2, [r3, #0]
 800af9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800af9e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800afa2:	6819      	ldr	r1, [r3, #0]
 800afa4:	f000 fd06 	bl	800b9b4 <Osal_MemCpy>
  index_input += Length;
 800afa8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800afac:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800afb0:	781b      	ldrb	r3, [r3, #0]
 800afb2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800afb6:	4413      	add	r3, r2
 800afb8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800afbc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800afc0:	2218      	movs	r2, #24
 800afc2:	2100      	movs	r1, #0
 800afc4:	4618      	mov	r0, r3
 800afc6:	f000 fd05 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800afca:	233f      	movs	r3, #63	@ 0x3f
 800afcc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800afd0:	230c      	movs	r3, #12
 800afd2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800afd6:	f107 0310 	add.w	r3, r7, #16
 800afda:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800afde:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800afe2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800afe6:	f107 030f 	add.w	r3, r7, #15
 800afea:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800afee:	2301      	movs	r3, #1
 800aff0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800aff4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800aff8:	2100      	movs	r1, #0
 800affa:	4618      	mov	r0, r3
 800affc:	f000 fba8 	bl	800b750 <hci_send_req>
 800b000:	4603      	mov	r3, r0
 800b002:	2b00      	cmp	r3, #0
 800b004:	da01      	bge.n	800b00a <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800b006:	23ff      	movs	r3, #255	@ 0xff
 800b008:	e004      	b.n	800b014 <aci_hal_write_config_data+0x100>
  return status;
 800b00a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b00e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b012:	781b      	ldrb	r3, [r3, #0]
}
 800b014:	4618      	mov	r0, r3
 800b016:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}

0800b01e <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800b01e:	b580      	push	{r7, lr}
 800b020:	b0cc      	sub	sp, #304	@ 0x130
 800b022:	af00      	add	r7, sp, #0
 800b024:	4602      	mov	r2, r0
 800b026:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b02a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800b02e:	701a      	strb	r2, [r3, #0]
 800b030:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b034:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800b038:	460a      	mov	r2, r1
 800b03a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800b03c:	f107 0310 	add.w	r3, r7, #16
 800b040:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800b044:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b048:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b04c:	2200      	movs	r2, #0
 800b04e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b050:	2300      	movs	r3, #0
 800b052:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800b056:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b05a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b05e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800b062:	7812      	ldrb	r2, [r2, #0]
 800b064:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b066:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b06a:	3301      	adds	r3, #1
 800b06c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800b070:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b074:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b078:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800b07c:	7812      	ldrb	r2, [r2, #0]
 800b07e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b080:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b084:	3301      	adds	r3, #1
 800b086:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b08a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800b08e:	2218      	movs	r2, #24
 800b090:	2100      	movs	r1, #0
 800b092:	4618      	mov	r0, r3
 800b094:	f000 fc9e 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b098:	233f      	movs	r3, #63	@ 0x3f
 800b09a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800b09e:	230f      	movs	r3, #15
 800b0a0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800b0a4:	f107 0310 	add.w	r3, r7, #16
 800b0a8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800b0ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b0b0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800b0b4:	f107 030f 	add.w	r3, r7, #15
 800b0b8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800b0bc:	2301      	movs	r3, #1
 800b0be:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b0c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800b0c6:	2100      	movs	r1, #0
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f000 fb41 	bl	800b750 <hci_send_req>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	da01      	bge.n	800b0d8 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800b0d4:	23ff      	movs	r3, #255	@ 0xff
 800b0d6:	e004      	b.n	800b0e2 <aci_hal_set_tx_power_level+0xc4>
  return status;
 800b0d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b0dc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b0e0:	781b      	ldrb	r3, [r3, #0]
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b0cc      	sub	sp, #304	@ 0x130
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b0f8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800b0fc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800b0fe:	f107 0310 	add.w	r3, r7, #16
 800b102:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800b106:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b10a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b10e:	2200      	movs	r2, #0
 800b110:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b112:	2300      	movs	r3, #0
 800b114:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800b118:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b11c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b120:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800b124:	8812      	ldrh	r2, [r2, #0]
 800b126:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b128:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b12c:	3302      	adds	r3, #2
 800b12e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b132:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800b136:	2218      	movs	r2, #24
 800b138:	2100      	movs	r1, #0
 800b13a:	4618      	mov	r0, r3
 800b13c:	f000 fc4a 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b140:	233f      	movs	r3, #63	@ 0x3f
 800b142:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800b146:	2318      	movs	r3, #24
 800b148:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800b14c:	f107 0310 	add.w	r3, r7, #16
 800b150:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800b154:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b158:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800b15c:	f107 030f 	add.w	r3, r7, #15
 800b160:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800b164:	2301      	movs	r3, #1
 800b166:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b16a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800b16e:	2100      	movs	r1, #0
 800b170:	4618      	mov	r0, r3
 800b172:	f000 faed 	bl	800b750 <hci_send_req>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	da01      	bge.n	800b180 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800b17c:	23ff      	movs	r3, #255	@ 0xff
 800b17e:	e004      	b.n	800b18a <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800b180:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b184:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b188:	781b      	ldrb	r3, [r3, #0]
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}

0800b194 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b088      	sub	sp, #32
 800b198:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b19a:	2300      	movs	r3, #0
 800b19c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b19e:	f107 0308 	add.w	r3, r7, #8
 800b1a2:	2218      	movs	r2, #24
 800b1a4:	2100      	movs	r1, #0
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f000 fc14 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x03;
 800b1ac:	2303      	movs	r3, #3
 800b1ae:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800b1b0:	2303      	movs	r3, #3
 800b1b2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b1b4:	1dfb      	adds	r3, r7, #7
 800b1b6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b1bc:	f107 0308 	add.w	r3, r7, #8
 800b1c0:	2100      	movs	r1, #0
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f000 fac4 	bl	800b750 <hci_send_req>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	da01      	bge.n	800b1d2 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b1ce:	23ff      	movs	r3, #255	@ 0xff
 800b1d0:	e000      	b.n	800b1d4 <hci_reset+0x40>
  return status;
 800b1d2:	79fb      	ldrb	r3, [r7, #7]
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3720      	adds	r7, #32
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b0ce      	sub	sp, #312	@ 0x138
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b1e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800b1ea:	6019      	str	r1, [r3, #0]
 800b1ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b1f0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b1f4:	601a      	str	r2, [r3, #0]
 800b1f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b1fa:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800b1fe:	4602      	mov	r2, r0
 800b200:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800b202:	f107 0318 	add.w	r3, r7, #24
 800b206:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800b20a:	f107 0310 	add.w	r3, r7, #16
 800b20e:	2205      	movs	r2, #5
 800b210:	2100      	movs	r1, #0
 800b212:	4618      	mov	r0, r3
 800b214:	f000 fbde 	bl	800b9d4 <Osal_MemSet>
  int index_input = 0;
 800b218:	2300      	movs	r3, #0
 800b21a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 800b21e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b222:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800b226:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800b22a:	8812      	ldrh	r2, [r2, #0]
 800b22c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b22e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b232:	3302      	adds	r3, #2
 800b234:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b238:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800b23c:	2218      	movs	r2, #24
 800b23e:	2100      	movs	r1, #0
 800b240:	4618      	mov	r0, r3
 800b242:	f000 fbc7 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x08;
 800b246:	2308      	movs	r3, #8
 800b248:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 800b24c:	2330      	movs	r3, #48	@ 0x30
 800b24e:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800b252:	f107 0318 	add.w	r3, r7, #24
 800b256:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800b25a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b25e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800b262:	f107 0310 	add.w	r3, r7, #16
 800b266:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800b26a:	2305      	movs	r3, #5
 800b26c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b270:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800b274:	2100      	movs	r1, #0
 800b276:	4618      	mov	r0, r3
 800b278:	f000 fa6a 	bl	800b750 <hci_send_req>
 800b27c:	4603      	mov	r3, r0
 800b27e:	2b00      	cmp	r3, #0
 800b280:	da01      	bge.n	800b286 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800b282:	23ff      	movs	r3, #255	@ 0xff
 800b284:	e023      	b.n	800b2ce <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800b286:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b28a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d005      	beq.n	800b2a0 <hci_le_read_phy+0xc4>
    return resp.Status;
 800b294:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b298:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	e016      	b.n	800b2ce <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800b2a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b2a4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800b2a8:	78da      	ldrb	r2, [r3, #3]
 800b2aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b2ae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800b2b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b2ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800b2be:	791a      	ldrb	r2, [r3, #4]
 800b2c0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b2c4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b2cc:	2300      	movs	r3, #0
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800b2d8:	b590      	push	{r4, r7, lr}
 800b2da:	b0cd      	sub	sp, #308	@ 0x134
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	4604      	mov	r4, r0
 800b2e0:	4608      	mov	r0, r1
 800b2e2:	4611      	mov	r1, r2
 800b2e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b2e8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800b2ec:	4622      	mov	r2, r4
 800b2ee:	701a      	strb	r2, [r3, #0]
 800b2f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b2f4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800b2f8:	4602      	mov	r2, r0
 800b2fa:	701a      	strb	r2, [r3, #0]
 800b2fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b300:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800b304:	460a      	mov	r2, r1
 800b306:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800b308:	f107 0310 	add.w	r3, r7, #16
 800b30c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800b310:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b314:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b318:	2200      	movs	r2, #0
 800b31a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b31c:	2300      	movs	r3, #0
 800b31e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800b322:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b326:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b32a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800b32e:	7812      	ldrb	r2, [r2, #0]
 800b330:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b332:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b336:	3301      	adds	r3, #1
 800b338:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800b33c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b340:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b344:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800b348:	7812      	ldrb	r2, [r2, #0]
 800b34a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b34c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b350:	3301      	adds	r3, #1
 800b352:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800b356:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b35a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b35e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800b362:	7812      	ldrb	r2, [r2, #0]
 800b364:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b366:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b36a:	3301      	adds	r3, #1
 800b36c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b370:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800b374:	2218      	movs	r2, #24
 800b376:	2100      	movs	r1, #0
 800b378:	4618      	mov	r0, r3
 800b37a:	f000 fb2b 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x08;
 800b37e:	2308      	movs	r3, #8
 800b380:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800b384:	2331      	movs	r3, #49	@ 0x31
 800b386:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800b38a:	f107 0310 	add.w	r3, r7, #16
 800b38e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800b392:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b396:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800b39a:	f107 030f 	add.w	r3, r7, #15
 800b39e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b3a8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800b3ac:	2100      	movs	r1, #0
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f000 f9ce 	bl	800b750 <hci_send_req>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	da01      	bge.n	800b3be <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800b3ba:	23ff      	movs	r3, #255	@ 0xff
 800b3bc:	e004      	b.n	800b3c8 <hci_le_set_default_phy+0xf0>
  return status;
 800b3be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b3c2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b3c6:	781b      	ldrb	r3, [r3, #0]
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd90      	pop	{r4, r7, pc}

0800b3d2 <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req( uint16_t Connection_Handle,
                                                      uint16_t Conn_Interval_Min,
                                                      uint16_t Conn_Interval_Max,
                                                      uint16_t Latency,
                                                      uint16_t Timeout_Multiplier )
{
 800b3d2:	b5b0      	push	{r4, r5, r7, lr}
 800b3d4:	b0cc      	sub	sp, #304	@ 0x130
 800b3d6:	af00      	add	r7, sp, #0
 800b3d8:	4605      	mov	r5, r0
 800b3da:	460c      	mov	r4, r1
 800b3dc:	4610      	mov	r0, r2
 800b3de:	4619      	mov	r1, r3
 800b3e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b3e4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800b3e8:	462a      	mov	r2, r5
 800b3ea:	801a      	strh	r2, [r3, #0]
 800b3ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b3f0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800b3f4:	4622      	mov	r2, r4
 800b3f6:	801a      	strh	r2, [r3, #0]
 800b3f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b3fc:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800b400:	4602      	mov	r2, r0
 800b402:	801a      	strh	r2, [r3, #0]
 800b404:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b408:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800b40c:	460a      	mov	r2, r1
 800b40e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800b410:	f107 0310 	add.w	r3, r7, #16
 800b414:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800b418:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b41c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b420:	2200      	movs	r2, #0
 800b422:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b424:	2300      	movs	r3, #0
 800b426:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800b42a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b42e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b432:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800b436:	8812      	ldrh	r2, [r2, #0]
 800b438:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b43a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b43e:	3302      	adds	r3, #2
 800b440:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Min = Conn_Interval_Min;
 800b444:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b448:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b44c:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800b450:	8812      	ldrh	r2, [r2, #0]
 800b452:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800b454:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b458:	3302      	adds	r3, #2
 800b45a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Max = Conn_Interval_Max;
 800b45e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b462:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b466:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800b46a:	8812      	ldrh	r2, [r2, #0]
 800b46c:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800b46e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b472:	3302      	adds	r3, #2
 800b474:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Latency = Latency;
 800b478:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b47c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800b480:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800b484:	8812      	ldrh	r2, [r2, #0]
 800b486:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800b488:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b48c:	3302      	adds	r3, #2
 800b48e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Timeout_Multiplier = Timeout_Multiplier;
 800b492:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b496:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 800b49a:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800b49c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b4a0:	3302      	adds	r3, #2
 800b4a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b4a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800b4aa:	2218      	movs	r2, #24
 800b4ac:	2100      	movs	r1, #0
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f000 fa90 	bl	800b9d4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b4b4:	233f      	movs	r3, #63	@ 0x3f
 800b4b6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x181;
 800b4ba:	f240 1381 	movw	r3, #385	@ 0x181
 800b4be:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800b4c2:	230f      	movs	r3, #15
 800b4c4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800b4c8:	f107 0310 	add.w	r3, r7, #16
 800b4cc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800b4d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b4d4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800b4d8:	f107 030f 	add.w	r3, r7, #15
 800b4dc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800b4e0:	2301      	movs	r3, #1
 800b4e2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b4e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800b4ea:	2100      	movs	r1, #0
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f000 f92f 	bl	800b750 <hci_send_req>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	da01      	bge.n	800b4fc <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800b4f8:	23ff      	movs	r3, #255	@ 0xff
 800b4fa:	e004      	b.n	800b506 <aci_l2cap_connection_parameter_update_req+0x134>
  return status;
 800b4fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800b500:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800b504:	781b      	ldrb	r3, [r3, #0]
}
 800b506:	4618      	mov	r0, r3
 800b508:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bdb0      	pop	{r4, r5, r7, pc}

0800b510 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b086      	sub	sp, #24
 800b514:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b516:	f3ef 8310 	mrs	r3, PRIMASK
 800b51a:	60fb      	str	r3, [r7, #12]
  return(result);
 800b51c:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800b51e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b520:	b672      	cpsid	i
}
 800b522:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800b524:	1cbb      	adds	r3, r7, #2
 800b526:	4619      	mov	r1, r3
 800b528:	4812      	ldr	r0, [pc, #72]	@ (800b574 <DbgTrace_TxCpltCallback+0x64>)
 800b52a:	f001 f8f7 	bl	800c71c <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800b52e:	1cbb      	adds	r3, r7, #2
 800b530:	4619      	mov	r1, r3
 800b532:	4810      	ldr	r0, [pc, #64]	@ (800b574 <DbgTrace_TxCpltCallback+0x64>)
 800b534:	f001 f9e1 	bl	800c8fa <CircularQueue_Sense>
 800b538:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d00c      	beq.n	800b55a <DbgTrace_TxCpltCallback+0x4a>
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	f383 8810 	msr	PRIMASK, r3
}
 800b54a:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800b54c:	887b      	ldrh	r3, [r7, #2]
 800b54e:	4a0a      	ldr	r2, [pc, #40]	@ (800b578 <DbgTrace_TxCpltCallback+0x68>)
 800b550:	4619      	mov	r1, r3
 800b552:	6938      	ldr	r0, [r7, #16]
 800b554:	f7f5 fdcd 	bl	80010f2 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800b558:	e008      	b.n	800b56c <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800b55a:	4b08      	ldr	r3, [pc, #32]	@ (800b57c <DbgTrace_TxCpltCallback+0x6c>)
 800b55c:	2201      	movs	r2, #1
 800b55e:	701a      	strb	r2, [r3, #0]
 800b560:	697b      	ldr	r3, [r7, #20]
 800b562:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f383 8810 	msr	PRIMASK, r3
}
 800b56a:	bf00      	nop
}
 800b56c:	bf00      	nop
 800b56e:	3718      	adds	r7, #24
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}
 800b574:	20000738 	.word	0x20000738
 800b578:	0800b511 	.word	0x0800b511
 800b57c:	20000041 	.word	0x20000041

0800b580 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b082      	sub	sp, #8
 800b584:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800b586:	f7f5 fdae 	bl	80010e6 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800b58a:	2302      	movs	r3, #2
 800b58c:	9300      	str	r3, [sp, #0]
 800b58e:	2300      	movs	r3, #0
 800b590:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b594:	4903      	ldr	r1, [pc, #12]	@ (800b5a4 <DbgTraceInit+0x24>)
 800b596:	4804      	ldr	r0, [pc, #16]	@ (800b5a8 <DbgTraceInit+0x28>)
 800b598:	f000 fe68 	bl	800c26c <CircularQueue_Init>
#endif 
#endif
  return;
 800b59c:	bf00      	nop
}
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
 800b5a2:	bf00      	nop
 800b5a4:	20000758 	.word	0x20000758
 800b5a8:	20000738 	.word	0x20000738

0800b5ac <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b084      	sub	sp, #16
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	60b9      	str	r1, [r7, #8]
 800b5b6:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800b5b8:	687a      	ldr	r2, [r7, #4]
 800b5ba:	68b9      	ldr	r1, [r7, #8]
 800b5bc:	68f8      	ldr	r0, [r7, #12]
 800b5be:	f000 f805 	bl	800b5cc <DbgTraceWrite>
 800b5c2:	4603      	mov	r3, r0
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3710      	adds	r7, #16
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}

0800b5cc <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b08a      	sub	sp, #40	@ 0x28
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	60f8      	str	r0, [r7, #12]
 800b5d4:	60b9      	str	r1, [r7, #8]
 800b5d6:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5dc:	f3ef 8310 	mrs	r3, PRIMASK
 800b5e0:	61bb      	str	r3, [r7, #24]
  return(result);
 800b5e2:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800b5e4:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5ec:	d102      	bne.n	800b5f4 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b5f2:	e037      	b.n	800b664 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d006      	beq.n	800b608 <DbgTraceWrite+0x3c>
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	2b02      	cmp	r3, #2
 800b5fe:	d003      	beq.n	800b608 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800b600:	f04f 33ff 	mov.w	r3, #4294967295
 800b604:	627b      	str	r3, [r7, #36]	@ 0x24
 800b606:	e02d      	b.n	800b664 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d02a      	beq.n	800b664 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800b612:	b672      	cpsid	i
}
 800b614:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	b29a      	uxth	r2, r3
 800b61a:	2301      	movs	r3, #1
 800b61c:	68b9      	ldr	r1, [r7, #8]
 800b61e:	4814      	ldr	r0, [pc, #80]	@ (800b670 <DbgTraceWrite+0xa4>)
 800b620:	f000 fe56 	bl	800c2d0 <CircularQueue_Add>
 800b624:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800b626:	69fb      	ldr	r3, [r7, #28]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d015      	beq.n	800b658 <DbgTraceWrite+0x8c>
 800b62c:	4b11      	ldr	r3, [pc, #68]	@ (800b674 <DbgTraceWrite+0xa8>)
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	b2db      	uxtb	r3, r3
 800b632:	2b00      	cmp	r3, #0
 800b634:	d010      	beq.n	800b658 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800b636:	4b0f      	ldr	r3, [pc, #60]	@ (800b674 <DbgTraceWrite+0xa8>)
 800b638:	2200      	movs	r2, #0
 800b63a:	701a      	strb	r2, [r3, #0]
 800b63c:	6a3b      	ldr	r3, [r7, #32]
 800b63e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b640:	697b      	ldr	r3, [r7, #20]
 800b642:	f383 8810 	msr	PRIMASK, r3
}
 800b646:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	4a0a      	ldr	r2, [pc, #40]	@ (800b678 <DbgTraceWrite+0xac>)
 800b64e:	4619      	mov	r1, r3
 800b650:	69f8      	ldr	r0, [r7, #28]
 800b652:	f7f5 fd4e 	bl	80010f2 <DbgOutputTraces>
 800b656:	e005      	b.n	800b664 <DbgTraceWrite+0x98>
 800b658:	6a3b      	ldr	r3, [r7, #32]
 800b65a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b65c:	693b      	ldr	r3, [r7, #16]
 800b65e:	f383 8810 	msr	PRIMASK, r3
}
 800b662:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800b664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b666:	4618      	mov	r0, r3
 800b668:	3728      	adds	r7, #40	@ 0x28
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}
 800b66e:	bf00      	nop
 800b670:	20000738 	.word	0x20000738
 800b674:	20000041 	.word	0x20000041
 800b678:	0800b511 	.word	0x0800b511

0800b67c <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b082      	sub	sp, #8
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	685b      	ldr	r3, [r3, #4]
 800b68a:	4a08      	ldr	r2, [pc, #32]	@ (800b6ac <hci_init+0x30>)
 800b68c:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800b68e:	4a08      	ldr	r2, [pc, #32]	@ (800b6b0 <hci_init+0x34>)
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800b694:	4806      	ldr	r0, [pc, #24]	@ (800b6b0 <hci_init+0x34>)
 800b696:	f000 f979 	bl	800b98c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f000 f8da 	bl	800b858 <TlInit>

  return;
 800b6a4:	bf00      	nop
}
 800b6a6:	3708      	adds	r7, #8
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}
 800b6ac:	20001780 	.word	0x20001780
 800b6b0:	20001758 	.word	0x20001758

0800b6b4 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b084      	sub	sp, #16
 800b6b8:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800b6ba:	4822      	ldr	r0, [pc, #136]	@ (800b744 <hci_user_evt_proc+0x90>)
 800b6bc:	f000 fd28 	bl	800c110 <LST_is_empty>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d12b      	bne.n	800b71e <hci_user_evt_proc+0x6a>
 800b6c6:	4b20      	ldr	r3, [pc, #128]	@ (800b748 <hci_user_evt_proc+0x94>)
 800b6c8:	781b      	ldrb	r3, [r3, #0]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d027      	beq.n	800b71e <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800b6ce:	f107 030c 	add.w	r3, r7, #12
 800b6d2:	4619      	mov	r1, r3
 800b6d4:	481b      	ldr	r0, [pc, #108]	@ (800b744 <hci_user_evt_proc+0x90>)
 800b6d6:	f000 fdaa 	bl	800c22e <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800b6da:	4b1c      	ldr	r3, [pc, #112]	@ (800b74c <hci_user_evt_proc+0x98>)
 800b6dc:	69db      	ldr	r3, [r3, #28]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d00c      	beq.n	800b6fc <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800b6ea:	4b18      	ldr	r3, [pc, #96]	@ (800b74c <hci_user_evt_proc+0x98>)
 800b6ec:	69db      	ldr	r3, [r3, #28]
 800b6ee:	1d3a      	adds	r2, r7, #4
 800b6f0:	4610      	mov	r0, r2
 800b6f2:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800b6f4:	793a      	ldrb	r2, [r7, #4]
 800b6f6:	4b14      	ldr	r3, [pc, #80]	@ (800b748 <hci_user_evt_proc+0x94>)
 800b6f8:	701a      	strb	r2, [r3, #0]
 800b6fa:	e002      	b.n	800b702 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800b6fc:	4b12      	ldr	r3, [pc, #72]	@ (800b748 <hci_user_evt_proc+0x94>)
 800b6fe:	2201      	movs	r2, #1
 800b700:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800b702:	4b11      	ldr	r3, [pc, #68]	@ (800b748 <hci_user_evt_proc+0x94>)
 800b704:	781b      	ldrb	r3, [r3, #0]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d004      	beq.n	800b714 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	4618      	mov	r0, r3
 800b70e:	f001 fc4f 	bl	800cfb0 <TL_MM_EvtDone>
 800b712:	e004      	b.n	800b71e <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	4619      	mov	r1, r3
 800b718:	480a      	ldr	r0, [pc, #40]	@ (800b744 <hci_user_evt_proc+0x90>)
 800b71a:	f000 fd1b 	bl	800c154 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800b71e:	4809      	ldr	r0, [pc, #36]	@ (800b744 <hci_user_evt_proc+0x90>)
 800b720:	f000 fcf6 	bl	800c110 <LST_is_empty>
 800b724:	4603      	mov	r3, r0
 800b726:	2b00      	cmp	r3, #0
 800b728:	d107      	bne.n	800b73a <hci_user_evt_proc+0x86>
 800b72a:	4b07      	ldr	r3, [pc, #28]	@ (800b748 <hci_user_evt_proc+0x94>)
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d003      	beq.n	800b73a <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800b732:	4804      	ldr	r0, [pc, #16]	@ (800b744 <hci_user_evt_proc+0x90>)
 800b734:	f7f8 fd30 	bl	8004198 <hci_notify_asynch_evt>
  }


  return;
 800b738:	bf00      	nop
 800b73a:	bf00      	nop
}
 800b73c:	3710      	adds	r7, #16
 800b73e:	46bd      	mov	sp, r7
 800b740:	bd80      	pop	{r7, pc}
 800b742:	bf00      	nop
 800b744:	20000218 	.word	0x20000218
 800b748:	20000224 	.word	0x20000224
 800b74c:	20001758 	.word	0x20001758

0800b750 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b088      	sub	sp, #32
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	460b      	mov	r3, r1
 800b75a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800b75c:	2000      	movs	r0, #0
 800b75e:	f000 f8d1 	bl	800b904 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800b762:	2300      	movs	r3, #0
 800b764:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	885b      	ldrh	r3, [r3, #2]
 800b76a:	b21b      	sxth	r3, r3
 800b76c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b770:	b21a      	sxth	r2, r3
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	881b      	ldrh	r3, [r3, #0]
 800b776:	b21b      	sxth	r3, r3
 800b778:	029b      	lsls	r3, r3, #10
 800b77a:	b21b      	sxth	r3, r3
 800b77c:	4313      	orrs	r3, r2
 800b77e:	b21b      	sxth	r3, r3
 800b780:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800b782:	4b33      	ldr	r3, [pc, #204]	@ (800b850 <hci_send_req+0x100>)
 800b784:	2201      	movs	r2, #1
 800b786:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	68db      	ldr	r3, [r3, #12]
 800b78c:	b2d9      	uxtb	r1, r3
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	689a      	ldr	r2, [r3, #8]
 800b792:	8bbb      	ldrh	r3, [r7, #28]
 800b794:	4618      	mov	r0, r3
 800b796:	f000 f88f 	bl	800b8b8 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800b79a:	e04e      	b.n	800b83a <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800b79c:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800b7a0:	f7f8 fd11 	bl	80041c6 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800b7a4:	e043      	b.n	800b82e <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800b7a6:	f107 030c 	add.w	r3, r7, #12
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	4829      	ldr	r0, [pc, #164]	@ (800b854 <hci_send_req+0x104>)
 800b7ae:	f000 fd3e 	bl	800c22e <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	7a5b      	ldrb	r3, [r3, #9]
 800b7b6:	2b0f      	cmp	r3, #15
 800b7b8:	d114      	bne.n	800b7e4 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	330b      	adds	r3, #11
 800b7be:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	885b      	ldrh	r3, [r3, #2]
 800b7c4:	b29b      	uxth	r3, r3
 800b7c6:	8bba      	ldrh	r2, [r7, #28]
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	d104      	bne.n	800b7d6 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	691b      	ldr	r3, [r3, #16]
 800b7d0:	693a      	ldr	r2, [r7, #16]
 800b7d2:	7812      	ldrb	r2, [r2, #0]
 800b7d4:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	785b      	ldrb	r3, [r3, #1]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d027      	beq.n	800b82e <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	77fb      	strb	r3, [r7, #31]
 800b7e2:	e024      	b.n	800b82e <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	330b      	adds	r3, #11
 800b7e8:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800b7ea:	69bb      	ldr	r3, [r7, #24]
 800b7ec:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b7f0:	b29b      	uxth	r3, r3
 800b7f2:	8bba      	ldrh	r2, [r7, #28]
 800b7f4:	429a      	cmp	r2, r3
 800b7f6:	d114      	bne.n	800b822 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	7a9b      	ldrb	r3, [r3, #10]
 800b7fc:	3b03      	subs	r3, #3
 800b7fe:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	695a      	ldr	r2, [r3, #20]
 800b804:	7dfb      	ldrb	r3, [r7, #23]
 800b806:	429a      	cmp	r2, r3
 800b808:	bfa8      	it	ge
 800b80a:	461a      	movge	r2, r3
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6918      	ldr	r0, [r3, #16]
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	1cd9      	adds	r1, r3, #3
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	695b      	ldr	r3, [r3, #20]
 800b81c:	461a      	mov	r2, r3
 800b81e:	f002 fe88 	bl	800e532 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800b822:	69bb      	ldr	r3, [r7, #24]
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d001      	beq.n	800b82e <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800b82a:	2301      	movs	r3, #1
 800b82c:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800b82e:	4809      	ldr	r0, [pc, #36]	@ (800b854 <hci_send_req+0x104>)
 800b830:	f000 fc6e 	bl	800c110 <LST_is_empty>
 800b834:	4603      	mov	r3, r0
 800b836:	2b00      	cmp	r3, #0
 800b838:	d0b5      	beq.n	800b7a6 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800b83a:	7ffb      	ldrb	r3, [r7, #31]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d0ad      	beq.n	800b79c <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800b840:	2001      	movs	r0, #1
 800b842:	f000 f85f 	bl	800b904 <NotifyCmdStatus>

  return 0;
 800b846:	2300      	movs	r3, #0
}
 800b848:	4618      	mov	r0, r3
 800b84a:	3720      	adds	r7, #32
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}
 800b850:	20001784 	.word	0x20001784
 800b854:	20001778 	.word	0x20001778

0800b858 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b086      	sub	sp, #24
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800b860:	480f      	ldr	r0, [pc, #60]	@ (800b8a0 <TlInit+0x48>)
 800b862:	f000 fc45 	bl	800c0f0 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800b866:	4a0f      	ldr	r2, [pc, #60]	@ (800b8a4 <TlInit+0x4c>)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800b86c:	480e      	ldr	r0, [pc, #56]	@ (800b8a8 <TlInit+0x50>)
 800b86e:	f000 fc3f 	bl	800c0f0 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800b872:	4b0e      	ldr	r3, [pc, #56]	@ (800b8ac <TlInit+0x54>)
 800b874:	2201      	movs	r2, #1
 800b876:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800b878:	4b0d      	ldr	r3, [pc, #52]	@ (800b8b0 <TlInit+0x58>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d00a      	beq.n	800b896 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800b884:	4b0b      	ldr	r3, [pc, #44]	@ (800b8b4 <TlInit+0x5c>)
 800b886:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800b888:	4b09      	ldr	r3, [pc, #36]	@ (800b8b0 <TlInit+0x58>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f107 0208 	add.w	r2, r7, #8
 800b890:	4610      	mov	r0, r2
 800b892:	4798      	blx	r3
  }

  return;
 800b894:	bf00      	nop
 800b896:	bf00      	nop
}
 800b898:	3718      	adds	r7, #24
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
 800b89e:	bf00      	nop
 800b8a0:	20001778 	.word	0x20001778
 800b8a4:	20000220 	.word	0x20000220
 800b8a8:	20000218 	.word	0x20000218
 800b8ac:	20000224 	.word	0x20000224
 800b8b0:	20001758 	.word	0x20001758
 800b8b4:	0800b945 	.word	0x0800b945

0800b8b8 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b082      	sub	sp, #8
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	4603      	mov	r3, r0
 800b8c0:	603a      	str	r2, [r7, #0]
 800b8c2:	80fb      	strh	r3, [r7, #6]
 800b8c4:	460b      	mov	r3, r1
 800b8c6:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800b8c8:	4b0c      	ldr	r3, [pc, #48]	@ (800b8fc <SendCmd+0x44>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	88fa      	ldrh	r2, [r7, #6]
 800b8ce:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800b8d2:	4b0a      	ldr	r3, [pc, #40]	@ (800b8fc <SendCmd+0x44>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	797a      	ldrb	r2, [r7, #5]
 800b8d8:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800b8da:	4b08      	ldr	r3, [pc, #32]	@ (800b8fc <SendCmd+0x44>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	330c      	adds	r3, #12
 800b8e0:	797a      	ldrb	r2, [r7, #5]
 800b8e2:	6839      	ldr	r1, [r7, #0]
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f002 fe24 	bl	800e532 <memcpy>

  hciContext.io.Send(0,0);
 800b8ea:	4b05      	ldr	r3, [pc, #20]	@ (800b900 <SendCmd+0x48>)
 800b8ec:	691b      	ldr	r3, [r3, #16]
 800b8ee:	2100      	movs	r1, #0
 800b8f0:	2000      	movs	r0, #0
 800b8f2:	4798      	blx	r3

  return;
 800b8f4:	bf00      	nop
}
 800b8f6:	3708      	adds	r7, #8
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	bd80      	pop	{r7, pc}
 800b8fc:	20000220 	.word	0x20000220
 800b900:	20001758 	.word	0x20001758

0800b904 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b082      	sub	sp, #8
 800b908:	af00      	add	r7, sp, #0
 800b90a:	4603      	mov	r3, r0
 800b90c:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800b90e:	79fb      	ldrb	r3, [r7, #7]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d108      	bne.n	800b926 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800b914:	4b0a      	ldr	r3, [pc, #40]	@ (800b940 <NotifyCmdStatus+0x3c>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d00d      	beq.n	800b938 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800b91c:	4b08      	ldr	r3, [pc, #32]	@ (800b940 <NotifyCmdStatus+0x3c>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	2000      	movs	r0, #0
 800b922:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800b924:	e008      	b.n	800b938 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800b926:	4b06      	ldr	r3, [pc, #24]	@ (800b940 <NotifyCmdStatus+0x3c>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d004      	beq.n	800b938 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800b92e:	4b04      	ldr	r3, [pc, #16]	@ (800b940 <NotifyCmdStatus+0x3c>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	2001      	movs	r0, #1
 800b934:	4798      	blx	r3
  return;
 800b936:	bf00      	nop
 800b938:	bf00      	nop
}
 800b93a:	3708      	adds	r7, #8
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}
 800b940:	20001780 	.word	0x20001780

0800b944 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b082      	sub	sp, #8
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	7a5b      	ldrb	r3, [r3, #9]
 800b950:	2b0f      	cmp	r3, #15
 800b952:	d003      	beq.n	800b95c <TlEvtReceived+0x18>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	7a5b      	ldrb	r3, [r3, #9]
 800b958:	2b0e      	cmp	r3, #14
 800b95a:	d107      	bne.n	800b96c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800b95c:	6879      	ldr	r1, [r7, #4]
 800b95e:	4809      	ldr	r0, [pc, #36]	@ (800b984 <TlEvtReceived+0x40>)
 800b960:	f000 fc1e 	bl	800c1a0 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800b964:	2000      	movs	r0, #0
 800b966:	f7f8 fc23 	bl	80041b0 <hci_cmd_resp_release>
 800b96a:	e006      	b.n	800b97a <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800b96c:	6879      	ldr	r1, [r7, #4]
 800b96e:	4806      	ldr	r0, [pc, #24]	@ (800b988 <TlEvtReceived+0x44>)
 800b970:	f000 fc16 	bl	800c1a0 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800b974:	4804      	ldr	r0, [pc, #16]	@ (800b988 <TlEvtReceived+0x44>)
 800b976:	f7f8 fc0f 	bl	8004198 <hci_notify_asynch_evt>
  }

  return;
 800b97a:	bf00      	nop
}
 800b97c:	3708      	adds	r7, #8
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	20001778 	.word	0x20001778
 800b988:	20000218 	.word	0x20000218

0800b98c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800b98c:	b480      	push	{r7}
 800b98e:	b083      	sub	sp, #12
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	4a05      	ldr	r2, [pc, #20]	@ (800b9ac <hci_register_io_bus+0x20>)
 800b998:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	4a04      	ldr	r2, [pc, #16]	@ (800b9b0 <hci_register_io_bus+0x24>)
 800b99e:	611a      	str	r2, [r3, #16]

  return;
 800b9a0:	bf00      	nop
}
 800b9a2:	370c      	adds	r7, #12
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9aa:	4770      	bx	lr
 800b9ac:	0800cd21 	.word	0x0800cd21
 800b9b0:	0800cd89 	.word	0x0800cd89

0800b9b4 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b084      	sub	sp, #16
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	60f8      	str	r0, [r7, #12]
 800b9bc:	60b9      	str	r1, [r7, #8]
 800b9be:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	68b9      	ldr	r1, [r7, #8]
 800b9c4:	68f8      	ldr	r0, [r7, #12]
 800b9c6:	f002 fdb4 	bl	800e532 <memcpy>
 800b9ca:	4603      	mov	r3, r0
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	3710      	adds	r7, #16
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b084      	sub	sp, #16
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800b9e0:	687a      	ldr	r2, [r7, #4]
 800b9e2:	68b9      	ldr	r1, [r7, #8]
 800b9e4:	68f8      	ldr	r0, [r7, #12]
 800b9e6:	f002 fd25 	bl	800e434 <memset>
 800b9ea:	4603      	mov	r3, r0
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	3710      	adds	r7, #16
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}

0800b9f4 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800b9f4:	b480      	push	{r7}
 800b9f6:	b085      	sub	sp, #20
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800b9fe:	4b0f      	ldr	r3, [pc, #60]	@ (800ba3c <OTP_Read+0x48>)
 800ba00:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ba02:	e002      	b.n	800ba0a <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	3b08      	subs	r3, #8
 800ba08:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	3307      	adds	r3, #7
 800ba0e:	781b      	ldrb	r3, [r3, #0]
 800ba10:	79fa      	ldrb	r2, [r7, #7]
 800ba12:	429a      	cmp	r2, r3
 800ba14:	d003      	beq.n	800ba1e <OTP_Read+0x2a>
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	4a09      	ldr	r2, [pc, #36]	@ (800ba40 <OTP_Read+0x4c>)
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d1f2      	bne.n	800ba04 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	3307      	adds	r3, #7
 800ba22:	781b      	ldrb	r3, [r3, #0]
 800ba24:	79fa      	ldrb	r2, [r7, #7]
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d001      	beq.n	800ba2e <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	3714      	adds	r7, #20
 800ba34:	46bd      	mov	sp, r7
 800ba36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3a:	4770      	bx	lr
 800ba3c:	1fff73f8 	.word	0x1fff73f8
 800ba40:	1fff7000 	.word	0x1fff7000

0800ba44 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b08a      	sub	sp, #40	@ 0x28
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	3301      	adds	r3, #1
 800ba56:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800ba58:	6a3b      	ldr	r3, [r7, #32]
 800ba5a:	781b      	ldrb	r3, [r3, #0]
 800ba5c:	2bff      	cmp	r3, #255	@ 0xff
 800ba5e:	d14f      	bne.n	800bb00 <PeerToPeer_Event_Handler+0xbc>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800ba60:	6a3b      	ldr	r3, [r7, #32]
 800ba62:	3302      	adds	r3, #2
 800ba64:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 800ba66:	69fb      	ldr	r3, [r7, #28]
 800ba68:	881b      	ldrh	r3, [r3, #0]
 800ba6a:	b29b      	uxth	r3, r3
 800ba6c:	461a      	mov	r2, r3
 800ba6e:	f640 4301 	movw	r3, #3073	@ 0xc01
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d140      	bne.n	800baf8 <PeerToPeer_Event_Handler+0xb4>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800ba76:	69fb      	ldr	r3, [r7, #28]
 800ba78:	3302      	adds	r3, #2
 800ba7a:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	885b      	ldrh	r3, [r3, #2]
 800ba80:	b29b      	uxth	r3, r3
 800ba82:	461a      	mov	r2, r3
 800ba84:	4b22      	ldr	r3, [pc, #136]	@ (800bb10 <PeerToPeer_Event_Handler+0xcc>)
 800ba86:	889b      	ldrh	r3, [r3, #4]
 800ba88:	3302      	adds	r3, #2
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d118      	bne.n	800bac0 <PeerToPeer_Event_Handler+0x7c>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 800ba8e:	2301      	movs	r3, #1
 800ba90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800ba94:	69bb      	ldr	r3, [r7, #24]
 800ba96:	7a1b      	ldrb	r3, [r3, #8]
 800ba98:	f003 0301 	and.w	r3, r3, #1
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d007      	beq.n	800bab0 <PeerToPeer_Event_Handler+0x6c>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800baa0:	2300      	movs	r3, #0
 800baa2:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800baa4:	f107 0308 	add.w	r3, r7, #8
 800baa8:	4618      	mov	r0, r3
 800baaa:	f7f8 fbcf 	bl	800424c <P2PS_STM_App_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              P2PS_STM_App_Notification(&Notification);
            }
#endif
        }
        break;
 800baae:	e025      	b.n	800bafc <PeerToPeer_Event_Handler+0xb8>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800bab0:	2301      	movs	r3, #1
 800bab2:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800bab4:	f107 0308 	add.w	r3, r7, #8
 800bab8:	4618      	mov	r0, r3
 800baba:	f7f8 fbc7 	bl	800424c <P2PS_STM_App_Notification>
        break;
 800babe:	e01d      	b.n	800bafc <PeerToPeer_Event_Handler+0xb8>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 800bac0:	69bb      	ldr	r3, [r7, #24]
 800bac2:	885b      	ldrh	r3, [r3, #2]
 800bac4:	b29b      	uxth	r3, r3
 800bac6:	461a      	mov	r2, r3
 800bac8:	4b11      	ldr	r3, [pc, #68]	@ (800bb10 <PeerToPeer_Event_Handler+0xcc>)
 800baca:	885b      	ldrh	r3, [r3, #2]
 800bacc:	3301      	adds	r3, #1
 800bace:	429a      	cmp	r2, r3
 800bad0:	d114      	bne.n	800bafc <PeerToPeer_Event_Handler+0xb8>
              BLE_DBG_P2P_STM_MSG("-- GATT : LED CONFIGURATION RECEIVED\n");
 800bad2:	4810      	ldr	r0, [pc, #64]	@ (800bb14 <PeerToPeer_Event_Handler+0xd0>)
 800bad4:	f002 fbce 	bl	800e274 <puts>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 800bad8:	2303      	movs	r3, #3
 800bada:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800badc:	69bb      	ldr	r3, [r7, #24]
 800bade:	88db      	ldrh	r3, [r3, #6]
 800bae0:	b29b      	uxth	r3, r3
 800bae2:	b2db      	uxtb	r3, r3
 800bae4:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800bae6:	69bb      	ldr	r3, [r7, #24]
 800bae8:	3308      	adds	r3, #8
 800baea:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 800baec:	f107 0308 	add.w	r3, r7, #8
 800baf0:	4618      	mov	r0, r3
 800baf2:	f7f8 fbab 	bl	800424c <P2PS_STM_App_Notification>
        break;
 800baf6:	e001      	b.n	800bafc <PeerToPeer_Event_Handler+0xb8>

        default:
          break;
 800baf8:	bf00      	nop
 800bafa:	e002      	b.n	800bb02 <PeerToPeer_Event_Handler+0xbe>
        break;
 800bafc:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800bafe:	e000      	b.n	800bb02 <PeerToPeer_Event_Handler+0xbe>

    default:
      break;
 800bb00:	bf00      	nop
  }

  return(return_value);
 800bb02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800bb06:	4618      	mov	r0, r3
 800bb08:	3728      	adds	r7, #40	@ 0x28
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	20000228 	.word	0x20000228
 800bb14:	08011628 	.word	0x08011628

0800bb18 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b08a      	sub	sp, #40	@ 0x28
 800bb1c:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800bb1e:	484a      	ldr	r0, [pc, #296]	@ (800bc48 <P2PS_STM_Init+0x130>)
 800bb20:	f001 f850 	bl	800cbc4 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 800bb24:	238f      	movs	r3, #143	@ 0x8f
 800bb26:	703b      	strb	r3, [r7, #0]
 800bb28:	23e5      	movs	r3, #229	@ 0xe5
 800bb2a:	707b      	strb	r3, [r7, #1]
 800bb2c:	23b3      	movs	r3, #179	@ 0xb3
 800bb2e:	70bb      	strb	r3, [r7, #2]
 800bb30:	23d5      	movs	r3, #213	@ 0xd5
 800bb32:	70fb      	strb	r3, [r7, #3]
 800bb34:	232e      	movs	r3, #46	@ 0x2e
 800bb36:	713b      	strb	r3, [r7, #4]
 800bb38:	237f      	movs	r3, #127	@ 0x7f
 800bb3a:	717b      	strb	r3, [r7, #5]
 800bb3c:	234a      	movs	r3, #74	@ 0x4a
 800bb3e:	71bb      	strb	r3, [r7, #6]
 800bb40:	2398      	movs	r3, #152	@ 0x98
 800bb42:	71fb      	strb	r3, [r7, #7]
 800bb44:	232a      	movs	r3, #42	@ 0x2a
 800bb46:	723b      	strb	r3, [r7, #8]
 800bb48:	2348      	movs	r3, #72	@ 0x48
 800bb4a:	727b      	strb	r3, [r7, #9]
 800bb4c:	237a      	movs	r3, #122	@ 0x7a
 800bb4e:	72bb      	strb	r3, [r7, #10]
 800bb50:	23cc      	movs	r3, #204	@ 0xcc
 800bb52:	72fb      	strb	r3, [r7, #11]
 800bb54:	2340      	movs	r3, #64	@ 0x40
 800bb56:	733b      	strb	r3, [r7, #12]
 800bb58:	23fe      	movs	r3, #254	@ 0xfe
 800bb5a:	737b      	strb	r3, [r7, #13]
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	73bb      	strb	r3, [r7, #14]
 800bb60:	2300      	movs	r3, #0
 800bb62:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800bb64:	4639      	mov	r1, r7
 800bb66:	4b39      	ldr	r3, [pc, #228]	@ (800bc4c <P2PS_STM_Init+0x134>)
 800bb68:	9300      	str	r3, [sp, #0]
 800bb6a:	2306      	movs	r3, #6
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	2002      	movs	r0, #2
 800bb70:	f7fe fef4 	bl	800a95c <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800bb74:	2319      	movs	r3, #25
 800bb76:	703b      	strb	r3, [r7, #0]
 800bb78:	23ed      	movs	r3, #237	@ 0xed
 800bb7a:	707b      	strb	r3, [r7, #1]
 800bb7c:	2382      	movs	r3, #130	@ 0x82
 800bb7e:	70bb      	strb	r3, [r7, #2]
 800bb80:	23ae      	movs	r3, #174	@ 0xae
 800bb82:	70fb      	strb	r3, [r7, #3]
 800bb84:	23ed      	movs	r3, #237	@ 0xed
 800bb86:	713b      	strb	r3, [r7, #4]
 800bb88:	2321      	movs	r3, #33	@ 0x21
 800bb8a:	717b      	strb	r3, [r7, #5]
 800bb8c:	234c      	movs	r3, #76	@ 0x4c
 800bb8e:	71bb      	strb	r3, [r7, #6]
 800bb90:	239d      	movs	r3, #157	@ 0x9d
 800bb92:	71fb      	strb	r3, [r7, #7]
 800bb94:	2341      	movs	r3, #65	@ 0x41
 800bb96:	723b      	strb	r3, [r7, #8]
 800bb98:	2345      	movs	r3, #69	@ 0x45
 800bb9a:	727b      	strb	r3, [r7, #9]
 800bb9c:	2322      	movs	r3, #34	@ 0x22
 800bb9e:	72bb      	strb	r3, [r7, #10]
 800bba0:	238e      	movs	r3, #142	@ 0x8e
 800bba2:	72fb      	strb	r3, [r7, #11]
 800bba4:	2341      	movs	r3, #65	@ 0x41
 800bba6:	733b      	strb	r3, [r7, #12]
 800bba8:	23fe      	movs	r3, #254	@ 0xfe
 800bbaa:	737b      	strb	r3, [r7, #13]
 800bbac:	2300      	movs	r3, #0
 800bbae:	73bb      	strb	r3, [r7, #14]
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800bbb4:	4b25      	ldr	r3, [pc, #148]	@ (800bc4c <P2PS_STM_Init+0x134>)
 800bbb6:	8818      	ldrh	r0, [r3, #0]
 800bbb8:	463a      	mov	r2, r7
 800bbba:	4b25      	ldr	r3, [pc, #148]	@ (800bc50 <P2PS_STM_Init+0x138>)
 800bbbc:	9305      	str	r3, [sp, #20]
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	9304      	str	r3, [sp, #16]
 800bbc2:	230a      	movs	r3, #10
 800bbc4:	9303      	str	r3, [sp, #12]
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	9302      	str	r3, [sp, #8]
 800bbca:	2300      	movs	r3, #0
 800bbcc:	9301      	str	r3, [sp, #4]
 800bbce:	2306      	movs	r3, #6
 800bbd0:	9300      	str	r3, [sp, #0]
 800bbd2:	2302      	movs	r3, #2
 800bbd4:	2102      	movs	r1, #2
 800bbd6:	f7fe ff97 	bl	800ab08 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800bbda:	2319      	movs	r3, #25
 800bbdc:	703b      	strb	r3, [r7, #0]
 800bbde:	23ed      	movs	r3, #237	@ 0xed
 800bbe0:	707b      	strb	r3, [r7, #1]
 800bbe2:	2382      	movs	r3, #130	@ 0x82
 800bbe4:	70bb      	strb	r3, [r7, #2]
 800bbe6:	23ae      	movs	r3, #174	@ 0xae
 800bbe8:	70fb      	strb	r3, [r7, #3]
 800bbea:	23ed      	movs	r3, #237	@ 0xed
 800bbec:	713b      	strb	r3, [r7, #4]
 800bbee:	2321      	movs	r3, #33	@ 0x21
 800bbf0:	717b      	strb	r3, [r7, #5]
 800bbf2:	234c      	movs	r3, #76	@ 0x4c
 800bbf4:	71bb      	strb	r3, [r7, #6]
 800bbf6:	239d      	movs	r3, #157	@ 0x9d
 800bbf8:	71fb      	strb	r3, [r7, #7]
 800bbfa:	2341      	movs	r3, #65	@ 0x41
 800bbfc:	723b      	strb	r3, [r7, #8]
 800bbfe:	2345      	movs	r3, #69	@ 0x45
 800bc00:	727b      	strb	r3, [r7, #9]
 800bc02:	2322      	movs	r3, #34	@ 0x22
 800bc04:	72bb      	strb	r3, [r7, #10]
 800bc06:	238e      	movs	r3, #142	@ 0x8e
 800bc08:	72fb      	strb	r3, [r7, #11]
 800bc0a:	2342      	movs	r3, #66	@ 0x42
 800bc0c:	733b      	strb	r3, [r7, #12]
 800bc0e:	23fe      	movs	r3, #254	@ 0xfe
 800bc10:	737b      	strb	r3, [r7, #13]
 800bc12:	2300      	movs	r3, #0
 800bc14:	73bb      	strb	r3, [r7, #14]
 800bc16:	2300      	movs	r3, #0
 800bc18:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800bc1a:	4b0c      	ldr	r3, [pc, #48]	@ (800bc4c <P2PS_STM_Init+0x134>)
 800bc1c:	8818      	ldrh	r0, [r3, #0]
 800bc1e:	463a      	mov	r2, r7
 800bc20:	4b0c      	ldr	r3, [pc, #48]	@ (800bc54 <P2PS_STM_Init+0x13c>)
 800bc22:	9305      	str	r3, [sp, #20]
 800bc24:	2301      	movs	r3, #1
 800bc26:	9304      	str	r3, [sp, #16]
 800bc28:	230a      	movs	r3, #10
 800bc2a:	9303      	str	r3, [sp, #12]
 800bc2c:	2301      	movs	r3, #1
 800bc2e:	9302      	str	r3, [sp, #8]
 800bc30:	2300      	movs	r3, #0
 800bc32:	9301      	str	r3, [sp, #4]
 800bc34:	2310      	movs	r3, #16
 800bc36:	9300      	str	r3, [sp, #0]
 800bc38:	2302      	movs	r3, #2
 800bc3a:	2102      	movs	r1, #2
 800bc3c:	f7fe ff64 	bl	800ab08 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 800bc40:	bf00      	nop
}
 800bc42:	3710      	adds	r7, #16
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}
 800bc48:	0800ba45 	.word	0x0800ba45
 800bc4c:	20000228 	.word	0x20000228
 800bc50:	2000022a 	.word	0x2000022a
 800bc54:	2000022c 	.word	0x2000022c

0800bc58 <P2PS_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b086      	sub	sp, #24
 800bc5c:	af02      	add	r7, sp, #8
 800bc5e:	4603      	mov	r3, r0
 800bc60:	6039      	str	r1, [r7, #0]
 800bc62:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800bc64:	2392      	movs	r3, #146	@ 0x92
 800bc66:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800bc68:	88fb      	ldrh	r3, [r7, #6]
 800bc6a:	f64f 6242 	movw	r2, #65090	@ 0xfe42
 800bc6e:	4293      	cmp	r3, r2
 800bc70:	d10c      	bne.n	800bc8c <P2PS_STM_App_Update_Char+0x34>
  {
    case P2P_NOTIFY_CHAR_UUID:
      
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800bc72:	4b09      	ldr	r3, [pc, #36]	@ (800bc98 <P2PS_STM_App_Update_Char+0x40>)
 800bc74:	8818      	ldrh	r0, [r3, #0]
 800bc76:	4b08      	ldr	r3, [pc, #32]	@ (800bc98 <P2PS_STM_App_Update_Char+0x40>)
 800bc78:	8899      	ldrh	r1, [r3, #4]
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	9300      	str	r3, [sp, #0]
 800bc7e:	2302      	movs	r3, #2
 800bc80:	2200      	movs	r2, #0
 800bc82:	f7ff f849 	bl	800ad18 <aci_gatt_update_char_value>
 800bc86:	4603      	mov	r3, r0
 800bc88:	73fb      	strb	r3, [r7, #15]
                             aPeerToPeerContext.P2PNotifyServerToClientCharHdle,
                              0, /* charValOffset */
                             2, /* charValueLen */
                             (uint8_t *)  pPayload);
    
      break;
 800bc8a:	e000      	b.n	800bc8e <P2PS_STM_App_Update_Char+0x36>

    default:
      break;
 800bc8c:	bf00      	nop
  }

  return result;
 800bc8e:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 800bc90:	4618      	mov	r0, r3
 800bc92:	3710      	adds	r7, #16
 800bc94:	46bd      	mov	sp, r7
 800bc96:	bd80      	pop	{r7, pc}
 800bc98:	20000228 	.word	0x20000228

0800bc9c <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b088      	sub	sp, #32
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800bca4:	f107 030c 	add.w	r3, r7, #12
 800bca8:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800bcb0:	69fb      	ldr	r3, [r7, #28]
 800bcb2:	2137      	movs	r1, #55	@ 0x37
 800bcb4:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800bcb8:	f000 f94c 	bl	800bf54 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800bcbc:	69fb      	ldr	r3, [r7, #28]
 800bcbe:	330b      	adds	r3, #11
 800bcc0:	78db      	ldrb	r3, [r3, #3]
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3720      	adds	r7, #32
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}

0800bcca <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800bcca:	b580      	push	{r7, lr}
 800bccc:	b088      	sub	sp, #32
 800bcce:	af00      	add	r7, sp, #0
 800bcd0:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800bcd2:	f107 030c 	add.w	r3, r7, #12
 800bcd6:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800bcde:	69fb      	ldr	r3, [r7, #28]
 800bce0:	210f      	movs	r1, #15
 800bce2:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800bce6:	f000 f935 	bl	800bf54 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800bcea:	69fb      	ldr	r3, [r7, #28]
 800bcec:	330b      	adds	r3, #11
 800bcee:	78db      	ldrb	r3, [r3, #3]
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3720      	adds	r7, #32
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}

0800bcf8 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b088      	sub	sp, #32
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800bd00:	f107 030c 	add.w	r3, r7, #12
 800bd04:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800bd06:	69fb      	ldr	r3, [r7, #28]
 800bd08:	687a      	ldr	r2, [r7, #4]
 800bd0a:	2110      	movs	r1, #16
 800bd0c:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800bd10:	f000 f920 	bl	800bf54 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800bd14:	69fb      	ldr	r3, [r7, #28]
 800bd16:	330b      	adds	r3, #11
 800bd18:	78db      	ldrb	r3, [r3, #3]
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	3720      	adds	r7, #32
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}
	...

0800bd24 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800bd24:	b480      	push	{r7}
 800bd26:	b08b      	sub	sp, #44	@ 0x2c
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800bd30:	2300      	movs	r3, #0
 800bd32:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800bd34:	2300      	movs	r3, #0
 800bd36:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800bd40:	2300      	movs	r3, #0
 800bd42:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800bd44:	2300      	movs	r3, #0
 800bd46:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800bd4c:	4b4a      	ldr	r3, [pc, #296]	@ (800be78 <SHCI_GetWirelessFwInfo+0x154>)
 800bd4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd50:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800bd54:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	009b      	lsls	r3, r3, #2
 800bd5a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800bd5e:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	4a44      	ldr	r2, [pc, #272]	@ (800be7c <SHCI_GetWirelessFwInfo+0x158>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d10f      	bne.n	800bd90 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800bd70:	68bb      	ldr	r3, [r7, #8]
 800bd72:	695b      	ldr	r3, [r3, #20]
 800bd74:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	699b      	ldr	r3, [r3, #24]
 800bd7a:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	69db      	ldr	r3, [r3, #28]
 800bd80:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	68db      	ldr	r3, [r3, #12]
 800bd86:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	691b      	ldr	r3, [r3, #16]
 800bd8c:	617b      	str	r3, [r7, #20]
 800bd8e:	e01a      	b.n	800bdc6 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800bd98:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800bd9c:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	691b      	ldr	r3, [r3, #16]
 800bda4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	695b      	ldr	r3, [r3, #20]
 800bdac:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	699b      	ldr	r3, [r3, #24]
 800bdb4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	689b      	ldr	r3, [r3, #8]
 800bdc4:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800bdc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc8:	0e1b      	lsrs	r3, r3, #24
 800bdca:	b2da      	uxtb	r2, r3
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800bdd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd2:	0c1b      	lsrs	r3, r3, #16
 800bdd4:	b2da      	uxtb	r2, r3
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800bdda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bddc:	0a1b      	lsrs	r3, r3, #8
 800bdde:	b2da      	uxtb	r2, r3
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800bde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde6:	091b      	lsrs	r3, r3, #4
 800bde8:	b2db      	uxtb	r3, r3
 800bdea:	f003 030f 	and.w	r3, r3, #15
 800bdee:	b2da      	uxtb	r2, r3
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800bdf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdf6:	b2db      	uxtb	r3, r3
 800bdf8:	f003 030f 	and.w	r3, r3, #15
 800bdfc:	b2da      	uxtb	r2, r3
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800be02:	6a3b      	ldr	r3, [r7, #32]
 800be04:	0e1b      	lsrs	r3, r3, #24
 800be06:	b2da      	uxtb	r2, r3
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800be0c:	6a3b      	ldr	r3, [r7, #32]
 800be0e:	0c1b      	lsrs	r3, r3, #16
 800be10:	b2da      	uxtb	r2, r3
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800be16:	6a3b      	ldr	r3, [r7, #32]
 800be18:	0a1b      	lsrs	r3, r3, #8
 800be1a:	b2da      	uxtb	r2, r3
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800be20:	6a3b      	ldr	r3, [r7, #32]
 800be22:	b2da      	uxtb	r2, r3
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800be28:	69fb      	ldr	r3, [r7, #28]
 800be2a:	b2da      	uxtb	r2, r3
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800be30:	69bb      	ldr	r3, [r7, #24]
 800be32:	0e1b      	lsrs	r3, r3, #24
 800be34:	b2da      	uxtb	r2, r3
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800be3a:	69bb      	ldr	r3, [r7, #24]
 800be3c:	0c1b      	lsrs	r3, r3, #16
 800be3e:	b2da      	uxtb	r2, r3
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	0a1b      	lsrs	r3, r3, #8
 800be48:	b2da      	uxtb	r2, r3
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	0e1b      	lsrs	r3, r3, #24
 800be52:	b2da      	uxtb	r2, r3
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800be58:	697b      	ldr	r3, [r7, #20]
 800be5a:	0c1b      	lsrs	r3, r3, #16
 800be5c:	b2da      	uxtb	r2, r3
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800be62:	697b      	ldr	r3, [r7, #20]
 800be64:	b2da      	uxtb	r2, r3
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800be6a:	2300      	movs	r3, #0
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	372c      	adds	r7, #44	@ 0x2c
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr
 800be78:	58004000 	.word	0x58004000
 800be7c:	a94656b9 	.word	0xa94656b9

0800be80 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
 800be88:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	4a08      	ldr	r2, [pc, #32]	@ (800beb0 <shci_init+0x30>)
 800be90:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800be92:	4a08      	ldr	r2, [pc, #32]	@ (800beb4 <shci_init+0x34>)
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800be98:	4806      	ldr	r0, [pc, #24]	@ (800beb4 <shci_init+0x34>)
 800be9a:	f000 f915 	bl	800c0c8 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	4618      	mov	r0, r3
 800bea4:	f000 f898 	bl	800bfd8 <TlInit>

  return;
 800bea8:	bf00      	nop
}
 800beaa:	3708      	adds	r7, #8
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}
 800beb0:	200017a8 	.word	0x200017a8
 800beb4:	20001788 	.word	0x20001788

0800beb8 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b084      	sub	sp, #16
 800bebc:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800bebe:	4822      	ldr	r0, [pc, #136]	@ (800bf48 <shci_user_evt_proc+0x90>)
 800bec0:	f000 f926 	bl	800c110 <LST_is_empty>
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d12b      	bne.n	800bf22 <shci_user_evt_proc+0x6a>
 800beca:	4b20      	ldr	r3, [pc, #128]	@ (800bf4c <shci_user_evt_proc+0x94>)
 800becc:	781b      	ldrb	r3, [r3, #0]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d027      	beq.n	800bf22 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800bed2:	f107 030c 	add.w	r3, r7, #12
 800bed6:	4619      	mov	r1, r3
 800bed8:	481b      	ldr	r0, [pc, #108]	@ (800bf48 <shci_user_evt_proc+0x90>)
 800beda:	f000 f9a8 	bl	800c22e <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800bede:	4b1c      	ldr	r3, [pc, #112]	@ (800bf50 <shci_user_evt_proc+0x98>)
 800bee0:	69db      	ldr	r3, [r3, #28]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d00c      	beq.n	800bf00 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800beea:	2301      	movs	r3, #1
 800beec:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800beee:	4b18      	ldr	r3, [pc, #96]	@ (800bf50 <shci_user_evt_proc+0x98>)
 800bef0:	69db      	ldr	r3, [r3, #28]
 800bef2:	1d3a      	adds	r2, r7, #4
 800bef4:	4610      	mov	r0, r2
 800bef6:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800bef8:	793a      	ldrb	r2, [r7, #4]
 800befa:	4b14      	ldr	r3, [pc, #80]	@ (800bf4c <shci_user_evt_proc+0x94>)
 800befc:	701a      	strb	r2, [r3, #0]
 800befe:	e002      	b.n	800bf06 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800bf00:	4b12      	ldr	r3, [pc, #72]	@ (800bf4c <shci_user_evt_proc+0x94>)
 800bf02:	2201      	movs	r2, #1
 800bf04:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800bf06:	4b11      	ldr	r3, [pc, #68]	@ (800bf4c <shci_user_evt_proc+0x94>)
 800bf08:	781b      	ldrb	r3, [r3, #0]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d004      	beq.n	800bf18 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	4618      	mov	r0, r3
 800bf12:	f001 f84d 	bl	800cfb0 <TL_MM_EvtDone>
 800bf16:	e004      	b.n	800bf22 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	480a      	ldr	r0, [pc, #40]	@ (800bf48 <shci_user_evt_proc+0x90>)
 800bf1e:	f000 f919 	bl	800c154 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800bf22:	4809      	ldr	r0, [pc, #36]	@ (800bf48 <shci_user_evt_proc+0x90>)
 800bf24:	f000 f8f4 	bl	800c110 <LST_is_empty>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d107      	bne.n	800bf3e <shci_user_evt_proc+0x86>
 800bf2e:	4b07      	ldr	r3, [pc, #28]	@ (800bf4c <shci_user_evt_proc+0x94>)
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d003      	beq.n	800bf3e <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800bf36:	4804      	ldr	r0, [pc, #16]	@ (800bf48 <shci_user_evt_proc+0x90>)
 800bf38:	f7f5 fcc6 	bl	80018c8 <shci_notify_asynch_evt>
  }


  return;
 800bf3c:	bf00      	nop
 800bf3e:	bf00      	nop
}
 800bf40:	3710      	adds	r7, #16
 800bf42:	46bd      	mov	sp, r7
 800bf44:	bd80      	pop	{r7, pc}
 800bf46:	bf00      	nop
 800bf48:	2000023c 	.word	0x2000023c
 800bf4c:	2000024c 	.word	0x2000024c
 800bf50:	20001788 	.word	0x20001788

0800bf54 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b084      	sub	sp, #16
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	60ba      	str	r2, [r7, #8]
 800bf5c:	607b      	str	r3, [r7, #4]
 800bf5e:	4603      	mov	r3, r0
 800bf60:	81fb      	strh	r3, [r7, #14]
 800bf62:	460b      	mov	r3, r1
 800bf64:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800bf66:	2000      	movs	r0, #0
 800bf68:	f000 f868 	bl	800c03c <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800bf6c:	4b17      	ldr	r3, [pc, #92]	@ (800bfcc <shci_send+0x78>)
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	89fa      	ldrh	r2, [r7, #14]
 800bf72:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800bf76:	4b15      	ldr	r3, [pc, #84]	@ (800bfcc <shci_send+0x78>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	7b7a      	ldrb	r2, [r7, #13]
 800bf7c:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800bf7e:	4b13      	ldr	r3, [pc, #76]	@ (800bfcc <shci_send+0x78>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	330c      	adds	r3, #12
 800bf84:	7b7a      	ldrb	r2, [r7, #13]
 800bf86:	68b9      	ldr	r1, [r7, #8]
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f002 fad2 	bl	800e532 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800bf8e:	4b10      	ldr	r3, [pc, #64]	@ (800bfd0 <shci_send+0x7c>)
 800bf90:	2201      	movs	r2, #1
 800bf92:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800bf94:	4b0f      	ldr	r3, [pc, #60]	@ (800bfd4 <shci_send+0x80>)
 800bf96:	691b      	ldr	r3, [r3, #16]
 800bf98:	2100      	movs	r1, #0
 800bf9a:	2000      	movs	r0, #0
 800bf9c:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800bf9e:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800bfa2:	f7f5 fca8 	bl	80018f6 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f103 0008 	add.w	r0, r3, #8
 800bfac:	4b07      	ldr	r3, [pc, #28]	@ (800bfcc <shci_send+0x78>)
 800bfae:	6819      	ldr	r1, [r3, #0]
 800bfb0:	4b06      	ldr	r3, [pc, #24]	@ (800bfcc <shci_send+0x78>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	789b      	ldrb	r3, [r3, #2]
 800bfb6:	3303      	adds	r3, #3
 800bfb8:	461a      	mov	r2, r3
 800bfba:	f002 faba 	bl	800e532 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800bfbe:	2001      	movs	r0, #1
 800bfc0:	f000 f83c 	bl	800c03c <Cmd_SetStatus>

  return;
 800bfc4:	bf00      	nop
}
 800bfc6:	3710      	adds	r7, #16
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}
 800bfcc:	20000248 	.word	0x20000248
 800bfd0:	200017ac 	.word	0x200017ac
 800bfd4:	20001788 	.word	0x20001788

0800bfd8 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b086      	sub	sp, #24
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800bfe0:	4a10      	ldr	r2, [pc, #64]	@ (800c024 <TlInit+0x4c>)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800bfe6:	4810      	ldr	r0, [pc, #64]	@ (800c028 <TlInit+0x50>)
 800bfe8:	f000 f882 	bl	800c0f0 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800bfec:	2001      	movs	r0, #1
 800bfee:	f000 f825 	bl	800c03c <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800bff2:	4b0e      	ldr	r3, [pc, #56]	@ (800c02c <TlInit+0x54>)
 800bff4:	2201      	movs	r2, #1
 800bff6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800bff8:	4b0d      	ldr	r3, [pc, #52]	@ (800c030 <TlInit+0x58>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d00c      	beq.n	800c01a <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800c004:	4b0b      	ldr	r3, [pc, #44]	@ (800c034 <TlInit+0x5c>)
 800c006:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800c008:	4b0b      	ldr	r3, [pc, #44]	@ (800c038 <TlInit+0x60>)
 800c00a:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800c00c:	4b08      	ldr	r3, [pc, #32]	@ (800c030 <TlInit+0x58>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f107 020c 	add.w	r2, r7, #12
 800c014:	4610      	mov	r0, r2
 800c016:	4798      	blx	r3
  }

  return;
 800c018:	bf00      	nop
 800c01a:	bf00      	nop
}
 800c01c:	3718      	adds	r7, #24
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	20000248 	.word	0x20000248
 800c028:	2000023c 	.word	0x2000023c
 800c02c:	2000024c 	.word	0x2000024c
 800c030:	20001788 	.word	0x20001788
 800c034:	0800c08d 	.word	0x0800c08d
 800c038:	0800c0a5 	.word	0x0800c0a5

0800c03c <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b082      	sub	sp, #8
 800c040:	af00      	add	r7, sp, #0
 800c042:	4603      	mov	r3, r0
 800c044:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800c046:	79fb      	ldrb	r3, [r7, #7]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d10b      	bne.n	800c064 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800c04c:	4b0d      	ldr	r3, [pc, #52]	@ (800c084 <Cmd_SetStatus+0x48>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d003      	beq.n	800c05c <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800c054:	4b0b      	ldr	r3, [pc, #44]	@ (800c084 <Cmd_SetStatus+0x48>)
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	2000      	movs	r0, #0
 800c05a:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800c05c:	4b0a      	ldr	r3, [pc, #40]	@ (800c088 <Cmd_SetStatus+0x4c>)
 800c05e:	2200      	movs	r2, #0
 800c060:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800c062:	e00b      	b.n	800c07c <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800c064:	4b08      	ldr	r3, [pc, #32]	@ (800c088 <Cmd_SetStatus+0x4c>)
 800c066:	2201      	movs	r2, #1
 800c068:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800c06a:	4b06      	ldr	r3, [pc, #24]	@ (800c084 <Cmd_SetStatus+0x48>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d004      	beq.n	800c07c <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800c072:	4b04      	ldr	r3, [pc, #16]	@ (800c084 <Cmd_SetStatus+0x48>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	2001      	movs	r0, #1
 800c078:	4798      	blx	r3
  return;
 800c07a:	bf00      	nop
 800c07c:	bf00      	nop
}
 800c07e:	3708      	adds	r7, #8
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}
 800c084:	200017a8 	.word	0x200017a8
 800c088:	20000244 	.word	0x20000244

0800c08c <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b082      	sub	sp, #8
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800c094:	2000      	movs	r0, #0
 800c096:	f7f5 fc23 	bl	80018e0 <shci_cmd_resp_release>

  return;
 800c09a:	bf00      	nop
}
 800c09c:	3708      	adds	r7, #8
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	bd80      	pop	{r7, pc}
	...

0800c0a4 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b082      	sub	sp, #8
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800c0ac:	6879      	ldr	r1, [r7, #4]
 800c0ae:	4805      	ldr	r0, [pc, #20]	@ (800c0c4 <TlUserEvtReceived+0x20>)
 800c0b0:	f000 f876 	bl	800c1a0 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c0b4:	4803      	ldr	r0, [pc, #12]	@ (800c0c4 <TlUserEvtReceived+0x20>)
 800c0b6:	f7f5 fc07 	bl	80018c8 <shci_notify_asynch_evt>

  return;
 800c0ba:	bf00      	nop
}
 800c0bc:	3708      	adds	r7, #8
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}
 800c0c2:	bf00      	nop
 800c0c4:	2000023c 	.word	0x2000023c

0800c0c8 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b083      	sub	sp, #12
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	4a05      	ldr	r2, [pc, #20]	@ (800c0e8 <shci_register_io_bus+0x20>)
 800c0d4:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	4a04      	ldr	r2, [pc, #16]	@ (800c0ec <shci_register_io_bus+0x24>)
 800c0da:	611a      	str	r2, [r3, #16]

  return;
 800c0dc:	bf00      	nop
}
 800c0de:	370c      	adds	r7, #12
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e6:	4770      	bx	lr
 800c0e8:	0800ce3d 	.word	0x0800ce3d
 800c0ec:	0800ce91 	.word	0x0800ce91

0800c0f0 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b083      	sub	sp, #12
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	687a      	ldr	r2, [r7, #4]
 800c0fc:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	687a      	ldr	r2, [r7, #4]
 800c102:	605a      	str	r2, [r3, #4]
}
 800c104:	bf00      	nop
 800c106:	370c      	adds	r7, #12
 800c108:	46bd      	mov	sp, r7
 800c10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10e:	4770      	bx	lr

0800c110 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800c110:	b480      	push	{r7}
 800c112:	b087      	sub	sp, #28
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c118:	f3ef 8310 	mrs	r3, PRIMASK
 800c11c:	60fb      	str	r3, [r7, #12]
  return(result);
 800c11e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c120:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800c122:	b672      	cpsid	i
}
 800c124:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	687a      	ldr	r2, [r7, #4]
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d102      	bne.n	800c136 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800c130:	2301      	movs	r3, #1
 800c132:	75fb      	strb	r3, [r7, #23]
 800c134:	e001      	b.n	800c13a <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800c136:	2300      	movs	r3, #0
 800c138:	75fb      	strb	r3, [r7, #23]
 800c13a:	693b      	ldr	r3, [r7, #16]
 800c13c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	f383 8810 	msr	PRIMASK, r3
}
 800c144:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800c146:	7dfb      	ldrb	r3, [r7, #23]
}
 800c148:	4618      	mov	r0, r3
 800c14a:	371c      	adds	r7, #28
 800c14c:	46bd      	mov	sp, r7
 800c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c152:	4770      	bx	lr

0800c154 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800c154:	b480      	push	{r7}
 800c156:	b087      	sub	sp, #28
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
 800c15c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c15e:	f3ef 8310 	mrs	r3, PRIMASK
 800c162:	60fb      	str	r3, [r7, #12]
  return(result);
 800c164:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c166:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c168:	b672      	cpsid	i
}
 800c16a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681a      	ldr	r2, [r3, #0]
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	687a      	ldr	r2, [r7, #4]
 800c178:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	683a      	ldr	r2, [r7, #0]
 800c17e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	683a      	ldr	r2, [r7, #0]
 800c186:	605a      	str	r2, [r3, #4]
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	f383 8810 	msr	PRIMASK, r3
}
 800c192:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c194:	bf00      	nop
 800c196:	371c      	adds	r7, #28
 800c198:	46bd      	mov	sp, r7
 800c19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19e:	4770      	bx	lr

0800c1a0 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800c1a0:	b480      	push	{r7}
 800c1a2:	b087      	sub	sp, #28
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
 800c1a8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c1aa:	f3ef 8310 	mrs	r3, PRIMASK
 800c1ae:	60fb      	str	r3, [r7, #12]
  return(result);
 800c1b0:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c1b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c1b4:	b672      	cpsid	i
}
 800c1b6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	687a      	ldr	r2, [r7, #4]
 800c1bc:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	685a      	ldr	r2, [r3, #4]
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	683a      	ldr	r2, [r7, #0]
 800c1ca:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	683a      	ldr	r2, [r7, #0]
 800c1d2:	601a      	str	r2, [r3, #0]
 800c1d4:	697b      	ldr	r3, [r7, #20]
 800c1d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	f383 8810 	msr	PRIMASK, r3
}
 800c1de:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c1e0:	bf00      	nop
 800c1e2:	371c      	adds	r7, #28
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ea:	4770      	bx	lr

0800c1ec <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b087      	sub	sp, #28
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c1f4:	f3ef 8310 	mrs	r3, PRIMASK
 800c1f8:	60fb      	str	r3, [r7, #12]
  return(result);
 800c1fa:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c1fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c1fe:	b672      	cpsid	i
}
 800c200:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	685b      	ldr	r3, [r3, #4]
 800c206:	687a      	ldr	r2, [r7, #4]
 800c208:	6812      	ldr	r2, [r2, #0]
 800c20a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	687a      	ldr	r2, [r7, #4]
 800c212:	6852      	ldr	r2, [r2, #4]
 800c214:	605a      	str	r2, [r3, #4]
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c21a:	693b      	ldr	r3, [r7, #16]
 800c21c:	f383 8810 	msr	PRIMASK, r3
}
 800c220:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c222:	bf00      	nop
 800c224:	371c      	adds	r7, #28
 800c226:	46bd      	mov	sp, r7
 800c228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22c:	4770      	bx	lr

0800c22e <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800c22e:	b580      	push	{r7, lr}
 800c230:	b086      	sub	sp, #24
 800c232:	af00      	add	r7, sp, #0
 800c234:	6078      	str	r0, [r7, #4]
 800c236:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c238:	f3ef 8310 	mrs	r3, PRIMASK
 800c23c:	60fb      	str	r3, [r7, #12]
  return(result);
 800c23e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c240:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c242:	b672      	cpsid	i
}
 800c244:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681a      	ldr	r2, [r3, #0]
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	4618      	mov	r0, r3
 800c254:	f7ff ffca 	bl	800c1ec <LST_remove_node>
 800c258:	697b      	ldr	r3, [r7, #20]
 800c25a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	f383 8810 	msr	PRIMASK, r3
}
 800c262:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c264:	bf00      	nop
 800c266:	3718      	adds	r7, #24
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}

0800c26c <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800c26c:	b480      	push	{r7}
 800c26e:	b085      	sub	sp, #20
 800c270:	af00      	add	r7, sp, #0
 800c272:	60f8      	str	r0, [r7, #12]
 800c274:	60b9      	str	r1, [r7, #8]
 800c276:	607a      	str	r2, [r7, #4]
 800c278:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	68ba      	ldr	r2, [r7, #8]
 800c27e:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	2200      	movs	r2, #0
 800c284:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2200      	movs	r2, #0
 800c28a:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2200      	movs	r2, #0
 800c290:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	2200      	movs	r2, #0
 800c296:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	687a      	ldr	r2, [r7, #4]
 800c29c:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	887a      	ldrh	r2, [r7, #2]
 800c2a2:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	7e3a      	ldrb	r2, [r7, #24]
 800c2a8:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800c2aa:	7e3b      	ldrb	r3, [r7, #24]
 800c2ac:	f003 0302 	and.w	r3, r3, #2
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d006      	beq.n	800c2c2 <CircularQueue_Init+0x56>
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	891b      	ldrh	r3, [r3, #8]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d002      	beq.n	800c2c2 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800c2bc:	f04f 33ff 	mov.w	r3, #4294967295
 800c2c0:	e000      	b.n	800c2c4 <CircularQueue_Init+0x58>
  }
  return 0;
 800c2c2:	2300      	movs	r3, #0
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	3714      	adds	r7, #20
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ce:	4770      	bx	lr

0800c2d0 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b08e      	sub	sp, #56	@ 0x38
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	60f8      	str	r0, [r7, #12]
 800c2d8:	60b9      	str	r1, [r7, #8]
 800c2da:	603b      	str	r3, [r7, #0]
 800c2dc:	4613      	mov	r3, r2
 800c2de:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	891b      	ldrh	r3, [r3, #8]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d101      	bne.n	800c308 <CircularQueue_Add+0x38>
 800c304:	2302      	movs	r3, #2
 800c306:	e000      	b.n	800c30a <CircularQueue_Add+0x3a>
 800c308:	2300      	movs	r3, #0
 800c30a:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	695b      	ldr	r3, [r3, #20]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d029      	beq.n	800c368 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	891b      	ldrh	r3, [r3, #8]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d122      	bne.n	800c362 <CircularQueue_Add+0x92>
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681a      	ldr	r2, [r3, #0]
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	691b      	ldr	r3, [r3, #16]
 800c324:	4413      	add	r3, r2
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	4618      	mov	r0, r3
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	681a      	ldr	r2, [r3, #0]
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	691b      	ldr	r3, [r3, #16]
 800c332:	1c59      	adds	r1, r3, #1
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	685b      	ldr	r3, [r3, #4]
 800c338:	4299      	cmp	r1, r3
 800c33a:	d306      	bcc.n	800c34a <CircularQueue_Add+0x7a>
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	6919      	ldr	r1, [r3, #16]
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	685b      	ldr	r3, [r3, #4]
 800c344:	1acb      	subs	r3, r1, r3
 800c346:	3301      	adds	r3, #1
 800c348:	e002      	b.n	800c350 <CircularQueue_Add+0x80>
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	691b      	ldr	r3, [r3, #16]
 800c34e:	3301      	adds	r3, #1
 800c350:	4413      	add	r3, r2
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	021b      	lsls	r3, r3, #8
 800c356:	b29b      	uxth	r3, r3
 800c358:	4403      	add	r3, r0
 800c35a:	b29b      	uxth	r3, r3
 800c35c:	3302      	adds	r3, #2
 800c35e:	b29b      	uxth	r3, r3
 800c360:	e001      	b.n	800c366 <CircularQueue_Add+0x96>
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	891b      	ldrh	r3, [r3, #8]
 800c366:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	891b      	ldrh	r3, [r3, #8]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d002      	beq.n	800c376 <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	891b      	ldrh	r3, [r3, #8]
 800c374:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	691a      	ldr	r2, [r3, #16]
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	68db      	ldr	r3, [r3, #12]
 800c37e:	429a      	cmp	r2, r3
 800c380:	d307      	bcc.n	800c392 <CircularQueue_Add+0xc2>
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	685a      	ldr	r2, [r3, #4]
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	6919      	ldr	r1, [r3, #16]
 800c38a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c38c:	440b      	add	r3, r1
 800c38e:	1ad3      	subs	r3, r2, r3
 800c390:	e000      	b.n	800c394 <CircularQueue_Add+0xc4>
 800c392:	2300      	movs	r3, #0
 800c394:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800c396:	88fa      	ldrh	r2, [r7, #6]
 800c398:	7ffb      	ldrb	r3, [r7, #31]
 800c39a:	4413      	add	r3, r2
 800c39c:	461a      	mov	r2, r3
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	fb02 f303 	mul.w	r3, r2, r3
 800c3a4:	69ba      	ldr	r2, [r7, #24]
 800c3a6:	429a      	cmp	r2, r3
 800c3a8:	d80b      	bhi.n	800c3c2 <CircularQueue_Add+0xf2>
 800c3aa:	88fa      	ldrh	r2, [r7, #6]
 800c3ac:	7ffb      	ldrb	r3, [r7, #31]
 800c3ae:	4413      	add	r3, r2
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	69bb      	ldr	r3, [r7, #24]
 800c3b4:	fbb3 f1f2 	udiv	r1, r3, r2
 800c3b8:	fb01 f202 	mul.w	r2, r1, r2
 800c3bc:	1a9b      	subs	r3, r3, r2
 800c3be:	b2db      	uxtb	r3, r3
 800c3c0:	e000      	b.n	800c3c4 <CircularQueue_Add+0xf4>
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800c3c6:	7dfa      	ldrb	r2, [r7, #23]
 800c3c8:	7ffb      	ldrb	r3, [r7, #31]
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	bf8c      	ite	hi
 800c3ce:	2301      	movhi	r3, #1
 800c3d0:	2300      	movls	r3, #0
 800c3d2:	b2db      	uxtb	r3, r3
 800c3d4:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800c3d6:	7fbb      	ldrb	r3, [r7, #30]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d008      	beq.n	800c3ee <CircularQueue_Add+0x11e>
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	7f1b      	ldrb	r3, [r3, #28]
 800c3e0:	f003 0301 	and.w	r3, r3, #1
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d002      	beq.n	800c3ee <CircularQueue_Add+0x11e>
 800c3e8:	7dfb      	ldrb	r3, [r7, #23]
 800c3ea:	b29b      	uxth	r3, r3
 800c3ec:	e000      	b.n	800c3f0 <CircularQueue_Add+0x120>
 800c3ee:	8bbb      	ldrh	r3, [r7, #28]
 800c3f0:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800c3f2:	7fbb      	ldrb	r3, [r7, #30]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d008      	beq.n	800c40a <CircularQueue_Add+0x13a>
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	7f1b      	ldrb	r3, [r3, #28]
 800c3fc:	f003 0302 	and.w	r3, r3, #2
 800c400:	2b00      	cmp	r3, #0
 800c402:	d002      	beq.n	800c40a <CircularQueue_Add+0x13a>
 800c404:	7ffb      	ldrb	r3, [r7, #31]
 800c406:	b29b      	uxth	r3, r3
 800c408:	e000      	b.n	800c40c <CircularQueue_Add+0x13c>
 800c40a:	8bbb      	ldrh	r3, [r7, #28]
 800c40c:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800c40e:	88fb      	ldrh	r3, [r7, #6]
 800c410:	2b00      	cmp	r3, #0
 800c412:	f000 817e 	beq.w	800c712 <CircularQueue_Add+0x442>
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	695a      	ldr	r2, [r3, #20]
 800c41a:	88f9      	ldrh	r1, [r7, #6]
 800c41c:	7ffb      	ldrb	r3, [r7, #31]
 800c41e:	440b      	add	r3, r1
 800c420:	4619      	mov	r1, r3
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	fb01 f303 	mul.w	r3, r1, r3
 800c428:	441a      	add	r2, r3
 800c42a:	8bbb      	ldrh	r3, [r7, #28]
 800c42c:	441a      	add	r2, r3
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	685b      	ldr	r3, [r3, #4]
 800c432:	429a      	cmp	r2, r3
 800c434:	f200 816d 	bhi.w	800c712 <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800c438:	2300      	movs	r3, #0
 800c43a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c43c:	e14a      	b.n	800c6d4 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	691a      	ldr	r2, [r3, #16]
 800c442:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c444:	441a      	add	r2, r3
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	685b      	ldr	r3, [r3, #4]
 800c44a:	429a      	cmp	r2, r3
 800c44c:	d307      	bcc.n	800c45e <CircularQueue_Add+0x18e>
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	691a      	ldr	r2, [r3, #16]
 800c452:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c454:	441a      	add	r2, r3
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	685b      	ldr	r3, [r3, #4]
 800c45a:	1ad3      	subs	r3, r2, r3
 800c45c:	e003      	b.n	800c466 <CircularQueue_Add+0x196>
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	691a      	ldr	r2, [r3, #16]
 800c462:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c464:	4413      	add	r3, r2
 800c466:	68fa      	ldr	r2, [r7, #12]
 800c468:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	691b      	ldr	r3, [r3, #16]
 800c46e:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	891b      	ldrh	r3, [r3, #8]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d130      	bne.n	800c4da <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	681a      	ldr	r2, [r3, #0]
 800c47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47e:	1c59      	adds	r1, r3, #1
 800c480:	6339      	str	r1, [r7, #48]	@ 0x30
 800c482:	4413      	add	r3, r2
 800c484:	88fa      	ldrh	r2, [r7, #6]
 800c486:	b2d2      	uxtb	r2, r2
 800c488:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	685b      	ldr	r3, [r3, #4]
 800c48e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c490:	429a      	cmp	r2, r3
 800c492:	d304      	bcc.n	800c49e <CircularQueue_Add+0x1ce>
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	685b      	ldr	r3, [r3, #4]
 800c498:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c49a:	1ad3      	subs	r3, r2, r3
 800c49c:	e000      	b.n	800c4a0 <CircularQueue_Add+0x1d0>
 800c49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a0:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800c4a2:	88fb      	ldrh	r3, [r7, #6]
 800c4a4:	0a1b      	lsrs	r3, r3, #8
 800c4a6:	b298      	uxth	r0, r3
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	681a      	ldr	r2, [r3, #0]
 800c4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ae:	1c59      	adds	r1, r3, #1
 800c4b0:	6339      	str	r1, [r7, #48]	@ 0x30
 800c4b2:	4413      	add	r3, r2
 800c4b4:	b2c2      	uxtb	r2, r0
 800c4b6:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	685b      	ldr	r3, [r3, #4]
 800c4bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d304      	bcc.n	800c4cc <CircularQueue_Add+0x1fc>
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	685b      	ldr	r3, [r3, #4]
 800c4c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4c8:	1ad3      	subs	r3, r2, r3
 800c4ca:	e000      	b.n	800c4ce <CircularQueue_Add+0x1fe>
 800c4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ce:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	695b      	ldr	r3, [r3, #20]
 800c4d4:	1c9a      	adds	r2, r3, #2
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800c4da:	88fa      	ldrh	r2, [r7, #6]
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	6859      	ldr	r1, [r3, #4]
 800c4e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4e2:	1acb      	subs	r3, r1, r3
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	bf28      	it	cs
 800c4e8:	4613      	movcs	r3, r2
 800c4ea:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800c4ec:	88fb      	ldrh	r3, [r7, #6]
 800c4ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	d007      	beq.n	800c504 <CircularQueue_Add+0x234>
 800c4f4:	88fb      	ldrh	r3, [r7, #6]
 800c4f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c4f8:	429a      	cmp	r2, r3
 800c4fa:	d225      	bcs.n	800c548 <CircularQueue_Add+0x278>
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	7f1b      	ldrb	r3, [r3, #28]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d121      	bne.n	800c548 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681a      	ldr	r2, [r3, #0]
 800c508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c50a:	18d0      	adds	r0, r2, r3
 800c50c:	88fb      	ldrh	r3, [r7, #6]
 800c50e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c510:	fb02 f303 	mul.w	r3, r2, r3
 800c514:	68ba      	ldr	r2, [r7, #8]
 800c516:	4413      	add	r3, r2
 800c518:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c51a:	4619      	mov	r1, r3
 800c51c:	f002 f809 	bl	800e532 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	695a      	ldr	r2, [r3, #20]
 800c524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c526:	441a      	add	r2, r3
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800c52c:	2300      	movs	r3, #0
 800c52e:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800c530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c532:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800c534:	88fa      	ldrh	r2, [r7, #6]
 800c536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c538:	1ad3      	subs	r3, r2, r3
 800c53a:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800c53c:	7ffb      	ldrb	r3, [r7, #31]
 800c53e:	b29a      	uxth	r2, r3
 800c540:	88fb      	ldrh	r3, [r7, #6]
 800c542:	4413      	add	r3, r2
 800c544:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c546:	e0a4      	b.n	800c692 <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800c548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	f000 80a1 	beq.w	800c692 <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	7f1b      	ldrb	r3, [r3, #28]
 800c554:	f003 0301 	and.w	r3, r3, #1
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d03a      	beq.n	800c5d2 <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	891b      	ldrh	r3, [r3, #8]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d10d      	bne.n	800c580 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	681a      	ldr	r2, [r3, #0]
 800c568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c56a:	3b02      	subs	r3, #2
 800c56c:	4413      	add	r3, r2
 800c56e:	22ff      	movs	r2, #255	@ 0xff
 800c570:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	681a      	ldr	r2, [r3, #0]
 800c576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c578:	3b01      	subs	r3, #1
 800c57a:	4413      	add	r3, r2
 800c57c:	22ff      	movs	r2, #255	@ 0xff
 800c57e:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	695a      	ldr	r2, [r3, #20]
 800c584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c586:	441a      	add	r2, r3
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800c58c:	2300      	movs	r3, #0
 800c58e:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800c590:	88fb      	ldrh	r3, [r7, #6]
 800c592:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800c594:	2300      	movs	r3, #0
 800c596:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	891b      	ldrh	r3, [r3, #8]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d16f      	bne.n	800c680 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	681a      	ldr	r2, [r3, #0]
 800c5a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5a6:	1c59      	adds	r1, r3, #1
 800c5a8:	6339      	str	r1, [r7, #48]	@ 0x30
 800c5aa:	4413      	add	r3, r2
 800c5ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c5ae:	b2d2      	uxtb	r2, r2
 800c5b0:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800c5b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5b4:	0a18      	lsrs	r0, r3, #8
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681a      	ldr	r2, [r3, #0]
 800c5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5bc:	1c59      	adds	r1, r3, #1
 800c5be:	6339      	str	r1, [r7, #48]	@ 0x30
 800c5c0:	4413      	add	r3, r2
 800c5c2:	b2c2      	uxtb	r2, r0
 800c5c4:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	695b      	ldr	r3, [r3, #20]
 800c5ca:	1c9a      	adds	r2, r3, #2
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	615a      	str	r2, [r3, #20]
 800c5d0:	e056      	b.n	800c680 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	7f1b      	ldrb	r3, [r3, #28]
 800c5d6:	f003 0302 	and.w	r3, r3, #2
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d050      	beq.n	800c680 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	891b      	ldrh	r3, [r3, #8]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d14a      	bne.n	800c67c <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	681a      	ldr	r2, [r3, #0]
 800c5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ec:	3b02      	subs	r3, #2
 800c5ee:	4413      	add	r3, r2
 800c5f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c5f2:	b2d2      	uxtb	r2, r2
 800c5f4:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800c5f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5f8:	0a19      	lsrs	r1, r3, #8
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	681a      	ldr	r2, [r3, #0]
 800c5fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c600:	3b01      	subs	r3, #1
 800c602:	4413      	add	r3, r2
 800c604:	b2ca      	uxtb	r2, r1
 800c606:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681a      	ldr	r2, [r3, #0]
 800c60c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c60e:	18d0      	adds	r0, r2, r3
 800c610:	88fb      	ldrh	r3, [r7, #6]
 800c612:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c614:	fb02 f303 	mul.w	r3, r2, r3
 800c618:	68ba      	ldr	r2, [r7, #8]
 800c61a:	4413      	add	r3, r2
 800c61c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c61e:	4619      	mov	r1, r3
 800c620:	f001 ff87 	bl	800e532 <memcpy>
             q->byteCount += NbBytesToCopy; 
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	695a      	ldr	r2, [r3, #20]
 800c628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c62a:	441a      	add	r2, r3
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800c630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c632:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800c634:	88fa      	ldrh	r2, [r7, #6]
 800c636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c638:	1ad3      	subs	r3, r2, r3
 800c63a:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	699b      	ldr	r3, [r3, #24]
 800c640:	1c5a      	adds	r2, r3, #1
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800c646:	2300      	movs	r3, #0
 800c648:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	681a      	ldr	r2, [r3, #0]
 800c64e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c650:	1c59      	adds	r1, r3, #1
 800c652:	6339      	str	r1, [r7, #48]	@ 0x30
 800c654:	4413      	add	r3, r2
 800c656:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c658:	b2d2      	uxtb	r2, r2
 800c65a:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800c65c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c65e:	0a18      	lsrs	r0, r3, #8
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	681a      	ldr	r2, [r3, #0]
 800c664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c666:	1c59      	adds	r1, r3, #1
 800c668:	6339      	str	r1, [r7, #48]	@ 0x30
 800c66a:	4413      	add	r3, r2
 800c66c:	b2c2      	uxtb	r2, r0
 800c66e:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	695b      	ldr	r3, [r3, #20]
 800c674:	1c9a      	adds	r2, r3, #2
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	615a      	str	r2, [r3, #20]
 800c67a:	e001      	b.n	800c680 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800c67c:	2300      	movs	r3, #0
 800c67e:	e049      	b.n	800c714 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800c680:	7ffb      	ldrb	r3, [r7, #31]
 800c682:	b29a      	uxth	r2, r3
 800c684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c686:	b29b      	uxth	r3, r3
 800c688:	4413      	add	r3, r2
 800c68a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	2200      	movs	r2, #0
 800c690:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800c692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c694:	2b00      	cmp	r3, #0
 800c696:	d015      	beq.n	800c6c4 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681a      	ldr	r2, [r3, #0]
 800c69c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c69e:	18d0      	adds	r0, r2, r3
 800c6a0:	88fb      	ldrh	r3, [r7, #6]
 800c6a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c6a4:	fb03 f202 	mul.w	r2, r3, r2
 800c6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6aa:	4413      	add	r3, r2
 800c6ac:	68ba      	ldr	r2, [r7, #8]
 800c6ae:	4413      	add	r3, r2
 800c6b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	f001 ff3d 	bl	800e532 <memcpy>
        q->byteCount += NbBytesToCopy;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	695a      	ldr	r2, [r3, #20]
 800c6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6be:	441a      	add	r2, r3
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	699b      	ldr	r3, [r3, #24]
 800c6c8:	1c5a      	adds	r2, r3, #1
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800c6ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c6d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	429a      	cmp	r2, r3
 800c6da:	f4ff aeb0 	bcc.w	800c43e <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	6919      	ldr	r1, [r3, #16]
 800c6e6:	7ffb      	ldrb	r3, [r7, #31]
 800c6e8:	4419      	add	r1, r3
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	685b      	ldr	r3, [r3, #4]
 800c6ee:	4299      	cmp	r1, r3
 800c6f0:	d307      	bcc.n	800c702 <CircularQueue_Add+0x432>
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	6919      	ldr	r1, [r3, #16]
 800c6f6:	7ffb      	ldrb	r3, [r7, #31]
 800c6f8:	4419      	add	r1, r3
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	685b      	ldr	r3, [r3, #4]
 800c6fe:	1acb      	subs	r3, r1, r3
 800c700:	e003      	b.n	800c70a <CircularQueue_Add+0x43a>
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	6919      	ldr	r1, [r3, #16]
 800c706:	7ffb      	ldrb	r3, [r7, #31]
 800c708:	440b      	add	r3, r1
 800c70a:	4413      	add	r3, r2
 800c70c:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800c70e:	6a3b      	ldr	r3, [r7, #32]
 800c710:	e000      	b.n	800c714 <CircularQueue_Add+0x444>
    return NULL;
 800c712:	2300      	movs	r3, #0
}
 800c714:	4618      	mov	r0, r3
 800c716:	3738      	adds	r7, #56	@ 0x38
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}

0800c71c <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b085      	sub	sp, #20
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800c726:	2300      	movs	r3, #0
 800c728:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800c72a:	2300      	movs	r3, #0
 800c72c:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	891b      	ldrh	r3, [r3, #8]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d101      	bne.n	800c73a <CircularQueue_Remove+0x1e>
 800c736:	2302      	movs	r3, #2
 800c738:	e000      	b.n	800c73c <CircularQueue_Remove+0x20>
 800c73a:	2300      	movs	r3, #0
 800c73c:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800c73e:	2300      	movs	r3, #0
 800c740:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	695b      	ldr	r3, [r3, #20]
 800c746:	2b00      	cmp	r3, #0
 800c748:	f000 80ca 	beq.w	800c8e0 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	891b      	ldrh	r3, [r3, #8]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d120      	bne.n	800c796 <CircularQueue_Remove+0x7a>
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681a      	ldr	r2, [r3, #0]
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	68db      	ldr	r3, [r3, #12]
 800c75c:	4413      	add	r3, r2
 800c75e:	781b      	ldrb	r3, [r3, #0]
 800c760:	4618      	mov	r0, r3
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	68db      	ldr	r3, [r3, #12]
 800c76a:	1c59      	adds	r1, r3, #1
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	685b      	ldr	r3, [r3, #4]
 800c770:	4299      	cmp	r1, r3
 800c772:	d306      	bcc.n	800c782 <CircularQueue_Remove+0x66>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	68d9      	ldr	r1, [r3, #12]
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	685b      	ldr	r3, [r3, #4]
 800c77c:	1acb      	subs	r3, r1, r3
 800c77e:	3301      	adds	r3, #1
 800c780:	e002      	b.n	800c788 <CircularQueue_Remove+0x6c>
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	68db      	ldr	r3, [r3, #12]
 800c786:	3301      	adds	r3, #1
 800c788:	4413      	add	r3, r2
 800c78a:	781b      	ldrb	r3, [r3, #0]
 800c78c:	021b      	lsls	r3, r3, #8
 800c78e:	b29b      	uxth	r3, r3
 800c790:	4403      	add	r3, r0
 800c792:	b29b      	uxth	r3, r3
 800c794:	e001      	b.n	800c79a <CircularQueue_Remove+0x7e>
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	891b      	ldrh	r3, [r3, #8]
 800c79a:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	7f1b      	ldrb	r3, [r3, #28]
 800c7a0:	f003 0301 	and.w	r3, r3, #1
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d056      	beq.n	800c856 <CircularQueue_Remove+0x13a>
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	7f1b      	ldrb	r3, [r3, #28]
 800c7ac:	f003 0302 	and.w	r3, r3, #2
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d150      	bne.n	800c856 <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800c7b4:	897b      	ldrh	r3, [r7, #10]
 800c7b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c7ba:	4293      	cmp	r3, r2
 800c7bc:	d103      	bne.n	800c7c6 <CircularQueue_Remove+0xaa>
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	891b      	ldrh	r3, [r3, #8]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d012      	beq.n	800c7ec <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	68da      	ldr	r2, [r3, #12]
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800c7ce:	429a      	cmp	r2, r3
 800c7d0:	d941      	bls.n	800c856 <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	891b      	ldrh	r3, [r3, #8]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d03d      	beq.n	800c856 <CircularQueue_Remove+0x13a>
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	685a      	ldr	r2, [r3, #4]
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	68db      	ldr	r3, [r3, #12]
 800c7e2:	1ad3      	subs	r3, r2, r3
 800c7e4:	687a      	ldr	r2, [r7, #4]
 800c7e6:	8912      	ldrh	r2, [r2, #8]
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	d234      	bcs.n	800c856 <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	695a      	ldr	r2, [r3, #20]
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	68d9      	ldr	r1, [r3, #12]
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	685b      	ldr	r3, [r3, #4]
 800c7f8:	1acb      	subs	r3, r1, r3
 800c7fa:	441a      	add	r2, r3
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2200      	movs	r2, #0
 800c804:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	891b      	ldrh	r3, [r3, #8]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d120      	bne.n	800c850 <CircularQueue_Remove+0x134>
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681a      	ldr	r2, [r3, #0]
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	68db      	ldr	r3, [r3, #12]
 800c816:	4413      	add	r3, r2
 800c818:	781b      	ldrb	r3, [r3, #0]
 800c81a:	4618      	mov	r0, r3
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681a      	ldr	r2, [r3, #0]
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	68db      	ldr	r3, [r3, #12]
 800c824:	1c59      	adds	r1, r3, #1
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	4299      	cmp	r1, r3
 800c82c:	d306      	bcc.n	800c83c <CircularQueue_Remove+0x120>
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	68d9      	ldr	r1, [r3, #12]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	1acb      	subs	r3, r1, r3
 800c838:	3301      	adds	r3, #1
 800c83a:	e002      	b.n	800c842 <CircularQueue_Remove+0x126>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	68db      	ldr	r3, [r3, #12]
 800c840:	3301      	adds	r3, #1
 800c842:	4413      	add	r3, r2
 800c844:	781b      	ldrb	r3, [r3, #0]
 800c846:	021b      	lsls	r3, r3, #8
 800c848:	b29b      	uxth	r3, r3
 800c84a:	4403      	add	r3, r0
 800c84c:	b29b      	uxth	r3, r3
 800c84e:	e001      	b.n	800c854 <CircularQueue_Remove+0x138>
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	891b      	ldrh	r3, [r3, #8]
 800c854:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	68d9      	ldr	r1, [r3, #12]
 800c85e:	7a7b      	ldrb	r3, [r7, #9]
 800c860:	4419      	add	r1, r3
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	685b      	ldr	r3, [r3, #4]
 800c866:	4299      	cmp	r1, r3
 800c868:	d307      	bcc.n	800c87a <CircularQueue_Remove+0x15e>
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	68d9      	ldr	r1, [r3, #12]
 800c86e:	7a7b      	ldrb	r3, [r7, #9]
 800c870:	4419      	add	r1, r3
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	685b      	ldr	r3, [r3, #4]
 800c876:	1acb      	subs	r3, r1, r3
 800c878:	e003      	b.n	800c882 <CircularQueue_Remove+0x166>
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	68d9      	ldr	r1, [r3, #12]
 800c87e:	7a7b      	ldrb	r3, [r7, #9]
 800c880:	440b      	add	r3, r1
 800c882:	4413      	add	r3, r2
 800c884:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	695b      	ldr	r3, [r3, #20]
 800c88a:	8979      	ldrh	r1, [r7, #10]
 800c88c:	7a7a      	ldrb	r2, [r7, #9]
 800c88e:	440a      	add	r2, r1
 800c890:	1a9a      	subs	r2, r3, r2
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	695b      	ldr	r3, [r3, #20]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d01b      	beq.n	800c8d6 <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	68da      	ldr	r2, [r3, #12]
 800c8a2:	897b      	ldrh	r3, [r7, #10]
 800c8a4:	441a      	add	r2, r3
 800c8a6:	7a7b      	ldrb	r3, [r7, #9]
 800c8a8:	441a      	add	r2, r3
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	429a      	cmp	r2, r3
 800c8b0:	d309      	bcc.n	800c8c6 <CircularQueue_Remove+0x1aa>
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	68da      	ldr	r2, [r3, #12]
 800c8b6:	897b      	ldrh	r3, [r7, #10]
 800c8b8:	441a      	add	r2, r3
 800c8ba:	7a7b      	ldrb	r3, [r7, #9]
 800c8bc:	441a      	add	r2, r3
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	685b      	ldr	r3, [r3, #4]
 800c8c2:	1ad3      	subs	r3, r2, r3
 800c8c4:	e005      	b.n	800c8d2 <CircularQueue_Remove+0x1b6>
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	68da      	ldr	r2, [r3, #12]
 800c8ca:	897b      	ldrh	r3, [r7, #10]
 800c8cc:	441a      	add	r2, r3
 800c8ce:	7a7b      	ldrb	r3, [r7, #9]
 800c8d0:	4413      	add	r3, r2
 800c8d2:	687a      	ldr	r2, [r7, #4]
 800c8d4:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	699b      	ldr	r3, [r3, #24]
 800c8da:	1e5a      	subs	r2, r3, #1
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d002      	beq.n	800c8ec <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	897a      	ldrh	r2, [r7, #10]
 800c8ea:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
}
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	3714      	adds	r7, #20
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f8:	4770      	bx	lr

0800c8fa <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800c8fa:	b480      	push	{r7}
 800c8fc:	b087      	sub	sp, #28
 800c8fe:	af00      	add	r7, sp, #0
 800c900:	6078      	str	r0, [r7, #4]
 800c902:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800c904:	2300      	movs	r3, #0
 800c906:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800c908:	2300      	movs	r3, #0
 800c90a:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	891b      	ldrh	r3, [r3, #8]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d101      	bne.n	800c918 <CircularQueue_Sense+0x1e>
 800c914:	2302      	movs	r3, #2
 800c916:	e000      	b.n	800c91a <CircularQueue_Sense+0x20>
 800c918:	2300      	movs	r3, #0
 800c91a:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800c91c:	2300      	movs	r3, #0
 800c91e:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800c920:	2300      	movs	r3, #0
 800c922:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	695b      	ldr	r3, [r3, #20]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	f000 808e 	beq.w	800ca4a <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	68db      	ldr	r3, [r3, #12]
 800c932:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	891b      	ldrh	r3, [r3, #8]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d120      	bne.n	800c97e <CircularQueue_Sense+0x84>
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681a      	ldr	r2, [r3, #0]
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	68db      	ldr	r3, [r3, #12]
 800c944:	4413      	add	r3, r2
 800c946:	781b      	ldrb	r3, [r3, #0]
 800c948:	4618      	mov	r0, r3
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	68db      	ldr	r3, [r3, #12]
 800c952:	1c59      	adds	r1, r3, #1
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	685b      	ldr	r3, [r3, #4]
 800c958:	4299      	cmp	r1, r3
 800c95a:	d306      	bcc.n	800c96a <CircularQueue_Sense+0x70>
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	68d9      	ldr	r1, [r3, #12]
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	685b      	ldr	r3, [r3, #4]
 800c964:	1acb      	subs	r3, r1, r3
 800c966:	3301      	adds	r3, #1
 800c968:	e002      	b.n	800c970 <CircularQueue_Sense+0x76>
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	68db      	ldr	r3, [r3, #12]
 800c96e:	3301      	adds	r3, #1
 800c970:	4413      	add	r3, r2
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	021b      	lsls	r3, r3, #8
 800c976:	b29b      	uxth	r3, r3
 800c978:	4403      	add	r3, r0
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	e001      	b.n	800c982 <CircularQueue_Sense+0x88>
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	891b      	ldrh	r3, [r3, #8]
 800c982:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	7f1b      	ldrb	r3, [r3, #28]
 800c988:	f003 0301 	and.w	r3, r3, #1
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d047      	beq.n	800ca20 <CircularQueue_Sense+0x126>
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	7f1b      	ldrb	r3, [r3, #28]
 800c994:	f003 0302 	and.w	r3, r3, #2
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d141      	bne.n	800ca20 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800c99c:	8a7b      	ldrh	r3, [r7, #18]
 800c99e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d103      	bne.n	800c9ae <CircularQueue_Sense+0xb4>
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	891b      	ldrh	r3, [r3, #8]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d012      	beq.n	800c9d4 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	68da      	ldr	r2, [r3, #12]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d932      	bls.n	800ca20 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	891b      	ldrh	r3, [r3, #8]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d02e      	beq.n	800ca20 <CircularQueue_Sense+0x126>
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	685a      	ldr	r2, [r3, #4]
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	68db      	ldr	r3, [r3, #12]
 800c9ca:	1ad3      	subs	r3, r2, r3
 800c9cc:	687a      	ldr	r2, [r7, #4]
 800c9ce:	8912      	ldrh	r2, [r2, #8]
 800c9d0:	4293      	cmp	r3, r2
 800c9d2:	d225      	bcs.n	800ca20 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	891b      	ldrh	r3, [r3, #8]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d11c      	bne.n	800ca1a <CircularQueue_Sense+0x120>
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681a      	ldr	r2, [r3, #0]
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	4413      	add	r3, r2
 800c9e8:	781b      	ldrb	r3, [r3, #0]
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681a      	ldr	r2, [r3, #0]
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	1c59      	adds	r1, r3, #1
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	4299      	cmp	r1, r3
 800c9fa:	d305      	bcc.n	800ca08 <CircularQueue_Sense+0x10e>
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	68f9      	ldr	r1, [r7, #12]
 800ca02:	1acb      	subs	r3, r1, r3
 800ca04:	3301      	adds	r3, #1
 800ca06:	e001      	b.n	800ca0c <CircularQueue_Sense+0x112>
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	4413      	add	r3, r2
 800ca0e:	781b      	ldrb	r3, [r3, #0]
 800ca10:	021b      	lsls	r3, r3, #8
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	4403      	add	r3, r0
 800ca16:	b29b      	uxth	r3, r3
 800ca18:	e001      	b.n	800ca1e <CircularQueue_Sense+0x124>
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	891b      	ldrh	r3, [r3, #8]
 800ca1e:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681a      	ldr	r2, [r3, #0]
 800ca24:	7af9      	ldrb	r1, [r7, #11]
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	4419      	add	r1, r3
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	685b      	ldr	r3, [r3, #4]
 800ca2e:	4299      	cmp	r1, r3
 800ca30:	d306      	bcc.n	800ca40 <CircularQueue_Sense+0x146>
 800ca32:	7af9      	ldrb	r1, [r7, #11]
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	4419      	add	r1, r3
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	685b      	ldr	r3, [r3, #4]
 800ca3c:	1acb      	subs	r3, r1, r3
 800ca3e:	e002      	b.n	800ca46 <CircularQueue_Sense+0x14c>
 800ca40:	7af9      	ldrb	r1, [r7, #11]
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	440b      	add	r3, r1
 800ca46:	4413      	add	r3, r2
 800ca48:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d002      	beq.n	800ca56 <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	8a7a      	ldrh	r2, [r7, #18]
 800ca54:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800ca56:	697b      	ldr	r3, [r7, #20]
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	371c      	adds	r7, #28
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr

0800ca64 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800ca64:	b480      	push	{r7}
 800ca66:	af00      	add	r7, sp, #0
  return;
 800ca68:	bf00      	nop
}
 800ca6a:	46bd      	mov	sp, r7
 800ca6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca70:	4770      	bx	lr

0800ca72 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800ca72:	b480      	push	{r7}
 800ca74:	af00      	add	r7, sp, #0
  return;
 800ca76:	bf00      	nop
}
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr

0800ca80 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800ca80:	b480      	push	{r7}
 800ca82:	af00      	add	r7, sp, #0
  return;
 800ca84:	bf00      	nop
}
 800ca86:	46bd      	mov	sp, r7
 800ca88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8c:	4770      	bx	lr

0800ca8e <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800ca8e:	b480      	push	{r7}
 800ca90:	af00      	add	r7, sp, #0
  return;
 800ca92:	bf00      	nop
}
 800ca94:	46bd      	mov	sp, r7
 800ca96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9a:	4770      	bx	lr

0800ca9c <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	af00      	add	r7, sp, #0
  return;
 800caa0:	bf00      	nop
}
 800caa2:	46bd      	mov	sp, r7
 800caa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa8:	4770      	bx	lr

0800caaa <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800caaa:	b480      	push	{r7}
 800caac:	af00      	add	r7, sp, #0
  return;
 800caae:	bf00      	nop
}
 800cab0:	46bd      	mov	sp, r7
 800cab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab6:	4770      	bx	lr

0800cab8 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800cab8:	b480      	push	{r7}
 800caba:	af00      	add	r7, sp, #0
  return;
 800cabc:	bf00      	nop
}
 800cabe:	46bd      	mov	sp, r7
 800cac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac4:	4770      	bx	lr

0800cac6 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800cac6:	b480      	push	{r7}
 800cac8:	af00      	add	r7, sp, #0
  return;
 800caca:	bf00      	nop
}
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr

0800cad4 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800cad4:	b480      	push	{r7}
 800cad6:	af00      	add	r7, sp, #0
  return;
 800cad8:	bf00      	nop
}
 800cada:	46bd      	mov	sp, r7
 800cadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae0:	4770      	bx	lr

0800cae2 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800cae2:	b480      	push	{r7}
 800cae4:	af00      	add	r7, sp, #0
  return;
 800cae6:	bf00      	nop
}
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr

0800caf0 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800caf0:	b480      	push	{r7}
 800caf2:	af00      	add	r7, sp, #0
  return;
 800caf4:	bf00      	nop
}
 800caf6:	46bd      	mov	sp, r7
 800caf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafc:	4770      	bx	lr

0800cafe <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800cafe:	b480      	push	{r7}
 800cb00:	af00      	add	r7, sp, #0
  return;
 800cb02:	bf00      	nop
}
 800cb04:	46bd      	mov	sp, r7
 800cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0a:	4770      	bx	lr

0800cb0c <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	af00      	add	r7, sp, #0
  return;
 800cb10:	bf00      	nop
}
 800cb12:	46bd      	mov	sp, r7
 800cb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb18:	4770      	bx	lr

0800cb1a <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800cb1a:	b480      	push	{r7}
 800cb1c:	af00      	add	r7, sp, #0
  return;
 800cb1e:	bf00      	nop
}
 800cb20:	46bd      	mov	sp, r7
 800cb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb26:	4770      	bx	lr

0800cb28 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800cb28:	b480      	push	{r7}
 800cb2a:	af00      	add	r7, sp, #0
  return;
 800cb2c:	bf00      	nop
}
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb34:	4770      	bx	lr

0800cb36 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800cb36:	b480      	push	{r7}
 800cb38:	af00      	add	r7, sp, #0
  return;
 800cb3a:	bf00      	nop
}
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb42:	4770      	bx	lr

0800cb44 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800cb44:	b480      	push	{r7}
 800cb46:	af00      	add	r7, sp, #0
  return;
 800cb48:	bf00      	nop
}
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb50:	4770      	bx	lr
	...

0800cb54 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800cb58:	4b04      	ldr	r3, [pc, #16]	@ (800cb6c <SVCCTL_Init+0x18>)
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	711a      	strb	r2, [r3, #4]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800cb5e:	4b04      	ldr	r3, [pc, #16]	@ (800cb70 <SVCCTL_Init+0x1c>)
 800cb60:	2200      	movs	r2, #0
 800cb62:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800cb64:	f000 f806 	bl	800cb74 <SVCCTL_SvcInit>

  return;
 800cb68:	bf00      	nop
}
 800cb6a:	bd80      	pop	{r7, pc}
 800cb6c:	20000230 	.word	0x20000230
 800cb70:	20000238 	.word	0x20000238

0800cb74 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	af00      	add	r7, sp, #0
  BAS_Init();
 800cb78:	f7ff ff74 	bl	800ca64 <BAS_Init>

  BLS_Init();
 800cb7c:	f7ff ff79 	bl	800ca72 <BLS_Init>

  CRS_STM_Init();
 800cb80:	f7ff ff7e 	bl	800ca80 <CRS_STM_Init>

  DIS_Init();
 800cb84:	f7ff ff83 	bl	800ca8e <DIS_Init>

  EDS_STM_Init();
 800cb88:	f7ff ff88 	bl	800ca9c <EDS_STM_Init>

  HIDS_Init();
 800cb8c:	f7ff ff8d 	bl	800caaa <HIDS_Init>

  HRS_Init();
 800cb90:	f7ff ff92 	bl	800cab8 <HRS_Init>

  HTS_Init();
 800cb94:	f7ff ff97 	bl	800cac6 <HTS_Init>

  IAS_Init();
 800cb98:	f7ff ff9c 	bl	800cad4 <IAS_Init>

  LLS_Init();
 800cb9c:	f7ff ffa1 	bl	800cae2 <LLS_Init>

  TPS_Init();
 800cba0:	f7ff ffa6 	bl	800caf0 <TPS_Init>

  MOTENV_STM_Init();
 800cba4:	f7ff ffab 	bl	800cafe <MOTENV_STM_Init>

  P2PS_STM_Init();
 800cba8:	f7fe ffb6 	bl	800bb18 <P2PS_STM_Init>

  ZDD_STM_Init();
 800cbac:	f7ff ffae 	bl	800cb0c <ZDD_STM_Init>

  OTAS_STM_Init();
 800cbb0:	f7ff ffb3 	bl	800cb1a <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800cbb4:	f7ff ffbf 	bl	800cb36 <BVOPUS_STM_Init>

  MESH_Init();
 800cbb8:	f7ff ffb6 	bl	800cb28 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800cbbc:	f7ff ffc2 	bl	800cb44 <SVCCTL_InitCustomSvc>
  
  return;
 800cbc0:	bf00      	nop
}
 800cbc2:	bd80      	pop	{r7, pc}

0800cbc4 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800cbc4:	b480      	push	{r7}
 800cbc6:	b083      	sub	sp, #12
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800cbcc:	4b09      	ldr	r3, [pc, #36]	@ (800cbf4 <SVCCTL_RegisterSvcHandler+0x30>)
 800cbce:	791b      	ldrb	r3, [r3, #4]
 800cbd0:	4619      	mov	r1, r3
 800cbd2:	4a08      	ldr	r2, [pc, #32]	@ (800cbf4 <SVCCTL_RegisterSvcHandler+0x30>)
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800cbda:	4b06      	ldr	r3, [pc, #24]	@ (800cbf4 <SVCCTL_RegisterSvcHandler+0x30>)
 800cbdc:	791b      	ldrb	r3, [r3, #4]
 800cbde:	3301      	adds	r3, #1
 800cbe0:	b2da      	uxtb	r2, r3
 800cbe2:	4b04      	ldr	r3, [pc, #16]	@ (800cbf4 <SVCCTL_RegisterSvcHandler+0x30>)
 800cbe4:	711a      	strb	r2, [r3, #4]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800cbe6:	bf00      	nop
}
 800cbe8:	370c      	adds	r7, #12
 800cbea:	46bd      	mov	sp, r7
 800cbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf0:	4770      	bx	lr
 800cbf2:	bf00      	nop
 800cbf4:	20000230 	.word	0x20000230

0800cbf8 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b086      	sub	sp, #24
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	3301      	adds	r3, #1
 800cc04:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800cc06:	2300      	movs	r3, #0
 800cc08:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	781b      	ldrb	r3, [r3, #0]
 800cc0e:	2bff      	cmp	r3, #255	@ 0xff
 800cc10:	d125      	bne.n	800cc5e <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	3302      	adds	r3, #2
 800cc16:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	881b      	ldrh	r3, [r3, #0]
 800cc1c:	b29b      	uxth	r3, r3
 800cc1e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800cc22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cc26:	d118      	bne.n	800cc5a <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800cc28:	2300      	movs	r3, #0
 800cc2a:	757b      	strb	r3, [r7, #21]
 800cc2c:	e00d      	b.n	800cc4a <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800cc2e:	7d7b      	ldrb	r3, [r7, #21]
 800cc30:	4a1a      	ldr	r2, [pc, #104]	@ (800cc9c <SVCCTL_UserEvtRx+0xa4>)
 800cc32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc36:	6878      	ldr	r0, [r7, #4]
 800cc38:	4798      	blx	r3
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800cc3e:	7dfb      	ldrb	r3, [r7, #23]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d108      	bne.n	800cc56 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800cc44:	7d7b      	ldrb	r3, [r7, #21]
 800cc46:	3301      	adds	r3, #1
 800cc48:	757b      	strb	r3, [r7, #21]
 800cc4a:	4b14      	ldr	r3, [pc, #80]	@ (800cc9c <SVCCTL_UserEvtRx+0xa4>)
 800cc4c:	791b      	ldrb	r3, [r3, #4]
 800cc4e:	7d7a      	ldrb	r2, [r7, #21]
 800cc50:	429a      	cmp	r2, r3
 800cc52:	d3ec      	bcc.n	800cc2e <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800cc54:	e002      	b.n	800cc5c <SVCCTL_UserEvtRx+0x64>
              break;
 800cc56:	bf00      	nop
          break;
 800cc58:	e000      	b.n	800cc5c <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800cc5a:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800cc5c:	e000      	b.n	800cc60 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800cc5e:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800cc60:	7dfb      	ldrb	r3, [r7, #23]
 800cc62:	2b02      	cmp	r3, #2
 800cc64:	d00f      	beq.n	800cc86 <SVCCTL_UserEvtRx+0x8e>
 800cc66:	2b02      	cmp	r3, #2
 800cc68:	dc10      	bgt.n	800cc8c <SVCCTL_UserEvtRx+0x94>
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d002      	beq.n	800cc74 <SVCCTL_UserEvtRx+0x7c>
 800cc6e:	2b01      	cmp	r3, #1
 800cc70:	d006      	beq.n	800cc80 <SVCCTL_UserEvtRx+0x88>
 800cc72:	e00b      	b.n	800cc8c <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800cc74:	6878      	ldr	r0, [r7, #4]
 800cc76:	f7f6 fc97 	bl	80035a8 <SVCCTL_App_Notification>
 800cc7a:	4603      	mov	r3, r0
 800cc7c:	75bb      	strb	r3, [r7, #22]
      break;
 800cc7e:	e008      	b.n	800cc92 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800cc80:	2301      	movs	r3, #1
 800cc82:	75bb      	strb	r3, [r7, #22]
      break;
 800cc84:	e005      	b.n	800cc92 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800cc86:	2300      	movs	r3, #0
 800cc88:	75bb      	strb	r3, [r7, #22]
      break;
 800cc8a:	e002      	b.n	800cc92 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800cc8c:	2301      	movs	r3, #1
 800cc8e:	75bb      	strb	r3, [r7, #22]
      break;
 800cc90:	bf00      	nop
  }

  return (return_status);
 800cc92:	7dbb      	ldrb	r3, [r7, #22]
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3718      	adds	r7, #24
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}
 800cc9c:	20000230 	.word	0x20000230

0800cca0 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800cca4:	f7f7 fd2e 	bl	8004704 <HW_IPCC_Enable>

  return;
 800cca8:	bf00      	nop
}
 800ccaa:	bd80      	pop	{r7, pc}

0800ccac <TL_Init>:


void TL_Init( void )
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800ccb0:	4b10      	ldr	r3, [pc, #64]	@ (800ccf4 <TL_Init+0x48>)
 800ccb2:	4a11      	ldr	r2, [pc, #68]	@ (800ccf8 <TL_Init+0x4c>)
 800ccb4:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800ccb6:	4b0f      	ldr	r3, [pc, #60]	@ (800ccf4 <TL_Init+0x48>)
 800ccb8:	4a10      	ldr	r2, [pc, #64]	@ (800ccfc <TL_Init+0x50>)
 800ccba:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800ccbc:	4b0d      	ldr	r3, [pc, #52]	@ (800ccf4 <TL_Init+0x48>)
 800ccbe:	4a10      	ldr	r2, [pc, #64]	@ (800cd00 <TL_Init+0x54>)
 800ccc0:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800ccc2:	4b0c      	ldr	r3, [pc, #48]	@ (800ccf4 <TL_Init+0x48>)
 800ccc4:	4a0f      	ldr	r2, [pc, #60]	@ (800cd04 <TL_Init+0x58>)
 800ccc6:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800ccc8:	4b0a      	ldr	r3, [pc, #40]	@ (800ccf4 <TL_Init+0x48>)
 800ccca:	4a0f      	ldr	r2, [pc, #60]	@ (800cd08 <TL_Init+0x5c>)
 800cccc:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800ccce:	4b09      	ldr	r3, [pc, #36]	@ (800ccf4 <TL_Init+0x48>)
 800ccd0:	4a0e      	ldr	r2, [pc, #56]	@ (800cd0c <TL_Init+0x60>)
 800ccd2:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800ccd4:	4b07      	ldr	r3, [pc, #28]	@ (800ccf4 <TL_Init+0x48>)
 800ccd6:	4a0e      	ldr	r2, [pc, #56]	@ (800cd10 <TL_Init+0x64>)
 800ccd8:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800ccda:	4b06      	ldr	r3, [pc, #24]	@ (800ccf4 <TL_Init+0x48>)
 800ccdc:	4a0d      	ldr	r2, [pc, #52]	@ (800cd14 <TL_Init+0x68>)
 800ccde:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800cce0:	4b04      	ldr	r3, [pc, #16]	@ (800ccf4 <TL_Init+0x48>)
 800cce2:	4a0d      	ldr	r2, [pc, #52]	@ (800cd18 <TL_Init+0x6c>)
 800cce4:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800cce6:	4b03      	ldr	r3, [pc, #12]	@ (800ccf4 <TL_Init+0x48>)
 800cce8:	4a0c      	ldr	r2, [pc, #48]	@ (800cd1c <TL_Init+0x70>)
 800ccea:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800ccec:	f7f7 fd1e 	bl	800472c <HW_IPCC_Init>

  return;
 800ccf0:	bf00      	nop
}
 800ccf2:	bd80      	pop	{r7, pc}
 800ccf4:	20030000 	.word	0x20030000
 800ccf8:	20030134 	.word	0x20030134
 800ccfc:	20030154 	.word	0x20030154
 800cd00:	20030164 	.word	0x20030164
 800cd04:	20030174 	.word	0x20030174
 800cd08:	2003017c 	.word	0x2003017c
 800cd0c:	20030184 	.word	0x20030184
 800cd10:	2003018c 	.word	0x2003018c
 800cd14:	200301a8 	.word	0x200301a8
 800cd18:	200301ac 	.word	0x200301ac
 800cd1c:	200301b8 	.word	0x200301b8

0800cd20 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b084      	sub	sp, #16
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800cd2c:	4811      	ldr	r0, [pc, #68]	@ (800cd74 <TL_BLE_Init+0x54>)
 800cd2e:	f7ff f9df 	bl	800c0f0 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800cd32:	4b11      	ldr	r3, [pc, #68]	@ (800cd78 <TL_BLE_Init+0x58>)
 800cd34:	685b      	ldr	r3, [r3, #4]
 800cd36:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	689a      	ldr	r2, [r3, #8]
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	68da      	ldr	r2, [r3, #12]
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800cd48:	68bb      	ldr	r3, [r7, #8]
 800cd4a:	4a0c      	ldr	r2, [pc, #48]	@ (800cd7c <TL_BLE_Init+0x5c>)
 800cd4c:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	4a08      	ldr	r2, [pc, #32]	@ (800cd74 <TL_BLE_Init+0x54>)
 800cd52:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800cd54:	f7f7 fd00 	bl	8004758 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	4a08      	ldr	r2, [pc, #32]	@ (800cd80 <TL_BLE_Init+0x60>)
 800cd5e:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	4a07      	ldr	r2, [pc, #28]	@ (800cd84 <TL_BLE_Init+0x64>)
 800cd66:	6013      	str	r3, [r2, #0]

  return 0;
 800cd68:	2300      	movs	r3, #0
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	3710      	adds	r7, #16
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
 800cd72:	bf00      	nop
 800cd74:	200301d4 	.word	0x200301d4
 800cd78:	20030000 	.word	0x20030000
 800cd7c:	20030a58 	.word	0x20030a58
 800cd80:	200017b8 	.word	0x200017b8
 800cd84:	200017bc 	.word	0x200017bc

0800cd88 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b082      	sub	sp, #8
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	460b      	mov	r3, r1
 800cd92:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800cd94:	4b09      	ldr	r3, [pc, #36]	@ (800cdbc <TL_BLE_SendCmd+0x34>)
 800cd96:	685b      	ldr	r3, [r3, #4]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	2201      	movs	r2, #1
 800cd9c:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800cd9e:	4b07      	ldr	r3, [pc, #28]	@ (800cdbc <TL_BLE_SendCmd+0x34>)
 800cda0:	685b      	ldr	r3, [r3, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	4619      	mov	r1, r3
 800cda6:	2001      	movs	r0, #1
 800cda8:	f000 f970 	bl	800d08c <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800cdac:	f7f7 fcee 	bl	800478c <HW_IPCC_BLE_SendCmd>

  return 0;
 800cdb0:	2300      	movs	r3, #0
}
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	3708      	adds	r7, #8
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	bd80      	pop	{r7, pc}
 800cdba:	bf00      	nop
 800cdbc:	20030000 	.word	0x20030000

0800cdc0 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b082      	sub	sp, #8
 800cdc4:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800cdc6:	e01c      	b.n	800ce02 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800cdc8:	1d3b      	adds	r3, r7, #4
 800cdca:	4619      	mov	r1, r3
 800cdcc:	4812      	ldr	r0, [pc, #72]	@ (800ce18 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800cdce:	f7ff fa2e 	bl	800c22e <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	7a5b      	ldrb	r3, [r3, #9]
 800cdd6:	2b0f      	cmp	r3, #15
 800cdd8:	d003      	beq.n	800cde2 <HW_IPCC_BLE_RxEvtNot+0x22>
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	7a5b      	ldrb	r3, [r3, #9]
 800cdde:	2b0e      	cmp	r3, #14
 800cde0:	d105      	bne.n	800cdee <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	4619      	mov	r1, r3
 800cde6:	2002      	movs	r0, #2
 800cde8:	f000 f950 	bl	800d08c <OutputDbgTrace>
 800cdec:	e004      	b.n	800cdf8 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	2005      	movs	r0, #5
 800cdf4:	f000 f94a 	bl	800d08c <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800cdf8:	4b08      	ldr	r3, [pc, #32]	@ (800ce1c <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	687a      	ldr	r2, [r7, #4]
 800cdfe:	4610      	mov	r0, r2
 800ce00:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800ce02:	4805      	ldr	r0, [pc, #20]	@ (800ce18 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800ce04:	f7ff f984 	bl	800c110 <LST_is_empty>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d0dc      	beq.n	800cdc8 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800ce0e:	bf00      	nop
}
 800ce10:	3708      	adds	r7, #8
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
 800ce16:	bf00      	nop
 800ce18:	200301d4 	.word	0x200301d4
 800ce1c:	200017b8 	.word	0x200017b8

0800ce20 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800ce24:	2100      	movs	r1, #0
 800ce26:	2004      	movs	r0, #4
 800ce28:	f000 f930 	bl	800d08c <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800ce2c:	4b02      	ldr	r3, [pc, #8]	@ (800ce38 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	4798      	blx	r3
       
  return;
 800ce32:	bf00      	nop
}
 800ce34:	bd80      	pop	{r7, pc}
 800ce36:	bf00      	nop
 800ce38:	200017bc 	.word	0x200017bc

0800ce3c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b084      	sub	sp, #16
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800ce48:	480d      	ldr	r0, [pc, #52]	@ (800ce80 <TL_SYS_Init+0x44>)
 800ce4a:	f7ff f951 	bl	800c0f0 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800ce4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ce84 <TL_SYS_Init+0x48>)
 800ce50:	68db      	ldr	r3, [r3, #12]
 800ce52:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	689a      	ldr	r2, [r3, #8]
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800ce5c:	68bb      	ldr	r3, [r7, #8]
 800ce5e:	4a08      	ldr	r2, [pc, #32]	@ (800ce80 <TL_SYS_Init+0x44>)
 800ce60:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800ce62:	f7f7 fcc5 	bl	80047f0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4a07      	ldr	r2, [pc, #28]	@ (800ce88 <TL_SYS_Init+0x4c>)
 800ce6c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	685b      	ldr	r3, [r3, #4]
 800ce72:	4a06      	ldr	r2, [pc, #24]	@ (800ce8c <TL_SYS_Init+0x50>)
 800ce74:	6013      	str	r3, [r2, #0]

  return 0;
 800ce76:	2300      	movs	r3, #0
}
 800ce78:	4618      	mov	r0, r3
 800ce7a:	3710      	adds	r7, #16
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	200301dc 	.word	0x200301dc
 800ce84:	20030000 	.word	0x20030000
 800ce88:	200017c0 	.word	0x200017c0
 800ce8c:	200017c4 	.word	0x200017c4

0800ce90 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b082      	sub	sp, #8
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
 800ce98:	460b      	mov	r3, r1
 800ce9a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800ce9c:	4b09      	ldr	r3, [pc, #36]	@ (800cec4 <TL_SYS_SendCmd+0x34>)
 800ce9e:	68db      	ldr	r3, [r3, #12]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	2210      	movs	r2, #16
 800cea4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800cea6:	4b07      	ldr	r3, [pc, #28]	@ (800cec4 <TL_SYS_SendCmd+0x34>)
 800cea8:	68db      	ldr	r3, [r3, #12]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4619      	mov	r1, r3
 800ceae:	2006      	movs	r0, #6
 800ceb0:	f000 f8ec 	bl	800d08c <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800ceb4:	f7f7 fcb6 	bl	8004824 <HW_IPCC_SYS_SendCmd>

  return 0;
 800ceb8:	2300      	movs	r3, #0
}
 800ceba:	4618      	mov	r0, r3
 800cebc:	3708      	adds	r7, #8
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bd80      	pop	{r7, pc}
 800cec2:	bf00      	nop
 800cec4:	20030000 	.word	0x20030000

0800cec8 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800cecc:	4b07      	ldr	r3, [pc, #28]	@ (800ceec <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800cece:	68db      	ldr	r3, [r3, #12]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	4619      	mov	r1, r3
 800ced4:	2007      	movs	r0, #7
 800ced6:	f000 f8d9 	bl	800d08c <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800ceda:	4b05      	ldr	r3, [pc, #20]	@ (800cef0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	4a03      	ldr	r2, [pc, #12]	@ (800ceec <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800cee0:	68d2      	ldr	r2, [r2, #12]
 800cee2:	6812      	ldr	r2, [r2, #0]
 800cee4:	4610      	mov	r0, r2
 800cee6:	4798      	blx	r3

  return;
 800cee8:	bf00      	nop
}
 800ceea:	bd80      	pop	{r7, pc}
 800ceec:	20030000 	.word	0x20030000
 800cef0:	200017c0 	.word	0x200017c0

0800cef4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b082      	sub	sp, #8
 800cef8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800cefa:	e00e      	b.n	800cf1a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800cefc:	1d3b      	adds	r3, r7, #4
 800cefe:	4619      	mov	r1, r3
 800cf00:	480b      	ldr	r0, [pc, #44]	@ (800cf30 <HW_IPCC_SYS_EvtNot+0x3c>)
 800cf02:	f7ff f994 	bl	800c22e <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	4619      	mov	r1, r3
 800cf0a:	2008      	movs	r0, #8
 800cf0c:	f000 f8be 	bl	800d08c <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800cf10:	4b08      	ldr	r3, [pc, #32]	@ (800cf34 <HW_IPCC_SYS_EvtNot+0x40>)
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	687a      	ldr	r2, [r7, #4]
 800cf16:	4610      	mov	r0, r2
 800cf18:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800cf1a:	4805      	ldr	r0, [pc, #20]	@ (800cf30 <HW_IPCC_SYS_EvtNot+0x3c>)
 800cf1c:	f7ff f8f8 	bl	800c110 <LST_is_empty>
 800cf20:	4603      	mov	r3, r0
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d0ea      	beq.n	800cefc <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800cf26:	bf00      	nop
}
 800cf28:	3708      	adds	r7, #8
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}
 800cf2e:	bf00      	nop
 800cf30:	200301dc 	.word	0x200301dc
 800cf34:	200017c4 	.word	0x200017c4

0800cf38 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b082      	sub	sp, #8
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800cf40:	4817      	ldr	r0, [pc, #92]	@ (800cfa0 <TL_MM_Init+0x68>)
 800cf42:	f7ff f8d5 	bl	800c0f0 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800cf46:	4817      	ldr	r0, [pc, #92]	@ (800cfa4 <TL_MM_Init+0x6c>)
 800cf48:	f7ff f8d2 	bl	800c0f0 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800cf4c:	4b16      	ldr	r3, [pc, #88]	@ (800cfa8 <TL_MM_Init+0x70>)
 800cf4e:	691b      	ldr	r3, [r3, #16]
 800cf50:	4a16      	ldr	r2, [pc, #88]	@ (800cfac <TL_MM_Init+0x74>)
 800cf52:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800cf54:	4b15      	ldr	r3, [pc, #84]	@ (800cfac <TL_MM_Init+0x74>)
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	687a      	ldr	r2, [r7, #4]
 800cf5a:	6892      	ldr	r2, [r2, #8]
 800cf5c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800cf5e:	4b13      	ldr	r3, [pc, #76]	@ (800cfac <TL_MM_Init+0x74>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	687a      	ldr	r2, [r7, #4]
 800cf64:	68d2      	ldr	r2, [r2, #12]
 800cf66:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800cf68:	4b10      	ldr	r3, [pc, #64]	@ (800cfac <TL_MM_Init+0x74>)
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	4a0c      	ldr	r2, [pc, #48]	@ (800cfa0 <TL_MM_Init+0x68>)
 800cf6e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800cf70:	4b0e      	ldr	r3, [pc, #56]	@ (800cfac <TL_MM_Init+0x74>)
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	687a      	ldr	r2, [r7, #4]
 800cf76:	6812      	ldr	r2, [r2, #0]
 800cf78:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800cf7a:	4b0c      	ldr	r3, [pc, #48]	@ (800cfac <TL_MM_Init+0x74>)
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	687a      	ldr	r2, [r7, #4]
 800cf80:	6852      	ldr	r2, [r2, #4]
 800cf82:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800cf84:	4b09      	ldr	r3, [pc, #36]	@ (800cfac <TL_MM_Init+0x74>)
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	687a      	ldr	r2, [r7, #4]
 800cf8a:	6912      	ldr	r2, [r2, #16]
 800cf8c:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800cf8e:	4b07      	ldr	r3, [pc, #28]	@ (800cfac <TL_MM_Init+0x74>)
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	687a      	ldr	r2, [r7, #4]
 800cf94:	6952      	ldr	r2, [r2, #20]
 800cf96:	619a      	str	r2, [r3, #24]

  return;
 800cf98:	bf00      	nop
}
 800cf9a:	3708      	adds	r7, #8
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	bd80      	pop	{r7, pc}
 800cfa0:	200301c4 	.word	0x200301c4
 800cfa4:	200017b0 	.word	0x200017b0
 800cfa8:	20030000 	.word	0x20030000
 800cfac:	200017c8 	.word	0x200017c8

0800cfb0 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b082      	sub	sp, #8
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800cfb8:	6879      	ldr	r1, [r7, #4]
 800cfba:	4807      	ldr	r0, [pc, #28]	@ (800cfd8 <TL_MM_EvtDone+0x28>)
 800cfbc:	f7ff f8f0 	bl	800c1a0 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800cfc0:	6879      	ldr	r1, [r7, #4]
 800cfc2:	2000      	movs	r0, #0
 800cfc4:	f000 f862 	bl	800d08c <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800cfc8:	4804      	ldr	r0, [pc, #16]	@ (800cfdc <TL_MM_EvtDone+0x2c>)
 800cfca:	f7f7 fc71 	bl	80048b0 <HW_IPCC_MM_SendFreeBuf>

  return;
 800cfce:	bf00      	nop
}
 800cfd0:	3708      	adds	r7, #8
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}
 800cfd6:	bf00      	nop
 800cfd8:	200017b0 	.word	0x200017b0
 800cfdc:	0800cfe1 	.word	0x0800cfe1

0800cfe0 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b082      	sub	sp, #8
 800cfe4:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800cfe6:	e00c      	b.n	800d002 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800cfe8:	1d3b      	adds	r3, r7, #4
 800cfea:	4619      	mov	r1, r3
 800cfec:	480a      	ldr	r0, [pc, #40]	@ (800d018 <SendFreeBuf+0x38>)
 800cfee:	f7ff f91e 	bl	800c22e <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800cff2:	4b0a      	ldr	r3, [pc, #40]	@ (800d01c <SendFreeBuf+0x3c>)
 800cff4:	691b      	ldr	r3, [r3, #16]
 800cff6:	691b      	ldr	r3, [r3, #16]
 800cff8:	687a      	ldr	r2, [r7, #4]
 800cffa:	4611      	mov	r1, r2
 800cffc:	4618      	mov	r0, r3
 800cffe:	f7ff f8cf 	bl	800c1a0 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800d002:	4805      	ldr	r0, [pc, #20]	@ (800d018 <SendFreeBuf+0x38>)
 800d004:	f7ff f884 	bl	800c110 <LST_is_empty>
 800d008:	4603      	mov	r3, r0
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d0ec      	beq.n	800cfe8 <SendFreeBuf+0x8>
  }

  return;
 800d00e:	bf00      	nop
}
 800d010:	3708      	adds	r7, #8
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}
 800d016:	bf00      	nop
 800d018:	200017b0 	.word	0x200017b0
 800d01c:	20030000 	.word	0x20030000

0800d020 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800d020:	b580      	push	{r7, lr}
 800d022:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800d024:	4805      	ldr	r0, [pc, #20]	@ (800d03c <TL_TRACES_Init+0x1c>)
 800d026:	f7ff f863 	bl	800c0f0 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800d02a:	4b05      	ldr	r3, [pc, #20]	@ (800d040 <TL_TRACES_Init+0x20>)
 800d02c:	695b      	ldr	r3, [r3, #20]
 800d02e:	4a03      	ldr	r2, [pc, #12]	@ (800d03c <TL_TRACES_Init+0x1c>)
 800d030:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800d032:	f7f7 fc8f 	bl	8004954 <HW_IPCC_TRACES_Init>

  return;
 800d036:	bf00      	nop
}
 800d038:	bd80      	pop	{r7, pc}
 800d03a:	bf00      	nop
 800d03c:	200301cc 	.word	0x200301cc
 800d040:	20030000 	.word	0x20030000

0800d044 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b082      	sub	sp, #8
 800d048:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800d04a:	e008      	b.n	800d05e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800d04c:	1d3b      	adds	r3, r7, #4
 800d04e:	4619      	mov	r1, r3
 800d050:	4808      	ldr	r0, [pc, #32]	@ (800d074 <HW_IPCC_TRACES_EvtNot+0x30>)
 800d052:	f7ff f8ec 	bl	800c22e <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	4618      	mov	r0, r3
 800d05a:	f000 f80d 	bl	800d078 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800d05e:	4805      	ldr	r0, [pc, #20]	@ (800d074 <HW_IPCC_TRACES_EvtNot+0x30>)
 800d060:	f7ff f856 	bl	800c110 <LST_is_empty>
 800d064:	4603      	mov	r3, r0
 800d066:	2b00      	cmp	r3, #0
 800d068:	d0f0      	beq.n	800d04c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800d06a:	bf00      	nop
}
 800d06c:	3708      	adds	r7, #8
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}
 800d072:	bf00      	nop
 800d074:	200301cc 	.word	0x200301cc

0800d078 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800d078:	b480      	push	{r7}
 800d07a:	b083      	sub	sp, #12
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800d080:	bf00      	nop
 800d082:	370c      	adds	r7, #12
 800d084:	46bd      	mov	sp, r7
 800d086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08a:	4770      	bx	lr

0800d08c <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800d08c:	b480      	push	{r7}
 800d08e:	b087      	sub	sp, #28
 800d090:	af00      	add	r7, sp, #0
 800d092:	4603      	mov	r3, r0
 800d094:	6039      	str	r1, [r7, #0]
 800d096:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800d098:	79fb      	ldrb	r3, [r7, #7]
 800d09a:	2b08      	cmp	r3, #8
 800d09c:	d84c      	bhi.n	800d138 <OutputDbgTrace+0xac>
 800d09e:	a201      	add	r2, pc, #4	@ (adr r2, 800d0a4 <OutputDbgTrace+0x18>)
 800d0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0a4:	0800d0c9 	.word	0x0800d0c9
 800d0a8:	0800d0ed 	.word	0x0800d0ed
 800d0ac:	0800d0f9 	.word	0x0800d0f9
 800d0b0:	0800d0f3 	.word	0x0800d0f3
 800d0b4:	0800d139 	.word	0x0800d139
 800d0b8:	0800d10d 	.word	0x0800d10d
 800d0bc:	0800d119 	.word	0x0800d119
 800d0c0:	0800d11f 	.word	0x0800d11f
 800d0c4:	0800d12d 	.word	0x0800d12d
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800d0cc:	697b      	ldr	r3, [r7, #20]
 800d0ce:	7a5b      	ldrb	r3, [r3, #9]
 800d0d0:	2bff      	cmp	r3, #255	@ 0xff
 800d0d2:	d005      	beq.n	800d0e0 <OutputDbgTrace+0x54>
 800d0d4:	2bff      	cmp	r3, #255	@ 0xff
 800d0d6:	dc05      	bgt.n	800d0e4 <OutputDbgTrace+0x58>
 800d0d8:	2b0e      	cmp	r3, #14
 800d0da:	d005      	beq.n	800d0e8 <OutputDbgTrace+0x5c>
 800d0dc:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 800d0de:	e001      	b.n	800d0e4 <OutputDbgTrace+0x58>
      break;
 800d0e0:	bf00      	nop
 800d0e2:	e02a      	b.n	800d13a <OutputDbgTrace+0xae>
      break;
 800d0e4:	bf00      	nop
 800d0e6:	e028      	b.n	800d13a <OutputDbgTrace+0xae>
      break;
 800d0e8:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800d0ea:	e026      	b.n	800d13a <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800d0f0:	e023      	b.n	800d13a <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 800d0f6:	e020      	b.n	800d13a <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	7a5b      	ldrb	r3, [r3, #9]
 800d100:	2b0e      	cmp	r3, #14
 800d102:	d001      	beq.n	800d108 <OutputDbgTrace+0x7c>
 800d104:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 800d106:	e000      	b.n	800d10a <OutputDbgTrace+0x7e>
      break;
 800d108:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800d10a:	e016      	b.n	800d13a <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800d110:	697b      	ldr	r3, [r7, #20]
 800d112:	7a5b      	ldrb	r3, [r3, #9]
 800d114:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800d116:	e010      	b.n	800d13a <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800d11c:	e00d      	b.n	800d13a <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 800d122:	693b      	ldr	r3, [r7, #16]
 800d124:	785b      	ldrb	r3, [r3, #1]
 800d126:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 800d128:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 800d12a:	e006      	b.n	800d13a <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	7a5b      	ldrb	r3, [r3, #9]
 800d134:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800d136:	e000      	b.n	800d13a <OutputDbgTrace+0xae>
    
  default:
    break;
 800d138:	bf00      	nop
  }
  
  return;
 800d13a:	bf00      	nop
}
 800d13c:	371c      	adds	r7, #28
 800d13e:	46bd      	mov	sp, r7
 800d140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d144:	4770      	bx	lr
 800d146:	bf00      	nop

0800d148 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800d148:	b480      	push	{r7}
 800d14a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800d14c:	4b05      	ldr	r3, [pc, #20]	@ (800d164 <UTIL_LPM_Init+0x1c>)
 800d14e:	2200      	movs	r2, #0
 800d150:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800d152:	4b05      	ldr	r3, [pc, #20]	@ (800d168 <UTIL_LPM_Init+0x20>)
 800d154:	2200      	movs	r2, #0
 800d156:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800d158:	bf00      	nop
 800d15a:	46bd      	mov	sp, r7
 800d15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d160:	4770      	bx	lr
 800d162:	bf00      	nop
 800d164:	200017cc 	.word	0x200017cc
 800d168:	200017d0 	.word	0x200017d0

0800d16c <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800d16c:	b480      	push	{r7}
 800d16e:	b087      	sub	sp, #28
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	460b      	mov	r3, r1
 800d176:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d178:	f3ef 8310 	mrs	r3, PRIMASK
 800d17c:	613b      	str	r3, [r7, #16]
  return(result);
 800d17e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800d180:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d182:	b672      	cpsid	i
}
 800d184:	bf00      	nop
  
  switch(state)
 800d186:	78fb      	ldrb	r3, [r7, #3]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d008      	beq.n	800d19e <UTIL_LPM_SetOffMode+0x32>
 800d18c:	2b01      	cmp	r3, #1
 800d18e:	d10e      	bne.n	800d1ae <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800d190:	4b0d      	ldr	r3, [pc, #52]	@ (800d1c8 <UTIL_LPM_SetOffMode+0x5c>)
 800d192:	681a      	ldr	r2, [r3, #0]
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	4313      	orrs	r3, r2
 800d198:	4a0b      	ldr	r2, [pc, #44]	@ (800d1c8 <UTIL_LPM_SetOffMode+0x5c>)
 800d19a:	6013      	str	r3, [r2, #0]
      break;
 800d19c:	e008      	b.n	800d1b0 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	43da      	mvns	r2, r3
 800d1a2:	4b09      	ldr	r3, [pc, #36]	@ (800d1c8 <UTIL_LPM_SetOffMode+0x5c>)
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	4013      	ands	r3, r2
 800d1a8:	4a07      	ldr	r2, [pc, #28]	@ (800d1c8 <UTIL_LPM_SetOffMode+0x5c>)
 800d1aa:	6013      	str	r3, [r2, #0]
      break;
 800d1ac:	e000      	b.n	800d1b0 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800d1ae:	bf00      	nop
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	f383 8810 	msr	PRIMASK, r3
}
 800d1ba:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800d1bc:	bf00      	nop
 800d1be:	371c      	adds	r7, #28
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c6:	4770      	bx	lr
 800d1c8:	200017d0 	.word	0x200017d0

0800d1cc <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b094      	sub	sp, #80	@ 0x50
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 800d1d4:	4b89      	ldr	r3, [pc, #548]	@ (800d3fc <UTIL_SEQ_Run+0x230>)
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 800d1da:	4b88      	ldr	r3, [pc, #544]	@ (800d3fc <UTIL_SEQ_Run+0x230>)
 800d1dc:	681a      	ldr	r2, [r3, #0]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	4013      	ands	r3, r2
 800d1e2:	4a86      	ldr	r2, [pc, #536]	@ (800d3fc <UTIL_SEQ_Run+0x230>)
 800d1e4:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 800d1e6:	4b86      	ldr	r3, [pc, #536]	@ (800d400 <UTIL_SEQ_Run+0x234>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 800d1ec:	4b85      	ldr	r3, [pc, #532]	@ (800d404 <UTIL_SEQ_Run+0x238>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 800d1f2:	4b85      	ldr	r3, [pc, #532]	@ (800d408 <UTIL_SEQ_Run+0x23c>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 800d1f8:	4b84      	ldr	r3, [pc, #528]	@ (800d40c <UTIL_SEQ_Run+0x240>)
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800d1fe:	e112      	b.n	800d426 <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 800d200:	2300      	movs	r3, #0
 800d202:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800d204:	e002      	b.n	800d20c <UTIL_SEQ_Run+0x40>
        {
            counter++;
 800d206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d208:	3301      	adds	r3, #1
 800d20a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800d20c:	4a80      	ldr	r2, [pc, #512]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d20e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d210:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d216:	401a      	ands	r2, r3
 800d218:	4b78      	ldr	r3, [pc, #480]	@ (800d3fc <UTIL_SEQ_Run+0x230>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	4013      	ands	r3, r2
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d0f1      	beq.n	800d206 <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800d222:	4a7b      	ldr	r2, [pc, #492]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d226:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d22a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d22c:	401a      	ands	r2, r3
 800d22e:	4b73      	ldr	r3, [pc, #460]	@ (800d3fc <UTIL_SEQ_Run+0x230>)
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4013      	ands	r3, r2
 800d234:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800d236:	4a76      	ldr	r2, [pc, #472]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d238:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d23a:	00db      	lsls	r3, r3, #3
 800d23c:	4413      	add	r3, r2
 800d23e:	685a      	ldr	r2, [r3, #4]
 800d240:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d242:	4013      	ands	r3, r2
 800d244:	2b00      	cmp	r3, #0
 800d246:	d106      	bne.n	800d256 <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800d248:	4a71      	ldr	r2, [pc, #452]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d24a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d24c:	00db      	lsls	r3, r3, #3
 800d24e:	4413      	add	r3, r2
 800d250:	f04f 32ff 	mov.w	r2, #4294967295
 800d254:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 800d256:	4b6a      	ldr	r3, [pc, #424]	@ (800d400 <UTIL_SEQ_Run+0x234>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 800d25c:	4a6c      	ldr	r2, [pc, #432]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d25e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d260:	00db      	lsls	r3, r3, #3
 800d262:	4413      	add	r3, r2
 800d264:	685b      	ldr	r3, [r3, #4]
 800d266:	43da      	mvns	r2, r3
 800d268:	4b6a      	ldr	r3, [pc, #424]	@ (800d414 <UTIL_SEQ_Run+0x248>)
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	4313      	orrs	r3, r2
 800d26e:	4a69      	ldr	r2, [pc, #420]	@ (800d414 <UTIL_SEQ_Run+0x248>)
 800d270:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 800d272:	4b68      	ldr	r3, [pc, #416]	@ (800d414 <UTIL_SEQ_Run+0x248>)
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	43db      	mvns	r3, r3
 800d278:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d27a:	4013      	ands	r3, r2
 800d27c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 800d27e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d280:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d282:	4013      	ands	r3, r2
 800d284:	2b00      	cmp	r3, #0
 800d286:	d003      	beq.n	800d290 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 800d288:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d28a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d28c:	4013      	ands	r3, r2
 800d28e:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 800d290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d292:	2b00      	cmp	r3, #0
 800d294:	d102      	bne.n	800d29c <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 800d296:	4b5f      	ldr	r3, [pc, #380]	@ (800d414 <UTIL_SEQ_Run+0x248>)
 800d298:	2200      	movs	r2, #0
 800d29a:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800d29c:	4a5c      	ldr	r2, [pc, #368]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d29e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2a0:	00db      	lsls	r3, r3, #3
 800d2a2:	4413      	add	r3, r2
 800d2a4:	685a      	ldr	r2, [r3, #4]
 800d2a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d2a8:	4013      	ands	r3, r2
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	f000 fa43 	bl	800d736 <SEQ_BitPosition>
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	4b58      	ldr	r3, [pc, #352]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d2b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d2b8:	f3ef 8310 	mrs	r3, PRIMASK
 800d2bc:	61fb      	str	r3, [r7, #28]
  return(result);
 800d2be:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d2c0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800d2c2:	b672      	cpsid	i
}
 800d2c4:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 800d2c6:	4b54      	ldr	r3, [pc, #336]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	2201      	movs	r2, #1
 800d2cc:	fa02 f303 	lsl.w	r3, r2, r3
 800d2d0:	43da      	mvns	r2, r3
 800d2d2:	4b4b      	ldr	r3, [pc, #300]	@ (800d400 <UTIL_SEQ_Run+0x234>)
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	4013      	ands	r3, r2
 800d2d8:	4a49      	ldr	r2, [pc, #292]	@ (800d400 <UTIL_SEQ_Run+0x234>)
 800d2da:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800d2dc:	2301      	movs	r3, #1
 800d2de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d2e0:	e013      	b.n	800d30a <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 800d2e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2e4:	3b01      	subs	r3, #1
 800d2e6:	4a4a      	ldr	r2, [pc, #296]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d2e8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800d2ec:	4b4a      	ldr	r3, [pc, #296]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	2201      	movs	r2, #1
 800d2f2:	fa02 f303 	lsl.w	r3, r2, r3
 800d2f6:	43da      	mvns	r2, r3
 800d2f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2fa:	3b01      	subs	r3, #1
 800d2fc:	400a      	ands	r2, r1
 800d2fe:	4944      	ldr	r1, [pc, #272]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d300:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800d304:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d306:	3b01      	subs	r3, #1
 800d308:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d30a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d1e8      	bne.n	800d2e2 <UTIL_SEQ_Run+0x116>
 800d310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d312:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	f383 8810 	msr	PRIMASK, r3
}
 800d31a:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 800d31c:	4b3e      	ldr	r3, [pc, #248]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	4618      	mov	r0, r3
 800d322:	f000 f9e9 	bl	800d6f8 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 800d326:	4b3c      	ldr	r3, [pc, #240]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	2b1f      	cmp	r3, #31
 800d32c:	d878      	bhi.n	800d420 <UTIL_SEQ_Run+0x254>
 800d32e:	4b3a      	ldr	r3, [pc, #232]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	4a3a      	ldr	r2, [pc, #232]	@ (800d41c <UTIL_SEQ_Run+0x250>)
 800d334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d071      	beq.n	800d420 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800d33c:	2300      	movs	r3, #0
 800d33e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d340:	e01e      	b.n	800d380 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 800d342:	4a33      	ldr	r2, [pc, #204]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d346:	00db      	lsls	r3, r3, #3
 800d348:	4413      	add	r3, r2
 800d34a:	685a      	ldr	r2, [r3, #4]
 800d34c:	4b32      	ldr	r3, [pc, #200]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	2101      	movs	r1, #1
 800d352:	fa01 f303 	lsl.w	r3, r1, r3
 800d356:	43db      	mvns	r3, r3
 800d358:	401a      	ands	r2, r3
 800d35a:	492d      	ldr	r1, [pc, #180]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d35c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d35e:	00db      	lsls	r3, r3, #3
 800d360:	440b      	add	r3, r1
 800d362:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 800d364:	4a2a      	ldr	r2, [pc, #168]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d368:	00db      	lsls	r3, r3, #3
 800d36a:	4413      	add	r3, r2
 800d36c:	685a      	ldr	r2, [r3, #4]
 800d36e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d370:	009b      	lsls	r3, r3, #2
 800d372:	3350      	adds	r3, #80	@ 0x50
 800d374:	443b      	add	r3, r7
 800d376:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800d37a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d37c:	3301      	adds	r3, #1
 800d37e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d382:	2b00      	cmp	r3, #0
 800d384:	d0dd      	beq.n	800d342 <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 800d386:	4b24      	ldr	r3, [pc, #144]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	4a24      	ldr	r2, [pc, #144]	@ (800d41c <UTIL_SEQ_Run+0x250>)
 800d38c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d390:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800d392:	2300      	movs	r3, #0
 800d394:	633b      	str	r3, [r7, #48]	@ 0x30
 800d396:	e013      	b.n	800d3c0 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 800d398:	4a1d      	ldr	r2, [pc, #116]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d39c:	00db      	lsls	r3, r3, #3
 800d39e:	4413      	add	r3, r2
 800d3a0:	685a      	ldr	r2, [r3, #4]
 800d3a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3a4:	009b      	lsls	r3, r3, #2
 800d3a6:	3350      	adds	r3, #80	@ 0x50
 800d3a8:	443b      	add	r3, r7
 800d3aa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d3ae:	401a      	ands	r2, r3
 800d3b0:	4917      	ldr	r1, [pc, #92]	@ (800d410 <UTIL_SEQ_Run+0x244>)
 800d3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3b4:	00db      	lsls	r3, r3, #3
 800d3b6:	440b      	add	r3, r1
 800d3b8:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800d3ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3bc:	3301      	adds	r3, #1
 800d3be:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d0e8      	beq.n	800d398 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 800d3c6:	4b14      	ldr	r3, [pc, #80]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	f000 f99e 	bl	800d70c <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 800d3d0:	4b0b      	ldr	r3, [pc, #44]	@ (800d400 <UTIL_SEQ_Run+0x234>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 800d3d6:	4b0b      	ldr	r3, [pc, #44]	@ (800d404 <UTIL_SEQ_Run+0x238>)
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 800d3dc:	4b0a      	ldr	r3, [pc, #40]	@ (800d408 <UTIL_SEQ_Run+0x23c>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 800d3e2:	4b0a      	ldr	r3, [pc, #40]	@ (800d40c <UTIL_SEQ_Run+0x240>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 800d3e8:	4b0b      	ldr	r3, [pc, #44]	@ (800d418 <UTIL_SEQ_Run+0x24c>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	409a      	lsls	r2, r3
 800d3f0:	4b08      	ldr	r3, [pc, #32]	@ (800d414 <UTIL_SEQ_Run+0x248>)
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	4313      	orrs	r3, r2
 800d3f6:	4a07      	ldr	r2, [pc, #28]	@ (800d414 <UTIL_SEQ_Run+0x248>)
 800d3f8:	6013      	str	r3, [r2, #0]
 800d3fa:	e014      	b.n	800d426 <UTIL_SEQ_Run+0x25a>
 800d3fc:	20000048 	.word	0x20000048
 800d400:	200017d4 	.word	0x200017d4
 800d404:	200017d8 	.word	0x200017d8
 800d408:	20000044 	.word	0x20000044
 800d40c:	200017dc 	.word	0x200017dc
 800d410:	20001864 	.word	0x20001864
 800d414:	2000186c 	.word	0x2000186c
 800d418:	200017e0 	.word	0x200017e0
 800d41c:	200017e4 	.word	0x200017e4
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 800d420:	2000      	movs	r0, #0
 800d422:	f000 f97d 	bl	800d720 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800d426:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d42a:	401a      	ands	r2, r3
 800d42c:	4b22      	ldr	r3, [pc, #136]	@ (800d4b8 <UTIL_SEQ_Run+0x2ec>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	4013      	ands	r3, r2
 800d432:	2b00      	cmp	r3, #0
 800d434:	d005      	beq.n	800d442 <UTIL_SEQ_Run+0x276>
 800d436:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d43a:	4013      	ands	r3, r2
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	f43f aedf 	beq.w	800d200 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800d442:	4b1e      	ldr	r3, [pc, #120]	@ (800d4bc <UTIL_SEQ_Run+0x2f0>)
 800d444:	f04f 32ff 	mov.w	r2, #4294967295
 800d448:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 800d44a:	4b1d      	ldr	r3, [pc, #116]	@ (800d4c0 <UTIL_SEQ_Run+0x2f4>)
 800d44c:	681a      	ldr	r2, [r3, #0]
 800d44e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d450:	4013      	ands	r3, r2
 800d452:	2b00      	cmp	r3, #0
 800d454:	d129      	bne.n	800d4aa <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 800d456:	f000 f941 	bl	800d6dc <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d45a:	f3ef 8310 	mrs	r3, PRIMASK
 800d45e:	617b      	str	r3, [r7, #20]
  return(result);
 800d460:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800d462:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800d464:	b672      	cpsid	i
}
 800d466:	bf00      	nop
        local_taskset = TaskSet;
 800d468:	4b16      	ldr	r3, [pc, #88]	@ (800d4c4 <UTIL_SEQ_Run+0x2f8>)
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 800d46e:	4b16      	ldr	r3, [pc, #88]	@ (800d4c8 <UTIL_SEQ_Run+0x2fc>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 800d474:	4b15      	ldr	r3, [pc, #84]	@ (800d4cc <UTIL_SEQ_Run+0x300>)
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800d47a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d47c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d47e:	401a      	ands	r2, r3
 800d480:	4b0d      	ldr	r3, [pc, #52]	@ (800d4b8 <UTIL_SEQ_Run+0x2ec>)
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	4013      	ands	r3, r2
 800d486:	2b00      	cmp	r3, #0
 800d488:	d107      	bne.n	800d49a <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 800d48a:	4b0d      	ldr	r3, [pc, #52]	@ (800d4c0 <UTIL_SEQ_Run+0x2f4>)
 800d48c:	681a      	ldr	r2, [r3, #0]
 800d48e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d490:	4013      	ands	r3, r2
 800d492:	2b00      	cmp	r3, #0
 800d494:	d101      	bne.n	800d49a <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 800d496:	f7f4 fa10 	bl	80018ba <UTIL_SEQ_Idle>
 800d49a:	6a3b      	ldr	r3, [r7, #32]
 800d49c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d49e:	693b      	ldr	r3, [r7, #16]
 800d4a0:	f383 8810 	msr	PRIMASK, r3
}
 800d4a4:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 800d4a6:	f000 f920 	bl	800d6ea <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 800d4aa:	4a03      	ldr	r2, [pc, #12]	@ (800d4b8 <UTIL_SEQ_Run+0x2ec>)
 800d4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ae:	6013      	str	r3, [r2, #0]

    return;
 800d4b0:	bf00      	nop
}
 800d4b2:	3750      	adds	r7, #80	@ 0x50
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	bd80      	pop	{r7, pc}
 800d4b8:	20000048 	.word	0x20000048
 800d4bc:	200017e0 	.word	0x200017e0
 800d4c0:	200017dc 	.word	0x200017dc
 800d4c4:	200017d4 	.word	0x200017d4
 800d4c8:	200017d8 	.word	0x200017d8
 800d4cc:	20000044 	.word	0x20000044

0800d4d0 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b088      	sub	sp, #32
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	60f8      	str	r0, [r7, #12]
 800d4d8:	60b9      	str	r1, [r7, #8]
 800d4da:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d4dc:	f3ef 8310 	mrs	r3, PRIMASK
 800d4e0:	617b      	str	r3, [r7, #20]
  return(result);
 800d4e2:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800d4e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d4e6:	b672      	cpsid	i
}
 800d4e8:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800d4ea:	68f8      	ldr	r0, [r7, #12]
 800d4ec:	f000 f923 	bl	800d736 <SEQ_BitPosition>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	4619      	mov	r1, r3
 800d4f4:	4a06      	ldr	r2, [pc, #24]	@ (800d510 <UTIL_SEQ_RegTask+0x40>)
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d4fc:	69fb      	ldr	r3, [r7, #28]
 800d4fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d500:	69bb      	ldr	r3, [r7, #24]
 800d502:	f383 8810 	msr	PRIMASK, r3
}
 800d506:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 800d508:	bf00      	nop
}
 800d50a:	3720      	adds	r7, #32
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	200017e4 	.word	0x200017e4

0800d514 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 800d514:	b480      	push	{r7}
 800d516:	b087      	sub	sp, #28
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
 800d51c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d51e:	f3ef 8310 	mrs	r3, PRIMASK
 800d522:	60fb      	str	r3, [r7, #12]
  return(result);
 800d524:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d526:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d528:	b672      	cpsid	i
}
 800d52a:	bf00      	nop

    TaskSet |= TaskId_bm;
 800d52c:	4b0d      	ldr	r3, [pc, #52]	@ (800d564 <UTIL_SEQ_SetTask+0x50>)
 800d52e:	681a      	ldr	r2, [r3, #0]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	4313      	orrs	r3, r2
 800d534:	4a0b      	ldr	r2, [pc, #44]	@ (800d564 <UTIL_SEQ_SetTask+0x50>)
 800d536:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 800d538:	4a0b      	ldr	r2, [pc, #44]	@ (800d568 <UTIL_SEQ_SetTask+0x54>)
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	431a      	orrs	r2, r3
 800d544:	4908      	ldr	r1, [pc, #32]	@ (800d568 <UTIL_SEQ_SetTask+0x54>)
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800d54c:	697b      	ldr	r3, [r7, #20]
 800d54e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	f383 8810 	msr	PRIMASK, r3
}
 800d556:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d558:	bf00      	nop
}
 800d55a:	371c      	adds	r7, #28
 800d55c:	46bd      	mov	sp, r7
 800d55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d562:	4770      	bx	lr
 800d564:	200017d4 	.word	0x200017d4
 800d568:	20001864 	.word	0x20001864

0800d56c <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800d56c:	b480      	push	{r7}
 800d56e:	b087      	sub	sp, #28
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d574:	f3ef 8310 	mrs	r3, PRIMASK
 800d578:	60fb      	str	r3, [r7, #12]
  return(result);
 800d57a:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d57c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d57e:	b672      	cpsid	i
}
 800d580:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	43da      	mvns	r2, r3
 800d586:	4b08      	ldr	r3, [pc, #32]	@ (800d5a8 <UTIL_SEQ_PauseTask+0x3c>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	4013      	ands	r3, r2
 800d58c:	4a06      	ldr	r2, [pc, #24]	@ (800d5a8 <UTIL_SEQ_PauseTask+0x3c>)
 800d58e:	6013      	str	r3, [r2, #0]
 800d590:	697b      	ldr	r3, [r7, #20]
 800d592:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d594:	693b      	ldr	r3, [r7, #16]
 800d596:	f383 8810 	msr	PRIMASK, r3
}
 800d59a:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d59c:	bf00      	nop
}
 800d59e:	371c      	adds	r7, #28
 800d5a0:	46bd      	mov	sp, r7
 800d5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a6:	4770      	bx	lr
 800d5a8:	20000044 	.word	0x20000044

0800d5ac <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800d5ac:	b480      	push	{r7}
 800d5ae:	b087      	sub	sp, #28
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d5b4:	f3ef 8310 	mrs	r3, PRIMASK
 800d5b8:	60fb      	str	r3, [r7, #12]
  return(result);
 800d5ba:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d5bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d5be:	b672      	cpsid	i
}
 800d5c0:	bf00      	nop

    TaskMask |= TaskId_bm;
 800d5c2:	4b09      	ldr	r3, [pc, #36]	@ (800d5e8 <UTIL_SEQ_ResumeTask+0x3c>)
 800d5c4:	681a      	ldr	r2, [r3, #0]
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	4313      	orrs	r3, r2
 800d5ca:	4a07      	ldr	r2, [pc, #28]	@ (800d5e8 <UTIL_SEQ_ResumeTask+0x3c>)
 800d5cc:	6013      	str	r3, [r2, #0]
 800d5ce:	697b      	ldr	r3, [r7, #20]
 800d5d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5d2:	693b      	ldr	r3, [r7, #16]
 800d5d4:	f383 8810 	msr	PRIMASK, r3
}
 800d5d8:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d5da:	bf00      	nop
}
 800d5dc:	371c      	adds	r7, #28
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e4:	4770      	bx	lr
 800d5e6:	bf00      	nop
 800d5e8:	20000044 	.word	0x20000044

0800d5ec <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800d5ec:	b480      	push	{r7}
 800d5ee:	b087      	sub	sp, #28
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d5f4:	f3ef 8310 	mrs	r3, PRIMASK
 800d5f8:	60fb      	str	r3, [r7, #12]
  return(result);
 800d5fa:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d5fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d5fe:	b672      	cpsid	i
}
 800d600:	bf00      	nop

    EvtSet |= EvtId_bm;
 800d602:	4b09      	ldr	r3, [pc, #36]	@ (800d628 <UTIL_SEQ_SetEvt+0x3c>)
 800d604:	681a      	ldr	r2, [r3, #0]
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	4313      	orrs	r3, r2
 800d60a:	4a07      	ldr	r2, [pc, #28]	@ (800d628 <UTIL_SEQ_SetEvt+0x3c>)
 800d60c:	6013      	str	r3, [r2, #0]
 800d60e:	697b      	ldr	r3, [r7, #20]
 800d610:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	f383 8810 	msr	PRIMASK, r3
}
 800d618:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d61a:	bf00      	nop
}
 800d61c:	371c      	adds	r7, #28
 800d61e:	46bd      	mov	sp, r7
 800d620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d624:	4770      	bx	lr
 800d626:	bf00      	nop
 800d628:	200017d8 	.word	0x200017d8

0800d62c <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b088      	sub	sp, #32
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 800d634:	4b1f      	ldr	r3, [pc, #124]	@ (800d6b4 <UTIL_SEQ_WaitEvt+0x88>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800d63a:	4b1e      	ldr	r3, [pc, #120]	@ (800d6b4 <UTIL_SEQ_WaitEvt+0x88>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d642:	d102      	bne.n	800d64a <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 800d644:	2300      	movs	r3, #0
 800d646:	61fb      	str	r3, [r7, #28]
 800d648:	e005      	b.n	800d656 <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800d64a:	4b1a      	ldr	r3, [pc, #104]	@ (800d6b4 <UTIL_SEQ_WaitEvt+0x88>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	2201      	movs	r2, #1
 800d650:	fa02 f303 	lsl.w	r3, r2, r3
 800d654:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 800d656:	4b18      	ldr	r3, [pc, #96]	@ (800d6b8 <UTIL_SEQ_WaitEvt+0x8c>)
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 800d65c:	4a16      	ldr	r2, [pc, #88]	@ (800d6b8 <UTIL_SEQ_WaitEvt+0x8c>)
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 800d662:	e003      	b.n	800d66c <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800d664:	6879      	ldr	r1, [r7, #4]
 800d666:	69f8      	ldr	r0, [r7, #28]
 800d668:	f000 f82a 	bl	800d6c0 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 800d66c:	4b13      	ldr	r3, [pc, #76]	@ (800d6bc <UTIL_SEQ_WaitEvt+0x90>)
 800d66e:	681a      	ldr	r2, [r3, #0]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	4013      	ands	r3, r2
 800d674:	2b00      	cmp	r3, #0
 800d676:	d0f5      	beq.n	800d664 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 800d678:	4a0e      	ldr	r2, [pc, #56]	@ (800d6b4 <UTIL_SEQ_WaitEvt+0x88>)
 800d67a:	69bb      	ldr	r3, [r7, #24]
 800d67c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d67e:	f3ef 8310 	mrs	r3, PRIMASK
 800d682:	60bb      	str	r3, [r7, #8]
  return(result);
 800d684:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d686:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d688:	b672      	cpsid	i
}
 800d68a:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	43da      	mvns	r2, r3
 800d690:	4b0a      	ldr	r3, [pc, #40]	@ (800d6bc <UTIL_SEQ_WaitEvt+0x90>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	4013      	ands	r3, r2
 800d696:	4a09      	ldr	r2, [pc, #36]	@ (800d6bc <UTIL_SEQ_WaitEvt+0x90>)
 800d698:	6013      	str	r3, [r2, #0]
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	f383 8810 	msr	PRIMASK, r3
}
 800d6a4:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 800d6a6:	4a04      	ldr	r2, [pc, #16]	@ (800d6b8 <UTIL_SEQ_WaitEvt+0x8c>)
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	6013      	str	r3, [r2, #0]
    return;
 800d6ac:	bf00      	nop
}
 800d6ae:	3720      	adds	r7, #32
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}
 800d6b4:	200017e0 	.word	0x200017e0
 800d6b8:	200017dc 	.word	0x200017dc
 800d6bc:	200017d8 	.word	0x200017d8

0800d6c0 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b082      	sub	sp, #8
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	43db      	mvns	r3, r3
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f7ff fd7c 	bl	800d1cc <UTIL_SEQ_Run>
    return;
 800d6d4:	bf00      	nop
}
 800d6d6:	3708      	adds	r7, #8
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800d6dc:	b480      	push	{r7}
 800d6de:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800d6e0:	bf00      	nop
}
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e8:	4770      	bx	lr

0800d6ea <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800d6ea:	b480      	push	{r7}
 800d6ec:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800d6ee:	bf00      	nop
}
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f6:	4770      	bx	lr

0800d6f8 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b083      	sub	sp, #12
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800d700:	bf00      	nop
}
 800d702:	370c      	adds	r7, #12
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr

0800d70c <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 800d70c:	b480      	push	{r7}
 800d70e:	b083      	sub	sp, #12
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800d714:	bf00      	nop
}
 800d716:	370c      	adds	r7, #12
 800d718:	46bd      	mov	sp, r7
 800d71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71e:	4770      	bx	lr

0800d720 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 800d720:	b480      	push	{r7}
 800d722:	b083      	sub	sp, #12
 800d724:	af00      	add	r7, sp, #0
 800d726:	4603      	mov	r3, r0
 800d728:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 800d72a:	bf00      	nop
}
 800d72c:	370c      	adds	r7, #12
 800d72e:	46bd      	mov	sp, r7
 800d730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d734:	4770      	bx	lr

0800d736 <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800d736:	b480      	push	{r7}
 800d738:	b085      	sub	sp, #20
 800d73a:	af00      	add	r7, sp, #0
 800d73c:	6078      	str	r0, [r7, #4]
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d101      	bne.n	800d74c <SEQ_BitPosition+0x16>
    return 32U;
 800d748:	2320      	movs	r3, #32
 800d74a:	e003      	b.n	800d754 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	fab3 f383 	clz	r3, r3
 800d752:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 800d754:	f1c3 031f 	rsb	r3, r3, #31
 800d758:	b2db      	uxtb	r3, r3
}
 800d75a:	4618      	mov	r0, r3
 800d75c:	3714      	adds	r7, #20
 800d75e:	46bd      	mov	sp, r7
 800d760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d764:	4770      	bx	lr

0800d766 <__cvt>:
 800d766:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d76a:	ec57 6b10 	vmov	r6, r7, d0
 800d76e:	2f00      	cmp	r7, #0
 800d770:	460c      	mov	r4, r1
 800d772:	4619      	mov	r1, r3
 800d774:	463b      	mov	r3, r7
 800d776:	bfbb      	ittet	lt
 800d778:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d77c:	461f      	movlt	r7, r3
 800d77e:	2300      	movge	r3, #0
 800d780:	232d      	movlt	r3, #45	@ 0x2d
 800d782:	700b      	strb	r3, [r1, #0]
 800d784:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d786:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d78a:	4691      	mov	r9, r2
 800d78c:	f023 0820 	bic.w	r8, r3, #32
 800d790:	bfbc      	itt	lt
 800d792:	4632      	movlt	r2, r6
 800d794:	4616      	movlt	r6, r2
 800d796:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d79a:	d005      	beq.n	800d7a8 <__cvt+0x42>
 800d79c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d7a0:	d100      	bne.n	800d7a4 <__cvt+0x3e>
 800d7a2:	3401      	adds	r4, #1
 800d7a4:	2102      	movs	r1, #2
 800d7a6:	e000      	b.n	800d7aa <__cvt+0x44>
 800d7a8:	2103      	movs	r1, #3
 800d7aa:	ab03      	add	r3, sp, #12
 800d7ac:	9301      	str	r3, [sp, #4]
 800d7ae:	ab02      	add	r3, sp, #8
 800d7b0:	9300      	str	r3, [sp, #0]
 800d7b2:	ec47 6b10 	vmov	d0, r6, r7
 800d7b6:	4653      	mov	r3, sl
 800d7b8:	4622      	mov	r2, r4
 800d7ba:	f000 ff51 	bl	800e660 <_dtoa_r>
 800d7be:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d7c2:	4605      	mov	r5, r0
 800d7c4:	d119      	bne.n	800d7fa <__cvt+0x94>
 800d7c6:	f019 0f01 	tst.w	r9, #1
 800d7ca:	d00e      	beq.n	800d7ea <__cvt+0x84>
 800d7cc:	eb00 0904 	add.w	r9, r0, r4
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	4630      	mov	r0, r6
 800d7d6:	4639      	mov	r1, r7
 800d7d8:	f7f3 f95e 	bl	8000a98 <__aeabi_dcmpeq>
 800d7dc:	b108      	cbz	r0, 800d7e2 <__cvt+0x7c>
 800d7de:	f8cd 900c 	str.w	r9, [sp, #12]
 800d7e2:	2230      	movs	r2, #48	@ 0x30
 800d7e4:	9b03      	ldr	r3, [sp, #12]
 800d7e6:	454b      	cmp	r3, r9
 800d7e8:	d31e      	bcc.n	800d828 <__cvt+0xc2>
 800d7ea:	9b03      	ldr	r3, [sp, #12]
 800d7ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d7ee:	1b5b      	subs	r3, r3, r5
 800d7f0:	4628      	mov	r0, r5
 800d7f2:	6013      	str	r3, [r2, #0]
 800d7f4:	b004      	add	sp, #16
 800d7f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7fa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d7fe:	eb00 0904 	add.w	r9, r0, r4
 800d802:	d1e5      	bne.n	800d7d0 <__cvt+0x6a>
 800d804:	7803      	ldrb	r3, [r0, #0]
 800d806:	2b30      	cmp	r3, #48	@ 0x30
 800d808:	d10a      	bne.n	800d820 <__cvt+0xba>
 800d80a:	2200      	movs	r2, #0
 800d80c:	2300      	movs	r3, #0
 800d80e:	4630      	mov	r0, r6
 800d810:	4639      	mov	r1, r7
 800d812:	f7f3 f941 	bl	8000a98 <__aeabi_dcmpeq>
 800d816:	b918      	cbnz	r0, 800d820 <__cvt+0xba>
 800d818:	f1c4 0401 	rsb	r4, r4, #1
 800d81c:	f8ca 4000 	str.w	r4, [sl]
 800d820:	f8da 3000 	ldr.w	r3, [sl]
 800d824:	4499      	add	r9, r3
 800d826:	e7d3      	b.n	800d7d0 <__cvt+0x6a>
 800d828:	1c59      	adds	r1, r3, #1
 800d82a:	9103      	str	r1, [sp, #12]
 800d82c:	701a      	strb	r2, [r3, #0]
 800d82e:	e7d9      	b.n	800d7e4 <__cvt+0x7e>

0800d830 <__exponent>:
 800d830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d832:	2900      	cmp	r1, #0
 800d834:	bfba      	itte	lt
 800d836:	4249      	neglt	r1, r1
 800d838:	232d      	movlt	r3, #45	@ 0x2d
 800d83a:	232b      	movge	r3, #43	@ 0x2b
 800d83c:	2909      	cmp	r1, #9
 800d83e:	7002      	strb	r2, [r0, #0]
 800d840:	7043      	strb	r3, [r0, #1]
 800d842:	dd29      	ble.n	800d898 <__exponent+0x68>
 800d844:	f10d 0307 	add.w	r3, sp, #7
 800d848:	461d      	mov	r5, r3
 800d84a:	270a      	movs	r7, #10
 800d84c:	461a      	mov	r2, r3
 800d84e:	fbb1 f6f7 	udiv	r6, r1, r7
 800d852:	fb07 1416 	mls	r4, r7, r6, r1
 800d856:	3430      	adds	r4, #48	@ 0x30
 800d858:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d85c:	460c      	mov	r4, r1
 800d85e:	2c63      	cmp	r4, #99	@ 0x63
 800d860:	f103 33ff 	add.w	r3, r3, #4294967295
 800d864:	4631      	mov	r1, r6
 800d866:	dcf1      	bgt.n	800d84c <__exponent+0x1c>
 800d868:	3130      	adds	r1, #48	@ 0x30
 800d86a:	1e94      	subs	r4, r2, #2
 800d86c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d870:	1c41      	adds	r1, r0, #1
 800d872:	4623      	mov	r3, r4
 800d874:	42ab      	cmp	r3, r5
 800d876:	d30a      	bcc.n	800d88e <__exponent+0x5e>
 800d878:	f10d 0309 	add.w	r3, sp, #9
 800d87c:	1a9b      	subs	r3, r3, r2
 800d87e:	42ac      	cmp	r4, r5
 800d880:	bf88      	it	hi
 800d882:	2300      	movhi	r3, #0
 800d884:	3302      	adds	r3, #2
 800d886:	4403      	add	r3, r0
 800d888:	1a18      	subs	r0, r3, r0
 800d88a:	b003      	add	sp, #12
 800d88c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d88e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d892:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d896:	e7ed      	b.n	800d874 <__exponent+0x44>
 800d898:	2330      	movs	r3, #48	@ 0x30
 800d89a:	3130      	adds	r1, #48	@ 0x30
 800d89c:	7083      	strb	r3, [r0, #2]
 800d89e:	70c1      	strb	r1, [r0, #3]
 800d8a0:	1d03      	adds	r3, r0, #4
 800d8a2:	e7f1      	b.n	800d888 <__exponent+0x58>

0800d8a4 <_printf_float>:
 800d8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8a8:	b08d      	sub	sp, #52	@ 0x34
 800d8aa:	460c      	mov	r4, r1
 800d8ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d8b0:	4616      	mov	r6, r2
 800d8b2:	461f      	mov	r7, r3
 800d8b4:	4605      	mov	r5, r0
 800d8b6:	f000 fdc5 	bl	800e444 <_localeconv_r>
 800d8ba:	6803      	ldr	r3, [r0, #0]
 800d8bc:	9304      	str	r3, [sp, #16]
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f7f2 fcbe 	bl	8000240 <strlen>
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d8c8:	f8d8 3000 	ldr.w	r3, [r8]
 800d8cc:	9005      	str	r0, [sp, #20]
 800d8ce:	3307      	adds	r3, #7
 800d8d0:	f023 0307 	bic.w	r3, r3, #7
 800d8d4:	f103 0208 	add.w	r2, r3, #8
 800d8d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d8dc:	f8d4 b000 	ldr.w	fp, [r4]
 800d8e0:	f8c8 2000 	str.w	r2, [r8]
 800d8e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d8e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d8ec:	9307      	str	r3, [sp, #28]
 800d8ee:	f8cd 8018 	str.w	r8, [sp, #24]
 800d8f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d8f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d8fa:	4b9c      	ldr	r3, [pc, #624]	@ (800db6c <_printf_float+0x2c8>)
 800d8fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d900:	f7f3 f8fc 	bl	8000afc <__aeabi_dcmpun>
 800d904:	bb70      	cbnz	r0, 800d964 <_printf_float+0xc0>
 800d906:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d90a:	4b98      	ldr	r3, [pc, #608]	@ (800db6c <_printf_float+0x2c8>)
 800d90c:	f04f 32ff 	mov.w	r2, #4294967295
 800d910:	f7f3 f8d6 	bl	8000ac0 <__aeabi_dcmple>
 800d914:	bb30      	cbnz	r0, 800d964 <_printf_float+0xc0>
 800d916:	2200      	movs	r2, #0
 800d918:	2300      	movs	r3, #0
 800d91a:	4640      	mov	r0, r8
 800d91c:	4649      	mov	r1, r9
 800d91e:	f7f3 f8c5 	bl	8000aac <__aeabi_dcmplt>
 800d922:	b110      	cbz	r0, 800d92a <_printf_float+0x86>
 800d924:	232d      	movs	r3, #45	@ 0x2d
 800d926:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d92a:	4a91      	ldr	r2, [pc, #580]	@ (800db70 <_printf_float+0x2cc>)
 800d92c:	4b91      	ldr	r3, [pc, #580]	@ (800db74 <_printf_float+0x2d0>)
 800d92e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d932:	bf8c      	ite	hi
 800d934:	4690      	movhi	r8, r2
 800d936:	4698      	movls	r8, r3
 800d938:	2303      	movs	r3, #3
 800d93a:	6123      	str	r3, [r4, #16]
 800d93c:	f02b 0304 	bic.w	r3, fp, #4
 800d940:	6023      	str	r3, [r4, #0]
 800d942:	f04f 0900 	mov.w	r9, #0
 800d946:	9700      	str	r7, [sp, #0]
 800d948:	4633      	mov	r3, r6
 800d94a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d94c:	4621      	mov	r1, r4
 800d94e:	4628      	mov	r0, r5
 800d950:	f000 f9d2 	bl	800dcf8 <_printf_common>
 800d954:	3001      	adds	r0, #1
 800d956:	f040 808d 	bne.w	800da74 <_printf_float+0x1d0>
 800d95a:	f04f 30ff 	mov.w	r0, #4294967295
 800d95e:	b00d      	add	sp, #52	@ 0x34
 800d960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d964:	4642      	mov	r2, r8
 800d966:	464b      	mov	r3, r9
 800d968:	4640      	mov	r0, r8
 800d96a:	4649      	mov	r1, r9
 800d96c:	f7f3 f8c6 	bl	8000afc <__aeabi_dcmpun>
 800d970:	b140      	cbz	r0, 800d984 <_printf_float+0xe0>
 800d972:	464b      	mov	r3, r9
 800d974:	2b00      	cmp	r3, #0
 800d976:	bfbc      	itt	lt
 800d978:	232d      	movlt	r3, #45	@ 0x2d
 800d97a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d97e:	4a7e      	ldr	r2, [pc, #504]	@ (800db78 <_printf_float+0x2d4>)
 800d980:	4b7e      	ldr	r3, [pc, #504]	@ (800db7c <_printf_float+0x2d8>)
 800d982:	e7d4      	b.n	800d92e <_printf_float+0x8a>
 800d984:	6863      	ldr	r3, [r4, #4]
 800d986:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d98a:	9206      	str	r2, [sp, #24]
 800d98c:	1c5a      	adds	r2, r3, #1
 800d98e:	d13b      	bne.n	800da08 <_printf_float+0x164>
 800d990:	2306      	movs	r3, #6
 800d992:	6063      	str	r3, [r4, #4]
 800d994:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d998:	2300      	movs	r3, #0
 800d99a:	6022      	str	r2, [r4, #0]
 800d99c:	9303      	str	r3, [sp, #12]
 800d99e:	ab0a      	add	r3, sp, #40	@ 0x28
 800d9a0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d9a4:	ab09      	add	r3, sp, #36	@ 0x24
 800d9a6:	9300      	str	r3, [sp, #0]
 800d9a8:	6861      	ldr	r1, [r4, #4]
 800d9aa:	ec49 8b10 	vmov	d0, r8, r9
 800d9ae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d9b2:	4628      	mov	r0, r5
 800d9b4:	f7ff fed7 	bl	800d766 <__cvt>
 800d9b8:	9b06      	ldr	r3, [sp, #24]
 800d9ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d9bc:	2b47      	cmp	r3, #71	@ 0x47
 800d9be:	4680      	mov	r8, r0
 800d9c0:	d129      	bne.n	800da16 <_printf_float+0x172>
 800d9c2:	1cc8      	adds	r0, r1, #3
 800d9c4:	db02      	blt.n	800d9cc <_printf_float+0x128>
 800d9c6:	6863      	ldr	r3, [r4, #4]
 800d9c8:	4299      	cmp	r1, r3
 800d9ca:	dd41      	ble.n	800da50 <_printf_float+0x1ac>
 800d9cc:	f1aa 0a02 	sub.w	sl, sl, #2
 800d9d0:	fa5f fa8a 	uxtb.w	sl, sl
 800d9d4:	3901      	subs	r1, #1
 800d9d6:	4652      	mov	r2, sl
 800d9d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d9dc:	9109      	str	r1, [sp, #36]	@ 0x24
 800d9de:	f7ff ff27 	bl	800d830 <__exponent>
 800d9e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d9e4:	1813      	adds	r3, r2, r0
 800d9e6:	2a01      	cmp	r2, #1
 800d9e8:	4681      	mov	r9, r0
 800d9ea:	6123      	str	r3, [r4, #16]
 800d9ec:	dc02      	bgt.n	800d9f4 <_printf_float+0x150>
 800d9ee:	6822      	ldr	r2, [r4, #0]
 800d9f0:	07d2      	lsls	r2, r2, #31
 800d9f2:	d501      	bpl.n	800d9f8 <_printf_float+0x154>
 800d9f4:	3301      	adds	r3, #1
 800d9f6:	6123      	str	r3, [r4, #16]
 800d9f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d0a2      	beq.n	800d946 <_printf_float+0xa2>
 800da00:	232d      	movs	r3, #45	@ 0x2d
 800da02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da06:	e79e      	b.n	800d946 <_printf_float+0xa2>
 800da08:	9a06      	ldr	r2, [sp, #24]
 800da0a:	2a47      	cmp	r2, #71	@ 0x47
 800da0c:	d1c2      	bne.n	800d994 <_printf_float+0xf0>
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d1c0      	bne.n	800d994 <_printf_float+0xf0>
 800da12:	2301      	movs	r3, #1
 800da14:	e7bd      	b.n	800d992 <_printf_float+0xee>
 800da16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800da1a:	d9db      	bls.n	800d9d4 <_printf_float+0x130>
 800da1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800da20:	d118      	bne.n	800da54 <_printf_float+0x1b0>
 800da22:	2900      	cmp	r1, #0
 800da24:	6863      	ldr	r3, [r4, #4]
 800da26:	dd0b      	ble.n	800da40 <_printf_float+0x19c>
 800da28:	6121      	str	r1, [r4, #16]
 800da2a:	b913      	cbnz	r3, 800da32 <_printf_float+0x18e>
 800da2c:	6822      	ldr	r2, [r4, #0]
 800da2e:	07d0      	lsls	r0, r2, #31
 800da30:	d502      	bpl.n	800da38 <_printf_float+0x194>
 800da32:	3301      	adds	r3, #1
 800da34:	440b      	add	r3, r1
 800da36:	6123      	str	r3, [r4, #16]
 800da38:	65a1      	str	r1, [r4, #88]	@ 0x58
 800da3a:	f04f 0900 	mov.w	r9, #0
 800da3e:	e7db      	b.n	800d9f8 <_printf_float+0x154>
 800da40:	b913      	cbnz	r3, 800da48 <_printf_float+0x1a4>
 800da42:	6822      	ldr	r2, [r4, #0]
 800da44:	07d2      	lsls	r2, r2, #31
 800da46:	d501      	bpl.n	800da4c <_printf_float+0x1a8>
 800da48:	3302      	adds	r3, #2
 800da4a:	e7f4      	b.n	800da36 <_printf_float+0x192>
 800da4c:	2301      	movs	r3, #1
 800da4e:	e7f2      	b.n	800da36 <_printf_float+0x192>
 800da50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800da54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da56:	4299      	cmp	r1, r3
 800da58:	db05      	blt.n	800da66 <_printf_float+0x1c2>
 800da5a:	6823      	ldr	r3, [r4, #0]
 800da5c:	6121      	str	r1, [r4, #16]
 800da5e:	07d8      	lsls	r0, r3, #31
 800da60:	d5ea      	bpl.n	800da38 <_printf_float+0x194>
 800da62:	1c4b      	adds	r3, r1, #1
 800da64:	e7e7      	b.n	800da36 <_printf_float+0x192>
 800da66:	2900      	cmp	r1, #0
 800da68:	bfd4      	ite	le
 800da6a:	f1c1 0202 	rsble	r2, r1, #2
 800da6e:	2201      	movgt	r2, #1
 800da70:	4413      	add	r3, r2
 800da72:	e7e0      	b.n	800da36 <_printf_float+0x192>
 800da74:	6823      	ldr	r3, [r4, #0]
 800da76:	055a      	lsls	r2, r3, #21
 800da78:	d407      	bmi.n	800da8a <_printf_float+0x1e6>
 800da7a:	6923      	ldr	r3, [r4, #16]
 800da7c:	4642      	mov	r2, r8
 800da7e:	4631      	mov	r1, r6
 800da80:	4628      	mov	r0, r5
 800da82:	47b8      	blx	r7
 800da84:	3001      	adds	r0, #1
 800da86:	d12b      	bne.n	800dae0 <_printf_float+0x23c>
 800da88:	e767      	b.n	800d95a <_printf_float+0xb6>
 800da8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800da8e:	f240 80dd 	bls.w	800dc4c <_printf_float+0x3a8>
 800da92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800da96:	2200      	movs	r2, #0
 800da98:	2300      	movs	r3, #0
 800da9a:	f7f2 fffd 	bl	8000a98 <__aeabi_dcmpeq>
 800da9e:	2800      	cmp	r0, #0
 800daa0:	d033      	beq.n	800db0a <_printf_float+0x266>
 800daa2:	4a37      	ldr	r2, [pc, #220]	@ (800db80 <_printf_float+0x2dc>)
 800daa4:	2301      	movs	r3, #1
 800daa6:	4631      	mov	r1, r6
 800daa8:	4628      	mov	r0, r5
 800daaa:	47b8      	blx	r7
 800daac:	3001      	adds	r0, #1
 800daae:	f43f af54 	beq.w	800d95a <_printf_float+0xb6>
 800dab2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dab6:	4543      	cmp	r3, r8
 800dab8:	db02      	blt.n	800dac0 <_printf_float+0x21c>
 800daba:	6823      	ldr	r3, [r4, #0]
 800dabc:	07d8      	lsls	r0, r3, #31
 800dabe:	d50f      	bpl.n	800dae0 <_printf_float+0x23c>
 800dac0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dac4:	4631      	mov	r1, r6
 800dac6:	4628      	mov	r0, r5
 800dac8:	47b8      	blx	r7
 800daca:	3001      	adds	r0, #1
 800dacc:	f43f af45 	beq.w	800d95a <_printf_float+0xb6>
 800dad0:	f04f 0900 	mov.w	r9, #0
 800dad4:	f108 38ff 	add.w	r8, r8, #4294967295
 800dad8:	f104 0a1a 	add.w	sl, r4, #26
 800dadc:	45c8      	cmp	r8, r9
 800dade:	dc09      	bgt.n	800daf4 <_printf_float+0x250>
 800dae0:	6823      	ldr	r3, [r4, #0]
 800dae2:	079b      	lsls	r3, r3, #30
 800dae4:	f100 8103 	bmi.w	800dcee <_printf_float+0x44a>
 800dae8:	68e0      	ldr	r0, [r4, #12]
 800daea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800daec:	4298      	cmp	r0, r3
 800daee:	bfb8      	it	lt
 800daf0:	4618      	movlt	r0, r3
 800daf2:	e734      	b.n	800d95e <_printf_float+0xba>
 800daf4:	2301      	movs	r3, #1
 800daf6:	4652      	mov	r2, sl
 800daf8:	4631      	mov	r1, r6
 800dafa:	4628      	mov	r0, r5
 800dafc:	47b8      	blx	r7
 800dafe:	3001      	adds	r0, #1
 800db00:	f43f af2b 	beq.w	800d95a <_printf_float+0xb6>
 800db04:	f109 0901 	add.w	r9, r9, #1
 800db08:	e7e8      	b.n	800dadc <_printf_float+0x238>
 800db0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	dc39      	bgt.n	800db84 <_printf_float+0x2e0>
 800db10:	4a1b      	ldr	r2, [pc, #108]	@ (800db80 <_printf_float+0x2dc>)
 800db12:	2301      	movs	r3, #1
 800db14:	4631      	mov	r1, r6
 800db16:	4628      	mov	r0, r5
 800db18:	47b8      	blx	r7
 800db1a:	3001      	adds	r0, #1
 800db1c:	f43f af1d 	beq.w	800d95a <_printf_float+0xb6>
 800db20:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800db24:	ea59 0303 	orrs.w	r3, r9, r3
 800db28:	d102      	bne.n	800db30 <_printf_float+0x28c>
 800db2a:	6823      	ldr	r3, [r4, #0]
 800db2c:	07d9      	lsls	r1, r3, #31
 800db2e:	d5d7      	bpl.n	800dae0 <_printf_float+0x23c>
 800db30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db34:	4631      	mov	r1, r6
 800db36:	4628      	mov	r0, r5
 800db38:	47b8      	blx	r7
 800db3a:	3001      	adds	r0, #1
 800db3c:	f43f af0d 	beq.w	800d95a <_printf_float+0xb6>
 800db40:	f04f 0a00 	mov.w	sl, #0
 800db44:	f104 0b1a 	add.w	fp, r4, #26
 800db48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db4a:	425b      	negs	r3, r3
 800db4c:	4553      	cmp	r3, sl
 800db4e:	dc01      	bgt.n	800db54 <_printf_float+0x2b0>
 800db50:	464b      	mov	r3, r9
 800db52:	e793      	b.n	800da7c <_printf_float+0x1d8>
 800db54:	2301      	movs	r3, #1
 800db56:	465a      	mov	r2, fp
 800db58:	4631      	mov	r1, r6
 800db5a:	4628      	mov	r0, r5
 800db5c:	47b8      	blx	r7
 800db5e:	3001      	adds	r0, #1
 800db60:	f43f aefb 	beq.w	800d95a <_printf_float+0xb6>
 800db64:	f10a 0a01 	add.w	sl, sl, #1
 800db68:	e7ee      	b.n	800db48 <_printf_float+0x2a4>
 800db6a:	bf00      	nop
 800db6c:	7fefffff 	.word	0x7fefffff
 800db70:	08011890 	.word	0x08011890
 800db74:	0801188c 	.word	0x0801188c
 800db78:	08011898 	.word	0x08011898
 800db7c:	08011894 	.word	0x08011894
 800db80:	0801189c 	.word	0x0801189c
 800db84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800db86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800db8a:	4553      	cmp	r3, sl
 800db8c:	bfa8      	it	ge
 800db8e:	4653      	movge	r3, sl
 800db90:	2b00      	cmp	r3, #0
 800db92:	4699      	mov	r9, r3
 800db94:	dc36      	bgt.n	800dc04 <_printf_float+0x360>
 800db96:	f04f 0b00 	mov.w	fp, #0
 800db9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800db9e:	f104 021a 	add.w	r2, r4, #26
 800dba2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dba4:	9306      	str	r3, [sp, #24]
 800dba6:	eba3 0309 	sub.w	r3, r3, r9
 800dbaa:	455b      	cmp	r3, fp
 800dbac:	dc31      	bgt.n	800dc12 <_printf_float+0x36e>
 800dbae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbb0:	459a      	cmp	sl, r3
 800dbb2:	dc3a      	bgt.n	800dc2a <_printf_float+0x386>
 800dbb4:	6823      	ldr	r3, [r4, #0]
 800dbb6:	07da      	lsls	r2, r3, #31
 800dbb8:	d437      	bmi.n	800dc2a <_printf_float+0x386>
 800dbba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbbc:	ebaa 0903 	sub.w	r9, sl, r3
 800dbc0:	9b06      	ldr	r3, [sp, #24]
 800dbc2:	ebaa 0303 	sub.w	r3, sl, r3
 800dbc6:	4599      	cmp	r9, r3
 800dbc8:	bfa8      	it	ge
 800dbca:	4699      	movge	r9, r3
 800dbcc:	f1b9 0f00 	cmp.w	r9, #0
 800dbd0:	dc33      	bgt.n	800dc3a <_printf_float+0x396>
 800dbd2:	f04f 0800 	mov.w	r8, #0
 800dbd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dbda:	f104 0b1a 	add.w	fp, r4, #26
 800dbde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbe0:	ebaa 0303 	sub.w	r3, sl, r3
 800dbe4:	eba3 0309 	sub.w	r3, r3, r9
 800dbe8:	4543      	cmp	r3, r8
 800dbea:	f77f af79 	ble.w	800dae0 <_printf_float+0x23c>
 800dbee:	2301      	movs	r3, #1
 800dbf0:	465a      	mov	r2, fp
 800dbf2:	4631      	mov	r1, r6
 800dbf4:	4628      	mov	r0, r5
 800dbf6:	47b8      	blx	r7
 800dbf8:	3001      	adds	r0, #1
 800dbfa:	f43f aeae 	beq.w	800d95a <_printf_float+0xb6>
 800dbfe:	f108 0801 	add.w	r8, r8, #1
 800dc02:	e7ec      	b.n	800dbde <_printf_float+0x33a>
 800dc04:	4642      	mov	r2, r8
 800dc06:	4631      	mov	r1, r6
 800dc08:	4628      	mov	r0, r5
 800dc0a:	47b8      	blx	r7
 800dc0c:	3001      	adds	r0, #1
 800dc0e:	d1c2      	bne.n	800db96 <_printf_float+0x2f2>
 800dc10:	e6a3      	b.n	800d95a <_printf_float+0xb6>
 800dc12:	2301      	movs	r3, #1
 800dc14:	4631      	mov	r1, r6
 800dc16:	4628      	mov	r0, r5
 800dc18:	9206      	str	r2, [sp, #24]
 800dc1a:	47b8      	blx	r7
 800dc1c:	3001      	adds	r0, #1
 800dc1e:	f43f ae9c 	beq.w	800d95a <_printf_float+0xb6>
 800dc22:	9a06      	ldr	r2, [sp, #24]
 800dc24:	f10b 0b01 	add.w	fp, fp, #1
 800dc28:	e7bb      	b.n	800dba2 <_printf_float+0x2fe>
 800dc2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc2e:	4631      	mov	r1, r6
 800dc30:	4628      	mov	r0, r5
 800dc32:	47b8      	blx	r7
 800dc34:	3001      	adds	r0, #1
 800dc36:	d1c0      	bne.n	800dbba <_printf_float+0x316>
 800dc38:	e68f      	b.n	800d95a <_printf_float+0xb6>
 800dc3a:	9a06      	ldr	r2, [sp, #24]
 800dc3c:	464b      	mov	r3, r9
 800dc3e:	4442      	add	r2, r8
 800dc40:	4631      	mov	r1, r6
 800dc42:	4628      	mov	r0, r5
 800dc44:	47b8      	blx	r7
 800dc46:	3001      	adds	r0, #1
 800dc48:	d1c3      	bne.n	800dbd2 <_printf_float+0x32e>
 800dc4a:	e686      	b.n	800d95a <_printf_float+0xb6>
 800dc4c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dc50:	f1ba 0f01 	cmp.w	sl, #1
 800dc54:	dc01      	bgt.n	800dc5a <_printf_float+0x3b6>
 800dc56:	07db      	lsls	r3, r3, #31
 800dc58:	d536      	bpl.n	800dcc8 <_printf_float+0x424>
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	4642      	mov	r2, r8
 800dc5e:	4631      	mov	r1, r6
 800dc60:	4628      	mov	r0, r5
 800dc62:	47b8      	blx	r7
 800dc64:	3001      	adds	r0, #1
 800dc66:	f43f ae78 	beq.w	800d95a <_printf_float+0xb6>
 800dc6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc6e:	4631      	mov	r1, r6
 800dc70:	4628      	mov	r0, r5
 800dc72:	47b8      	blx	r7
 800dc74:	3001      	adds	r0, #1
 800dc76:	f43f ae70 	beq.w	800d95a <_printf_float+0xb6>
 800dc7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dc7e:	2200      	movs	r2, #0
 800dc80:	2300      	movs	r3, #0
 800dc82:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dc86:	f7f2 ff07 	bl	8000a98 <__aeabi_dcmpeq>
 800dc8a:	b9c0      	cbnz	r0, 800dcbe <_printf_float+0x41a>
 800dc8c:	4653      	mov	r3, sl
 800dc8e:	f108 0201 	add.w	r2, r8, #1
 800dc92:	4631      	mov	r1, r6
 800dc94:	4628      	mov	r0, r5
 800dc96:	47b8      	blx	r7
 800dc98:	3001      	adds	r0, #1
 800dc9a:	d10c      	bne.n	800dcb6 <_printf_float+0x412>
 800dc9c:	e65d      	b.n	800d95a <_printf_float+0xb6>
 800dc9e:	2301      	movs	r3, #1
 800dca0:	465a      	mov	r2, fp
 800dca2:	4631      	mov	r1, r6
 800dca4:	4628      	mov	r0, r5
 800dca6:	47b8      	blx	r7
 800dca8:	3001      	adds	r0, #1
 800dcaa:	f43f ae56 	beq.w	800d95a <_printf_float+0xb6>
 800dcae:	f108 0801 	add.w	r8, r8, #1
 800dcb2:	45d0      	cmp	r8, sl
 800dcb4:	dbf3      	blt.n	800dc9e <_printf_float+0x3fa>
 800dcb6:	464b      	mov	r3, r9
 800dcb8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dcbc:	e6df      	b.n	800da7e <_printf_float+0x1da>
 800dcbe:	f04f 0800 	mov.w	r8, #0
 800dcc2:	f104 0b1a 	add.w	fp, r4, #26
 800dcc6:	e7f4      	b.n	800dcb2 <_printf_float+0x40e>
 800dcc8:	2301      	movs	r3, #1
 800dcca:	4642      	mov	r2, r8
 800dccc:	e7e1      	b.n	800dc92 <_printf_float+0x3ee>
 800dcce:	2301      	movs	r3, #1
 800dcd0:	464a      	mov	r2, r9
 800dcd2:	4631      	mov	r1, r6
 800dcd4:	4628      	mov	r0, r5
 800dcd6:	47b8      	blx	r7
 800dcd8:	3001      	adds	r0, #1
 800dcda:	f43f ae3e 	beq.w	800d95a <_printf_float+0xb6>
 800dcde:	f108 0801 	add.w	r8, r8, #1
 800dce2:	68e3      	ldr	r3, [r4, #12]
 800dce4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dce6:	1a5b      	subs	r3, r3, r1
 800dce8:	4543      	cmp	r3, r8
 800dcea:	dcf0      	bgt.n	800dcce <_printf_float+0x42a>
 800dcec:	e6fc      	b.n	800dae8 <_printf_float+0x244>
 800dcee:	f04f 0800 	mov.w	r8, #0
 800dcf2:	f104 0919 	add.w	r9, r4, #25
 800dcf6:	e7f4      	b.n	800dce2 <_printf_float+0x43e>

0800dcf8 <_printf_common>:
 800dcf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcfc:	4616      	mov	r6, r2
 800dcfe:	4698      	mov	r8, r3
 800dd00:	688a      	ldr	r2, [r1, #8]
 800dd02:	690b      	ldr	r3, [r1, #16]
 800dd04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dd08:	4293      	cmp	r3, r2
 800dd0a:	bfb8      	it	lt
 800dd0c:	4613      	movlt	r3, r2
 800dd0e:	6033      	str	r3, [r6, #0]
 800dd10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800dd14:	4607      	mov	r7, r0
 800dd16:	460c      	mov	r4, r1
 800dd18:	b10a      	cbz	r2, 800dd1e <_printf_common+0x26>
 800dd1a:	3301      	adds	r3, #1
 800dd1c:	6033      	str	r3, [r6, #0]
 800dd1e:	6823      	ldr	r3, [r4, #0]
 800dd20:	0699      	lsls	r1, r3, #26
 800dd22:	bf42      	ittt	mi
 800dd24:	6833      	ldrmi	r3, [r6, #0]
 800dd26:	3302      	addmi	r3, #2
 800dd28:	6033      	strmi	r3, [r6, #0]
 800dd2a:	6825      	ldr	r5, [r4, #0]
 800dd2c:	f015 0506 	ands.w	r5, r5, #6
 800dd30:	d106      	bne.n	800dd40 <_printf_common+0x48>
 800dd32:	f104 0a19 	add.w	sl, r4, #25
 800dd36:	68e3      	ldr	r3, [r4, #12]
 800dd38:	6832      	ldr	r2, [r6, #0]
 800dd3a:	1a9b      	subs	r3, r3, r2
 800dd3c:	42ab      	cmp	r3, r5
 800dd3e:	dc26      	bgt.n	800dd8e <_printf_common+0x96>
 800dd40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dd44:	6822      	ldr	r2, [r4, #0]
 800dd46:	3b00      	subs	r3, #0
 800dd48:	bf18      	it	ne
 800dd4a:	2301      	movne	r3, #1
 800dd4c:	0692      	lsls	r2, r2, #26
 800dd4e:	d42b      	bmi.n	800dda8 <_printf_common+0xb0>
 800dd50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dd54:	4641      	mov	r1, r8
 800dd56:	4638      	mov	r0, r7
 800dd58:	47c8      	blx	r9
 800dd5a:	3001      	adds	r0, #1
 800dd5c:	d01e      	beq.n	800dd9c <_printf_common+0xa4>
 800dd5e:	6823      	ldr	r3, [r4, #0]
 800dd60:	6922      	ldr	r2, [r4, #16]
 800dd62:	f003 0306 	and.w	r3, r3, #6
 800dd66:	2b04      	cmp	r3, #4
 800dd68:	bf02      	ittt	eq
 800dd6a:	68e5      	ldreq	r5, [r4, #12]
 800dd6c:	6833      	ldreq	r3, [r6, #0]
 800dd6e:	1aed      	subeq	r5, r5, r3
 800dd70:	68a3      	ldr	r3, [r4, #8]
 800dd72:	bf0c      	ite	eq
 800dd74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dd78:	2500      	movne	r5, #0
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	bfc4      	itt	gt
 800dd7e:	1a9b      	subgt	r3, r3, r2
 800dd80:	18ed      	addgt	r5, r5, r3
 800dd82:	2600      	movs	r6, #0
 800dd84:	341a      	adds	r4, #26
 800dd86:	42b5      	cmp	r5, r6
 800dd88:	d11a      	bne.n	800ddc0 <_printf_common+0xc8>
 800dd8a:	2000      	movs	r0, #0
 800dd8c:	e008      	b.n	800dda0 <_printf_common+0xa8>
 800dd8e:	2301      	movs	r3, #1
 800dd90:	4652      	mov	r2, sl
 800dd92:	4641      	mov	r1, r8
 800dd94:	4638      	mov	r0, r7
 800dd96:	47c8      	blx	r9
 800dd98:	3001      	adds	r0, #1
 800dd9a:	d103      	bne.n	800dda4 <_printf_common+0xac>
 800dd9c:	f04f 30ff 	mov.w	r0, #4294967295
 800dda0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dda4:	3501      	adds	r5, #1
 800dda6:	e7c6      	b.n	800dd36 <_printf_common+0x3e>
 800dda8:	18e1      	adds	r1, r4, r3
 800ddaa:	1c5a      	adds	r2, r3, #1
 800ddac:	2030      	movs	r0, #48	@ 0x30
 800ddae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ddb2:	4422      	add	r2, r4
 800ddb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ddb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ddbc:	3302      	adds	r3, #2
 800ddbe:	e7c7      	b.n	800dd50 <_printf_common+0x58>
 800ddc0:	2301      	movs	r3, #1
 800ddc2:	4622      	mov	r2, r4
 800ddc4:	4641      	mov	r1, r8
 800ddc6:	4638      	mov	r0, r7
 800ddc8:	47c8      	blx	r9
 800ddca:	3001      	adds	r0, #1
 800ddcc:	d0e6      	beq.n	800dd9c <_printf_common+0xa4>
 800ddce:	3601      	adds	r6, #1
 800ddd0:	e7d9      	b.n	800dd86 <_printf_common+0x8e>
	...

0800ddd4 <_printf_i>:
 800ddd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ddd8:	7e0f      	ldrb	r7, [r1, #24]
 800ddda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dddc:	2f78      	cmp	r7, #120	@ 0x78
 800ddde:	4691      	mov	r9, r2
 800dde0:	4680      	mov	r8, r0
 800dde2:	460c      	mov	r4, r1
 800dde4:	469a      	mov	sl, r3
 800dde6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ddea:	d807      	bhi.n	800ddfc <_printf_i+0x28>
 800ddec:	2f62      	cmp	r7, #98	@ 0x62
 800ddee:	d80a      	bhi.n	800de06 <_printf_i+0x32>
 800ddf0:	2f00      	cmp	r7, #0
 800ddf2:	f000 80d1 	beq.w	800df98 <_printf_i+0x1c4>
 800ddf6:	2f58      	cmp	r7, #88	@ 0x58
 800ddf8:	f000 80b8 	beq.w	800df6c <_printf_i+0x198>
 800ddfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800de00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800de04:	e03a      	b.n	800de7c <_printf_i+0xa8>
 800de06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800de0a:	2b15      	cmp	r3, #21
 800de0c:	d8f6      	bhi.n	800ddfc <_printf_i+0x28>
 800de0e:	a101      	add	r1, pc, #4	@ (adr r1, 800de14 <_printf_i+0x40>)
 800de10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800de14:	0800de6d 	.word	0x0800de6d
 800de18:	0800de81 	.word	0x0800de81
 800de1c:	0800ddfd 	.word	0x0800ddfd
 800de20:	0800ddfd 	.word	0x0800ddfd
 800de24:	0800ddfd 	.word	0x0800ddfd
 800de28:	0800ddfd 	.word	0x0800ddfd
 800de2c:	0800de81 	.word	0x0800de81
 800de30:	0800ddfd 	.word	0x0800ddfd
 800de34:	0800ddfd 	.word	0x0800ddfd
 800de38:	0800ddfd 	.word	0x0800ddfd
 800de3c:	0800ddfd 	.word	0x0800ddfd
 800de40:	0800df7f 	.word	0x0800df7f
 800de44:	0800deab 	.word	0x0800deab
 800de48:	0800df39 	.word	0x0800df39
 800de4c:	0800ddfd 	.word	0x0800ddfd
 800de50:	0800ddfd 	.word	0x0800ddfd
 800de54:	0800dfa1 	.word	0x0800dfa1
 800de58:	0800ddfd 	.word	0x0800ddfd
 800de5c:	0800deab 	.word	0x0800deab
 800de60:	0800ddfd 	.word	0x0800ddfd
 800de64:	0800ddfd 	.word	0x0800ddfd
 800de68:	0800df41 	.word	0x0800df41
 800de6c:	6833      	ldr	r3, [r6, #0]
 800de6e:	1d1a      	adds	r2, r3, #4
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	6032      	str	r2, [r6, #0]
 800de74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800de78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800de7c:	2301      	movs	r3, #1
 800de7e:	e09c      	b.n	800dfba <_printf_i+0x1e6>
 800de80:	6833      	ldr	r3, [r6, #0]
 800de82:	6820      	ldr	r0, [r4, #0]
 800de84:	1d19      	adds	r1, r3, #4
 800de86:	6031      	str	r1, [r6, #0]
 800de88:	0606      	lsls	r6, r0, #24
 800de8a:	d501      	bpl.n	800de90 <_printf_i+0xbc>
 800de8c:	681d      	ldr	r5, [r3, #0]
 800de8e:	e003      	b.n	800de98 <_printf_i+0xc4>
 800de90:	0645      	lsls	r5, r0, #25
 800de92:	d5fb      	bpl.n	800de8c <_printf_i+0xb8>
 800de94:	f9b3 5000 	ldrsh.w	r5, [r3]
 800de98:	2d00      	cmp	r5, #0
 800de9a:	da03      	bge.n	800dea4 <_printf_i+0xd0>
 800de9c:	232d      	movs	r3, #45	@ 0x2d
 800de9e:	426d      	negs	r5, r5
 800dea0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dea4:	4858      	ldr	r0, [pc, #352]	@ (800e008 <_printf_i+0x234>)
 800dea6:	230a      	movs	r3, #10
 800dea8:	e011      	b.n	800dece <_printf_i+0xfa>
 800deaa:	6821      	ldr	r1, [r4, #0]
 800deac:	6833      	ldr	r3, [r6, #0]
 800deae:	0608      	lsls	r0, r1, #24
 800deb0:	f853 5b04 	ldr.w	r5, [r3], #4
 800deb4:	d402      	bmi.n	800debc <_printf_i+0xe8>
 800deb6:	0649      	lsls	r1, r1, #25
 800deb8:	bf48      	it	mi
 800deba:	b2ad      	uxthmi	r5, r5
 800debc:	2f6f      	cmp	r7, #111	@ 0x6f
 800debe:	4852      	ldr	r0, [pc, #328]	@ (800e008 <_printf_i+0x234>)
 800dec0:	6033      	str	r3, [r6, #0]
 800dec2:	bf14      	ite	ne
 800dec4:	230a      	movne	r3, #10
 800dec6:	2308      	moveq	r3, #8
 800dec8:	2100      	movs	r1, #0
 800deca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dece:	6866      	ldr	r6, [r4, #4]
 800ded0:	60a6      	str	r6, [r4, #8]
 800ded2:	2e00      	cmp	r6, #0
 800ded4:	db05      	blt.n	800dee2 <_printf_i+0x10e>
 800ded6:	6821      	ldr	r1, [r4, #0]
 800ded8:	432e      	orrs	r6, r5
 800deda:	f021 0104 	bic.w	r1, r1, #4
 800dede:	6021      	str	r1, [r4, #0]
 800dee0:	d04b      	beq.n	800df7a <_printf_i+0x1a6>
 800dee2:	4616      	mov	r6, r2
 800dee4:	fbb5 f1f3 	udiv	r1, r5, r3
 800dee8:	fb03 5711 	mls	r7, r3, r1, r5
 800deec:	5dc7      	ldrb	r7, [r0, r7]
 800deee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800def2:	462f      	mov	r7, r5
 800def4:	42bb      	cmp	r3, r7
 800def6:	460d      	mov	r5, r1
 800def8:	d9f4      	bls.n	800dee4 <_printf_i+0x110>
 800defa:	2b08      	cmp	r3, #8
 800defc:	d10b      	bne.n	800df16 <_printf_i+0x142>
 800defe:	6823      	ldr	r3, [r4, #0]
 800df00:	07df      	lsls	r7, r3, #31
 800df02:	d508      	bpl.n	800df16 <_printf_i+0x142>
 800df04:	6923      	ldr	r3, [r4, #16]
 800df06:	6861      	ldr	r1, [r4, #4]
 800df08:	4299      	cmp	r1, r3
 800df0a:	bfde      	ittt	le
 800df0c:	2330      	movle	r3, #48	@ 0x30
 800df0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800df12:	f106 36ff 	addle.w	r6, r6, #4294967295
 800df16:	1b92      	subs	r2, r2, r6
 800df18:	6122      	str	r2, [r4, #16]
 800df1a:	f8cd a000 	str.w	sl, [sp]
 800df1e:	464b      	mov	r3, r9
 800df20:	aa03      	add	r2, sp, #12
 800df22:	4621      	mov	r1, r4
 800df24:	4640      	mov	r0, r8
 800df26:	f7ff fee7 	bl	800dcf8 <_printf_common>
 800df2a:	3001      	adds	r0, #1
 800df2c:	d14a      	bne.n	800dfc4 <_printf_i+0x1f0>
 800df2e:	f04f 30ff 	mov.w	r0, #4294967295
 800df32:	b004      	add	sp, #16
 800df34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df38:	6823      	ldr	r3, [r4, #0]
 800df3a:	f043 0320 	orr.w	r3, r3, #32
 800df3e:	6023      	str	r3, [r4, #0]
 800df40:	4832      	ldr	r0, [pc, #200]	@ (800e00c <_printf_i+0x238>)
 800df42:	2778      	movs	r7, #120	@ 0x78
 800df44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800df48:	6823      	ldr	r3, [r4, #0]
 800df4a:	6831      	ldr	r1, [r6, #0]
 800df4c:	061f      	lsls	r7, r3, #24
 800df4e:	f851 5b04 	ldr.w	r5, [r1], #4
 800df52:	d402      	bmi.n	800df5a <_printf_i+0x186>
 800df54:	065f      	lsls	r7, r3, #25
 800df56:	bf48      	it	mi
 800df58:	b2ad      	uxthmi	r5, r5
 800df5a:	6031      	str	r1, [r6, #0]
 800df5c:	07d9      	lsls	r1, r3, #31
 800df5e:	bf44      	itt	mi
 800df60:	f043 0320 	orrmi.w	r3, r3, #32
 800df64:	6023      	strmi	r3, [r4, #0]
 800df66:	b11d      	cbz	r5, 800df70 <_printf_i+0x19c>
 800df68:	2310      	movs	r3, #16
 800df6a:	e7ad      	b.n	800dec8 <_printf_i+0xf4>
 800df6c:	4826      	ldr	r0, [pc, #152]	@ (800e008 <_printf_i+0x234>)
 800df6e:	e7e9      	b.n	800df44 <_printf_i+0x170>
 800df70:	6823      	ldr	r3, [r4, #0]
 800df72:	f023 0320 	bic.w	r3, r3, #32
 800df76:	6023      	str	r3, [r4, #0]
 800df78:	e7f6      	b.n	800df68 <_printf_i+0x194>
 800df7a:	4616      	mov	r6, r2
 800df7c:	e7bd      	b.n	800defa <_printf_i+0x126>
 800df7e:	6833      	ldr	r3, [r6, #0]
 800df80:	6825      	ldr	r5, [r4, #0]
 800df82:	6961      	ldr	r1, [r4, #20]
 800df84:	1d18      	adds	r0, r3, #4
 800df86:	6030      	str	r0, [r6, #0]
 800df88:	062e      	lsls	r6, r5, #24
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	d501      	bpl.n	800df92 <_printf_i+0x1be>
 800df8e:	6019      	str	r1, [r3, #0]
 800df90:	e002      	b.n	800df98 <_printf_i+0x1c4>
 800df92:	0668      	lsls	r0, r5, #25
 800df94:	d5fb      	bpl.n	800df8e <_printf_i+0x1ba>
 800df96:	8019      	strh	r1, [r3, #0]
 800df98:	2300      	movs	r3, #0
 800df9a:	6123      	str	r3, [r4, #16]
 800df9c:	4616      	mov	r6, r2
 800df9e:	e7bc      	b.n	800df1a <_printf_i+0x146>
 800dfa0:	6833      	ldr	r3, [r6, #0]
 800dfa2:	1d1a      	adds	r2, r3, #4
 800dfa4:	6032      	str	r2, [r6, #0]
 800dfa6:	681e      	ldr	r6, [r3, #0]
 800dfa8:	6862      	ldr	r2, [r4, #4]
 800dfaa:	2100      	movs	r1, #0
 800dfac:	4630      	mov	r0, r6
 800dfae:	f7f2 f8f7 	bl	80001a0 <memchr>
 800dfb2:	b108      	cbz	r0, 800dfb8 <_printf_i+0x1e4>
 800dfb4:	1b80      	subs	r0, r0, r6
 800dfb6:	6060      	str	r0, [r4, #4]
 800dfb8:	6863      	ldr	r3, [r4, #4]
 800dfba:	6123      	str	r3, [r4, #16]
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dfc2:	e7aa      	b.n	800df1a <_printf_i+0x146>
 800dfc4:	6923      	ldr	r3, [r4, #16]
 800dfc6:	4632      	mov	r2, r6
 800dfc8:	4649      	mov	r1, r9
 800dfca:	4640      	mov	r0, r8
 800dfcc:	47d0      	blx	sl
 800dfce:	3001      	adds	r0, #1
 800dfd0:	d0ad      	beq.n	800df2e <_printf_i+0x15a>
 800dfd2:	6823      	ldr	r3, [r4, #0]
 800dfd4:	079b      	lsls	r3, r3, #30
 800dfd6:	d413      	bmi.n	800e000 <_printf_i+0x22c>
 800dfd8:	68e0      	ldr	r0, [r4, #12]
 800dfda:	9b03      	ldr	r3, [sp, #12]
 800dfdc:	4298      	cmp	r0, r3
 800dfde:	bfb8      	it	lt
 800dfe0:	4618      	movlt	r0, r3
 800dfe2:	e7a6      	b.n	800df32 <_printf_i+0x15e>
 800dfe4:	2301      	movs	r3, #1
 800dfe6:	4632      	mov	r2, r6
 800dfe8:	4649      	mov	r1, r9
 800dfea:	4640      	mov	r0, r8
 800dfec:	47d0      	blx	sl
 800dfee:	3001      	adds	r0, #1
 800dff0:	d09d      	beq.n	800df2e <_printf_i+0x15a>
 800dff2:	3501      	adds	r5, #1
 800dff4:	68e3      	ldr	r3, [r4, #12]
 800dff6:	9903      	ldr	r1, [sp, #12]
 800dff8:	1a5b      	subs	r3, r3, r1
 800dffa:	42ab      	cmp	r3, r5
 800dffc:	dcf2      	bgt.n	800dfe4 <_printf_i+0x210>
 800dffe:	e7eb      	b.n	800dfd8 <_printf_i+0x204>
 800e000:	2500      	movs	r5, #0
 800e002:	f104 0619 	add.w	r6, r4, #25
 800e006:	e7f5      	b.n	800dff4 <_printf_i+0x220>
 800e008:	0801189e 	.word	0x0801189e
 800e00c:	080118af 	.word	0x080118af

0800e010 <std>:
 800e010:	2300      	movs	r3, #0
 800e012:	b510      	push	{r4, lr}
 800e014:	4604      	mov	r4, r0
 800e016:	e9c0 3300 	strd	r3, r3, [r0]
 800e01a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e01e:	6083      	str	r3, [r0, #8]
 800e020:	8181      	strh	r1, [r0, #12]
 800e022:	6643      	str	r3, [r0, #100]	@ 0x64
 800e024:	81c2      	strh	r2, [r0, #14]
 800e026:	6183      	str	r3, [r0, #24]
 800e028:	4619      	mov	r1, r3
 800e02a:	2208      	movs	r2, #8
 800e02c:	305c      	adds	r0, #92	@ 0x5c
 800e02e:	f000 fa01 	bl	800e434 <memset>
 800e032:	4b0d      	ldr	r3, [pc, #52]	@ (800e068 <std+0x58>)
 800e034:	6263      	str	r3, [r4, #36]	@ 0x24
 800e036:	4b0d      	ldr	r3, [pc, #52]	@ (800e06c <std+0x5c>)
 800e038:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e03a:	4b0d      	ldr	r3, [pc, #52]	@ (800e070 <std+0x60>)
 800e03c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e03e:	4b0d      	ldr	r3, [pc, #52]	@ (800e074 <std+0x64>)
 800e040:	6323      	str	r3, [r4, #48]	@ 0x30
 800e042:	4b0d      	ldr	r3, [pc, #52]	@ (800e078 <std+0x68>)
 800e044:	6224      	str	r4, [r4, #32]
 800e046:	429c      	cmp	r4, r3
 800e048:	d006      	beq.n	800e058 <std+0x48>
 800e04a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e04e:	4294      	cmp	r4, r2
 800e050:	d002      	beq.n	800e058 <std+0x48>
 800e052:	33d0      	adds	r3, #208	@ 0xd0
 800e054:	429c      	cmp	r4, r3
 800e056:	d105      	bne.n	800e064 <std+0x54>
 800e058:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e060:	f000 ba64 	b.w	800e52c <__retarget_lock_init_recursive>
 800e064:	bd10      	pop	{r4, pc}
 800e066:	bf00      	nop
 800e068:	0800e285 	.word	0x0800e285
 800e06c:	0800e2a7 	.word	0x0800e2a7
 800e070:	0800e2df 	.word	0x0800e2df
 800e074:	0800e303 	.word	0x0800e303
 800e078:	20001870 	.word	0x20001870

0800e07c <stdio_exit_handler>:
 800e07c:	4a02      	ldr	r2, [pc, #8]	@ (800e088 <stdio_exit_handler+0xc>)
 800e07e:	4903      	ldr	r1, [pc, #12]	@ (800e08c <stdio_exit_handler+0x10>)
 800e080:	4803      	ldr	r0, [pc, #12]	@ (800e090 <stdio_exit_handler+0x14>)
 800e082:	f000 b869 	b.w	800e158 <_fwalk_sglue>
 800e086:	bf00      	nop
 800e088:	2000004c 	.word	0x2000004c
 800e08c:	0800fe81 	.word	0x0800fe81
 800e090:	2000005c 	.word	0x2000005c

0800e094 <cleanup_stdio>:
 800e094:	6841      	ldr	r1, [r0, #4]
 800e096:	4b0c      	ldr	r3, [pc, #48]	@ (800e0c8 <cleanup_stdio+0x34>)
 800e098:	4299      	cmp	r1, r3
 800e09a:	b510      	push	{r4, lr}
 800e09c:	4604      	mov	r4, r0
 800e09e:	d001      	beq.n	800e0a4 <cleanup_stdio+0x10>
 800e0a0:	f001 feee 	bl	800fe80 <_fflush_r>
 800e0a4:	68a1      	ldr	r1, [r4, #8]
 800e0a6:	4b09      	ldr	r3, [pc, #36]	@ (800e0cc <cleanup_stdio+0x38>)
 800e0a8:	4299      	cmp	r1, r3
 800e0aa:	d002      	beq.n	800e0b2 <cleanup_stdio+0x1e>
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	f001 fee7 	bl	800fe80 <_fflush_r>
 800e0b2:	68e1      	ldr	r1, [r4, #12]
 800e0b4:	4b06      	ldr	r3, [pc, #24]	@ (800e0d0 <cleanup_stdio+0x3c>)
 800e0b6:	4299      	cmp	r1, r3
 800e0b8:	d004      	beq.n	800e0c4 <cleanup_stdio+0x30>
 800e0ba:	4620      	mov	r0, r4
 800e0bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0c0:	f001 bede 	b.w	800fe80 <_fflush_r>
 800e0c4:	bd10      	pop	{r4, pc}
 800e0c6:	bf00      	nop
 800e0c8:	20001870 	.word	0x20001870
 800e0cc:	200018d8 	.word	0x200018d8
 800e0d0:	20001940 	.word	0x20001940

0800e0d4 <global_stdio_init.part.0>:
 800e0d4:	b510      	push	{r4, lr}
 800e0d6:	4b0b      	ldr	r3, [pc, #44]	@ (800e104 <global_stdio_init.part.0+0x30>)
 800e0d8:	4c0b      	ldr	r4, [pc, #44]	@ (800e108 <global_stdio_init.part.0+0x34>)
 800e0da:	4a0c      	ldr	r2, [pc, #48]	@ (800e10c <global_stdio_init.part.0+0x38>)
 800e0dc:	601a      	str	r2, [r3, #0]
 800e0de:	4620      	mov	r0, r4
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	2104      	movs	r1, #4
 800e0e4:	f7ff ff94 	bl	800e010 <std>
 800e0e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e0ec:	2201      	movs	r2, #1
 800e0ee:	2109      	movs	r1, #9
 800e0f0:	f7ff ff8e 	bl	800e010 <std>
 800e0f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e0f8:	2202      	movs	r2, #2
 800e0fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0fe:	2112      	movs	r1, #18
 800e100:	f7ff bf86 	b.w	800e010 <std>
 800e104:	200019a8 	.word	0x200019a8
 800e108:	20001870 	.word	0x20001870
 800e10c:	0800e07d 	.word	0x0800e07d

0800e110 <__sfp_lock_acquire>:
 800e110:	4801      	ldr	r0, [pc, #4]	@ (800e118 <__sfp_lock_acquire+0x8>)
 800e112:	f000 ba0c 	b.w	800e52e <__retarget_lock_acquire_recursive>
 800e116:	bf00      	nop
 800e118:	200019b1 	.word	0x200019b1

0800e11c <__sfp_lock_release>:
 800e11c:	4801      	ldr	r0, [pc, #4]	@ (800e124 <__sfp_lock_release+0x8>)
 800e11e:	f000 ba07 	b.w	800e530 <__retarget_lock_release_recursive>
 800e122:	bf00      	nop
 800e124:	200019b1 	.word	0x200019b1

0800e128 <__sinit>:
 800e128:	b510      	push	{r4, lr}
 800e12a:	4604      	mov	r4, r0
 800e12c:	f7ff fff0 	bl	800e110 <__sfp_lock_acquire>
 800e130:	6a23      	ldr	r3, [r4, #32]
 800e132:	b11b      	cbz	r3, 800e13c <__sinit+0x14>
 800e134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e138:	f7ff bff0 	b.w	800e11c <__sfp_lock_release>
 800e13c:	4b04      	ldr	r3, [pc, #16]	@ (800e150 <__sinit+0x28>)
 800e13e:	6223      	str	r3, [r4, #32]
 800e140:	4b04      	ldr	r3, [pc, #16]	@ (800e154 <__sinit+0x2c>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d1f5      	bne.n	800e134 <__sinit+0xc>
 800e148:	f7ff ffc4 	bl	800e0d4 <global_stdio_init.part.0>
 800e14c:	e7f2      	b.n	800e134 <__sinit+0xc>
 800e14e:	bf00      	nop
 800e150:	0800e095 	.word	0x0800e095
 800e154:	200019a8 	.word	0x200019a8

0800e158 <_fwalk_sglue>:
 800e158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e15c:	4607      	mov	r7, r0
 800e15e:	4688      	mov	r8, r1
 800e160:	4614      	mov	r4, r2
 800e162:	2600      	movs	r6, #0
 800e164:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e168:	f1b9 0901 	subs.w	r9, r9, #1
 800e16c:	d505      	bpl.n	800e17a <_fwalk_sglue+0x22>
 800e16e:	6824      	ldr	r4, [r4, #0]
 800e170:	2c00      	cmp	r4, #0
 800e172:	d1f7      	bne.n	800e164 <_fwalk_sglue+0xc>
 800e174:	4630      	mov	r0, r6
 800e176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e17a:	89ab      	ldrh	r3, [r5, #12]
 800e17c:	2b01      	cmp	r3, #1
 800e17e:	d907      	bls.n	800e190 <_fwalk_sglue+0x38>
 800e180:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e184:	3301      	adds	r3, #1
 800e186:	d003      	beq.n	800e190 <_fwalk_sglue+0x38>
 800e188:	4629      	mov	r1, r5
 800e18a:	4638      	mov	r0, r7
 800e18c:	47c0      	blx	r8
 800e18e:	4306      	orrs	r6, r0
 800e190:	3568      	adds	r5, #104	@ 0x68
 800e192:	e7e9      	b.n	800e168 <_fwalk_sglue+0x10>

0800e194 <iprintf>:
 800e194:	b40f      	push	{r0, r1, r2, r3}
 800e196:	b507      	push	{r0, r1, r2, lr}
 800e198:	4906      	ldr	r1, [pc, #24]	@ (800e1b4 <iprintf+0x20>)
 800e19a:	ab04      	add	r3, sp, #16
 800e19c:	6808      	ldr	r0, [r1, #0]
 800e19e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1a2:	6881      	ldr	r1, [r0, #8]
 800e1a4:	9301      	str	r3, [sp, #4]
 800e1a6:	f001 fccf 	bl	800fb48 <_vfiprintf_r>
 800e1aa:	b003      	add	sp, #12
 800e1ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1b0:	b004      	add	sp, #16
 800e1b2:	4770      	bx	lr
 800e1b4:	20000058 	.word	0x20000058

0800e1b8 <putchar>:
 800e1b8:	4b02      	ldr	r3, [pc, #8]	@ (800e1c4 <putchar+0xc>)
 800e1ba:	4601      	mov	r1, r0
 800e1bc:	6818      	ldr	r0, [r3, #0]
 800e1be:	6882      	ldr	r2, [r0, #8]
 800e1c0:	f001 bee8 	b.w	800ff94 <_putc_r>
 800e1c4:	20000058 	.word	0x20000058

0800e1c8 <_puts_r>:
 800e1c8:	6a03      	ldr	r3, [r0, #32]
 800e1ca:	b570      	push	{r4, r5, r6, lr}
 800e1cc:	6884      	ldr	r4, [r0, #8]
 800e1ce:	4605      	mov	r5, r0
 800e1d0:	460e      	mov	r6, r1
 800e1d2:	b90b      	cbnz	r3, 800e1d8 <_puts_r+0x10>
 800e1d4:	f7ff ffa8 	bl	800e128 <__sinit>
 800e1d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1da:	07db      	lsls	r3, r3, #31
 800e1dc:	d405      	bmi.n	800e1ea <_puts_r+0x22>
 800e1de:	89a3      	ldrh	r3, [r4, #12]
 800e1e0:	0598      	lsls	r0, r3, #22
 800e1e2:	d402      	bmi.n	800e1ea <_puts_r+0x22>
 800e1e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1e6:	f000 f9a2 	bl	800e52e <__retarget_lock_acquire_recursive>
 800e1ea:	89a3      	ldrh	r3, [r4, #12]
 800e1ec:	0719      	lsls	r1, r3, #28
 800e1ee:	d502      	bpl.n	800e1f6 <_puts_r+0x2e>
 800e1f0:	6923      	ldr	r3, [r4, #16]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d135      	bne.n	800e262 <_puts_r+0x9a>
 800e1f6:	4621      	mov	r1, r4
 800e1f8:	4628      	mov	r0, r5
 800e1fa:	f000 f8c5 	bl	800e388 <__swsetup_r>
 800e1fe:	b380      	cbz	r0, 800e262 <_puts_r+0x9a>
 800e200:	f04f 35ff 	mov.w	r5, #4294967295
 800e204:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e206:	07da      	lsls	r2, r3, #31
 800e208:	d405      	bmi.n	800e216 <_puts_r+0x4e>
 800e20a:	89a3      	ldrh	r3, [r4, #12]
 800e20c:	059b      	lsls	r3, r3, #22
 800e20e:	d402      	bmi.n	800e216 <_puts_r+0x4e>
 800e210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e212:	f000 f98d 	bl	800e530 <__retarget_lock_release_recursive>
 800e216:	4628      	mov	r0, r5
 800e218:	bd70      	pop	{r4, r5, r6, pc}
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	da04      	bge.n	800e228 <_puts_r+0x60>
 800e21e:	69a2      	ldr	r2, [r4, #24]
 800e220:	429a      	cmp	r2, r3
 800e222:	dc17      	bgt.n	800e254 <_puts_r+0x8c>
 800e224:	290a      	cmp	r1, #10
 800e226:	d015      	beq.n	800e254 <_puts_r+0x8c>
 800e228:	6823      	ldr	r3, [r4, #0]
 800e22a:	1c5a      	adds	r2, r3, #1
 800e22c:	6022      	str	r2, [r4, #0]
 800e22e:	7019      	strb	r1, [r3, #0]
 800e230:	68a3      	ldr	r3, [r4, #8]
 800e232:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e236:	3b01      	subs	r3, #1
 800e238:	60a3      	str	r3, [r4, #8]
 800e23a:	2900      	cmp	r1, #0
 800e23c:	d1ed      	bne.n	800e21a <_puts_r+0x52>
 800e23e:	2b00      	cmp	r3, #0
 800e240:	da11      	bge.n	800e266 <_puts_r+0x9e>
 800e242:	4622      	mov	r2, r4
 800e244:	210a      	movs	r1, #10
 800e246:	4628      	mov	r0, r5
 800e248:	f000 f85f 	bl	800e30a <__swbuf_r>
 800e24c:	3001      	adds	r0, #1
 800e24e:	d0d7      	beq.n	800e200 <_puts_r+0x38>
 800e250:	250a      	movs	r5, #10
 800e252:	e7d7      	b.n	800e204 <_puts_r+0x3c>
 800e254:	4622      	mov	r2, r4
 800e256:	4628      	mov	r0, r5
 800e258:	f000 f857 	bl	800e30a <__swbuf_r>
 800e25c:	3001      	adds	r0, #1
 800e25e:	d1e7      	bne.n	800e230 <_puts_r+0x68>
 800e260:	e7ce      	b.n	800e200 <_puts_r+0x38>
 800e262:	3e01      	subs	r6, #1
 800e264:	e7e4      	b.n	800e230 <_puts_r+0x68>
 800e266:	6823      	ldr	r3, [r4, #0]
 800e268:	1c5a      	adds	r2, r3, #1
 800e26a:	6022      	str	r2, [r4, #0]
 800e26c:	220a      	movs	r2, #10
 800e26e:	701a      	strb	r2, [r3, #0]
 800e270:	e7ee      	b.n	800e250 <_puts_r+0x88>
	...

0800e274 <puts>:
 800e274:	4b02      	ldr	r3, [pc, #8]	@ (800e280 <puts+0xc>)
 800e276:	4601      	mov	r1, r0
 800e278:	6818      	ldr	r0, [r3, #0]
 800e27a:	f7ff bfa5 	b.w	800e1c8 <_puts_r>
 800e27e:	bf00      	nop
 800e280:	20000058 	.word	0x20000058

0800e284 <__sread>:
 800e284:	b510      	push	{r4, lr}
 800e286:	460c      	mov	r4, r1
 800e288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e28c:	f000 f900 	bl	800e490 <_read_r>
 800e290:	2800      	cmp	r0, #0
 800e292:	bfab      	itete	ge
 800e294:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e296:	89a3      	ldrhlt	r3, [r4, #12]
 800e298:	181b      	addge	r3, r3, r0
 800e29a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e29e:	bfac      	ite	ge
 800e2a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e2a2:	81a3      	strhlt	r3, [r4, #12]
 800e2a4:	bd10      	pop	{r4, pc}

0800e2a6 <__swrite>:
 800e2a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2aa:	461f      	mov	r7, r3
 800e2ac:	898b      	ldrh	r3, [r1, #12]
 800e2ae:	05db      	lsls	r3, r3, #23
 800e2b0:	4605      	mov	r5, r0
 800e2b2:	460c      	mov	r4, r1
 800e2b4:	4616      	mov	r6, r2
 800e2b6:	d505      	bpl.n	800e2c4 <__swrite+0x1e>
 800e2b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2bc:	2302      	movs	r3, #2
 800e2be:	2200      	movs	r2, #0
 800e2c0:	f000 f8d4 	bl	800e46c <_lseek_r>
 800e2c4:	89a3      	ldrh	r3, [r4, #12]
 800e2c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e2ce:	81a3      	strh	r3, [r4, #12]
 800e2d0:	4632      	mov	r2, r6
 800e2d2:	463b      	mov	r3, r7
 800e2d4:	4628      	mov	r0, r5
 800e2d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2da:	f000 b8eb 	b.w	800e4b4 <_write_r>

0800e2de <__sseek>:
 800e2de:	b510      	push	{r4, lr}
 800e2e0:	460c      	mov	r4, r1
 800e2e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2e6:	f000 f8c1 	bl	800e46c <_lseek_r>
 800e2ea:	1c43      	adds	r3, r0, #1
 800e2ec:	89a3      	ldrh	r3, [r4, #12]
 800e2ee:	bf15      	itete	ne
 800e2f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e2f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e2f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e2fa:	81a3      	strheq	r3, [r4, #12]
 800e2fc:	bf18      	it	ne
 800e2fe:	81a3      	strhne	r3, [r4, #12]
 800e300:	bd10      	pop	{r4, pc}

0800e302 <__sclose>:
 800e302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e306:	f000 b8a1 	b.w	800e44c <_close_r>

0800e30a <__swbuf_r>:
 800e30a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e30c:	460e      	mov	r6, r1
 800e30e:	4614      	mov	r4, r2
 800e310:	4605      	mov	r5, r0
 800e312:	b118      	cbz	r0, 800e31c <__swbuf_r+0x12>
 800e314:	6a03      	ldr	r3, [r0, #32]
 800e316:	b90b      	cbnz	r3, 800e31c <__swbuf_r+0x12>
 800e318:	f7ff ff06 	bl	800e128 <__sinit>
 800e31c:	69a3      	ldr	r3, [r4, #24]
 800e31e:	60a3      	str	r3, [r4, #8]
 800e320:	89a3      	ldrh	r3, [r4, #12]
 800e322:	071a      	lsls	r2, r3, #28
 800e324:	d501      	bpl.n	800e32a <__swbuf_r+0x20>
 800e326:	6923      	ldr	r3, [r4, #16]
 800e328:	b943      	cbnz	r3, 800e33c <__swbuf_r+0x32>
 800e32a:	4621      	mov	r1, r4
 800e32c:	4628      	mov	r0, r5
 800e32e:	f000 f82b 	bl	800e388 <__swsetup_r>
 800e332:	b118      	cbz	r0, 800e33c <__swbuf_r+0x32>
 800e334:	f04f 37ff 	mov.w	r7, #4294967295
 800e338:	4638      	mov	r0, r7
 800e33a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e33c:	6823      	ldr	r3, [r4, #0]
 800e33e:	6922      	ldr	r2, [r4, #16]
 800e340:	1a98      	subs	r0, r3, r2
 800e342:	6963      	ldr	r3, [r4, #20]
 800e344:	b2f6      	uxtb	r6, r6
 800e346:	4283      	cmp	r3, r0
 800e348:	4637      	mov	r7, r6
 800e34a:	dc05      	bgt.n	800e358 <__swbuf_r+0x4e>
 800e34c:	4621      	mov	r1, r4
 800e34e:	4628      	mov	r0, r5
 800e350:	f001 fd96 	bl	800fe80 <_fflush_r>
 800e354:	2800      	cmp	r0, #0
 800e356:	d1ed      	bne.n	800e334 <__swbuf_r+0x2a>
 800e358:	68a3      	ldr	r3, [r4, #8]
 800e35a:	3b01      	subs	r3, #1
 800e35c:	60a3      	str	r3, [r4, #8]
 800e35e:	6823      	ldr	r3, [r4, #0]
 800e360:	1c5a      	adds	r2, r3, #1
 800e362:	6022      	str	r2, [r4, #0]
 800e364:	701e      	strb	r6, [r3, #0]
 800e366:	6962      	ldr	r2, [r4, #20]
 800e368:	1c43      	adds	r3, r0, #1
 800e36a:	429a      	cmp	r2, r3
 800e36c:	d004      	beq.n	800e378 <__swbuf_r+0x6e>
 800e36e:	89a3      	ldrh	r3, [r4, #12]
 800e370:	07db      	lsls	r3, r3, #31
 800e372:	d5e1      	bpl.n	800e338 <__swbuf_r+0x2e>
 800e374:	2e0a      	cmp	r6, #10
 800e376:	d1df      	bne.n	800e338 <__swbuf_r+0x2e>
 800e378:	4621      	mov	r1, r4
 800e37a:	4628      	mov	r0, r5
 800e37c:	f001 fd80 	bl	800fe80 <_fflush_r>
 800e380:	2800      	cmp	r0, #0
 800e382:	d0d9      	beq.n	800e338 <__swbuf_r+0x2e>
 800e384:	e7d6      	b.n	800e334 <__swbuf_r+0x2a>
	...

0800e388 <__swsetup_r>:
 800e388:	b538      	push	{r3, r4, r5, lr}
 800e38a:	4b29      	ldr	r3, [pc, #164]	@ (800e430 <__swsetup_r+0xa8>)
 800e38c:	4605      	mov	r5, r0
 800e38e:	6818      	ldr	r0, [r3, #0]
 800e390:	460c      	mov	r4, r1
 800e392:	b118      	cbz	r0, 800e39c <__swsetup_r+0x14>
 800e394:	6a03      	ldr	r3, [r0, #32]
 800e396:	b90b      	cbnz	r3, 800e39c <__swsetup_r+0x14>
 800e398:	f7ff fec6 	bl	800e128 <__sinit>
 800e39c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3a0:	0719      	lsls	r1, r3, #28
 800e3a2:	d422      	bmi.n	800e3ea <__swsetup_r+0x62>
 800e3a4:	06da      	lsls	r2, r3, #27
 800e3a6:	d407      	bmi.n	800e3b8 <__swsetup_r+0x30>
 800e3a8:	2209      	movs	r2, #9
 800e3aa:	602a      	str	r2, [r5, #0]
 800e3ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3b0:	81a3      	strh	r3, [r4, #12]
 800e3b2:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b6:	e033      	b.n	800e420 <__swsetup_r+0x98>
 800e3b8:	0758      	lsls	r0, r3, #29
 800e3ba:	d512      	bpl.n	800e3e2 <__swsetup_r+0x5a>
 800e3bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e3be:	b141      	cbz	r1, 800e3d2 <__swsetup_r+0x4a>
 800e3c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e3c4:	4299      	cmp	r1, r3
 800e3c6:	d002      	beq.n	800e3ce <__swsetup_r+0x46>
 800e3c8:	4628      	mov	r0, r5
 800e3ca:	f000 ff19 	bl	800f200 <_free_r>
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e3d2:	89a3      	ldrh	r3, [r4, #12]
 800e3d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e3d8:	81a3      	strh	r3, [r4, #12]
 800e3da:	2300      	movs	r3, #0
 800e3dc:	6063      	str	r3, [r4, #4]
 800e3de:	6923      	ldr	r3, [r4, #16]
 800e3e0:	6023      	str	r3, [r4, #0]
 800e3e2:	89a3      	ldrh	r3, [r4, #12]
 800e3e4:	f043 0308 	orr.w	r3, r3, #8
 800e3e8:	81a3      	strh	r3, [r4, #12]
 800e3ea:	6923      	ldr	r3, [r4, #16]
 800e3ec:	b94b      	cbnz	r3, 800e402 <__swsetup_r+0x7a>
 800e3ee:	89a3      	ldrh	r3, [r4, #12]
 800e3f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e3f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e3f8:	d003      	beq.n	800e402 <__swsetup_r+0x7a>
 800e3fa:	4621      	mov	r1, r4
 800e3fc:	4628      	mov	r0, r5
 800e3fe:	f001 fd8d 	bl	800ff1c <__smakebuf_r>
 800e402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e406:	f013 0201 	ands.w	r2, r3, #1
 800e40a:	d00a      	beq.n	800e422 <__swsetup_r+0x9a>
 800e40c:	2200      	movs	r2, #0
 800e40e:	60a2      	str	r2, [r4, #8]
 800e410:	6962      	ldr	r2, [r4, #20]
 800e412:	4252      	negs	r2, r2
 800e414:	61a2      	str	r2, [r4, #24]
 800e416:	6922      	ldr	r2, [r4, #16]
 800e418:	b942      	cbnz	r2, 800e42c <__swsetup_r+0xa4>
 800e41a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e41e:	d1c5      	bne.n	800e3ac <__swsetup_r+0x24>
 800e420:	bd38      	pop	{r3, r4, r5, pc}
 800e422:	0799      	lsls	r1, r3, #30
 800e424:	bf58      	it	pl
 800e426:	6962      	ldrpl	r2, [r4, #20]
 800e428:	60a2      	str	r2, [r4, #8]
 800e42a:	e7f4      	b.n	800e416 <__swsetup_r+0x8e>
 800e42c:	2000      	movs	r0, #0
 800e42e:	e7f7      	b.n	800e420 <__swsetup_r+0x98>
 800e430:	20000058 	.word	0x20000058

0800e434 <memset>:
 800e434:	4402      	add	r2, r0
 800e436:	4603      	mov	r3, r0
 800e438:	4293      	cmp	r3, r2
 800e43a:	d100      	bne.n	800e43e <memset+0xa>
 800e43c:	4770      	bx	lr
 800e43e:	f803 1b01 	strb.w	r1, [r3], #1
 800e442:	e7f9      	b.n	800e438 <memset+0x4>

0800e444 <_localeconv_r>:
 800e444:	4800      	ldr	r0, [pc, #0]	@ (800e448 <_localeconv_r+0x4>)
 800e446:	4770      	bx	lr
 800e448:	20000198 	.word	0x20000198

0800e44c <_close_r>:
 800e44c:	b538      	push	{r3, r4, r5, lr}
 800e44e:	4d06      	ldr	r5, [pc, #24]	@ (800e468 <_close_r+0x1c>)
 800e450:	2300      	movs	r3, #0
 800e452:	4604      	mov	r4, r0
 800e454:	4608      	mov	r0, r1
 800e456:	602b      	str	r3, [r5, #0]
 800e458:	f7f4 ff49 	bl	80032ee <_close>
 800e45c:	1c43      	adds	r3, r0, #1
 800e45e:	d102      	bne.n	800e466 <_close_r+0x1a>
 800e460:	682b      	ldr	r3, [r5, #0]
 800e462:	b103      	cbz	r3, 800e466 <_close_r+0x1a>
 800e464:	6023      	str	r3, [r4, #0]
 800e466:	bd38      	pop	{r3, r4, r5, pc}
 800e468:	200019ac 	.word	0x200019ac

0800e46c <_lseek_r>:
 800e46c:	b538      	push	{r3, r4, r5, lr}
 800e46e:	4d07      	ldr	r5, [pc, #28]	@ (800e48c <_lseek_r+0x20>)
 800e470:	4604      	mov	r4, r0
 800e472:	4608      	mov	r0, r1
 800e474:	4611      	mov	r1, r2
 800e476:	2200      	movs	r2, #0
 800e478:	602a      	str	r2, [r5, #0]
 800e47a:	461a      	mov	r2, r3
 800e47c:	f7f4 ff5e 	bl	800333c <_lseek>
 800e480:	1c43      	adds	r3, r0, #1
 800e482:	d102      	bne.n	800e48a <_lseek_r+0x1e>
 800e484:	682b      	ldr	r3, [r5, #0]
 800e486:	b103      	cbz	r3, 800e48a <_lseek_r+0x1e>
 800e488:	6023      	str	r3, [r4, #0]
 800e48a:	bd38      	pop	{r3, r4, r5, pc}
 800e48c:	200019ac 	.word	0x200019ac

0800e490 <_read_r>:
 800e490:	b538      	push	{r3, r4, r5, lr}
 800e492:	4d07      	ldr	r5, [pc, #28]	@ (800e4b0 <_read_r+0x20>)
 800e494:	4604      	mov	r4, r0
 800e496:	4608      	mov	r0, r1
 800e498:	4611      	mov	r1, r2
 800e49a:	2200      	movs	r2, #0
 800e49c:	602a      	str	r2, [r5, #0]
 800e49e:	461a      	mov	r2, r3
 800e4a0:	f7f4 ff08 	bl	80032b4 <_read>
 800e4a4:	1c43      	adds	r3, r0, #1
 800e4a6:	d102      	bne.n	800e4ae <_read_r+0x1e>
 800e4a8:	682b      	ldr	r3, [r5, #0]
 800e4aa:	b103      	cbz	r3, 800e4ae <_read_r+0x1e>
 800e4ac:	6023      	str	r3, [r4, #0]
 800e4ae:	bd38      	pop	{r3, r4, r5, pc}
 800e4b0:	200019ac 	.word	0x200019ac

0800e4b4 <_write_r>:
 800e4b4:	b538      	push	{r3, r4, r5, lr}
 800e4b6:	4d07      	ldr	r5, [pc, #28]	@ (800e4d4 <_write_r+0x20>)
 800e4b8:	4604      	mov	r4, r0
 800e4ba:	4608      	mov	r0, r1
 800e4bc:	4611      	mov	r1, r2
 800e4be:	2200      	movs	r2, #0
 800e4c0:	602a      	str	r2, [r5, #0]
 800e4c2:	461a      	mov	r2, r3
 800e4c4:	f7fd f872 	bl	800b5ac <_write>
 800e4c8:	1c43      	adds	r3, r0, #1
 800e4ca:	d102      	bne.n	800e4d2 <_write_r+0x1e>
 800e4cc:	682b      	ldr	r3, [r5, #0]
 800e4ce:	b103      	cbz	r3, 800e4d2 <_write_r+0x1e>
 800e4d0:	6023      	str	r3, [r4, #0]
 800e4d2:	bd38      	pop	{r3, r4, r5, pc}
 800e4d4:	200019ac 	.word	0x200019ac

0800e4d8 <__errno>:
 800e4d8:	4b01      	ldr	r3, [pc, #4]	@ (800e4e0 <__errno+0x8>)
 800e4da:	6818      	ldr	r0, [r3, #0]
 800e4dc:	4770      	bx	lr
 800e4de:	bf00      	nop
 800e4e0:	20000058 	.word	0x20000058

0800e4e4 <__libc_init_array>:
 800e4e4:	b570      	push	{r4, r5, r6, lr}
 800e4e6:	4d0d      	ldr	r5, [pc, #52]	@ (800e51c <__libc_init_array+0x38>)
 800e4e8:	4c0d      	ldr	r4, [pc, #52]	@ (800e520 <__libc_init_array+0x3c>)
 800e4ea:	1b64      	subs	r4, r4, r5
 800e4ec:	10a4      	asrs	r4, r4, #2
 800e4ee:	2600      	movs	r6, #0
 800e4f0:	42a6      	cmp	r6, r4
 800e4f2:	d109      	bne.n	800e508 <__libc_init_array+0x24>
 800e4f4:	4d0b      	ldr	r5, [pc, #44]	@ (800e524 <__libc_init_array+0x40>)
 800e4f6:	4c0c      	ldr	r4, [pc, #48]	@ (800e528 <__libc_init_array+0x44>)
 800e4f8:	f001 fe62 	bl	80101c0 <_init>
 800e4fc:	1b64      	subs	r4, r4, r5
 800e4fe:	10a4      	asrs	r4, r4, #2
 800e500:	2600      	movs	r6, #0
 800e502:	42a6      	cmp	r6, r4
 800e504:	d105      	bne.n	800e512 <__libc_init_array+0x2e>
 800e506:	bd70      	pop	{r4, r5, r6, pc}
 800e508:	f855 3b04 	ldr.w	r3, [r5], #4
 800e50c:	4798      	blx	r3
 800e50e:	3601      	adds	r6, #1
 800e510:	e7ee      	b.n	800e4f0 <__libc_init_array+0xc>
 800e512:	f855 3b04 	ldr.w	r3, [r5], #4
 800e516:	4798      	blx	r3
 800e518:	3601      	adds	r6, #1
 800e51a:	e7f2      	b.n	800e502 <__libc_init_array+0x1e>
 800e51c:	08011c0c 	.word	0x08011c0c
 800e520:	08011c0c 	.word	0x08011c0c
 800e524:	08011c0c 	.word	0x08011c0c
 800e528:	08011c10 	.word	0x08011c10

0800e52c <__retarget_lock_init_recursive>:
 800e52c:	4770      	bx	lr

0800e52e <__retarget_lock_acquire_recursive>:
 800e52e:	4770      	bx	lr

0800e530 <__retarget_lock_release_recursive>:
 800e530:	4770      	bx	lr

0800e532 <memcpy>:
 800e532:	440a      	add	r2, r1
 800e534:	4291      	cmp	r1, r2
 800e536:	f100 33ff 	add.w	r3, r0, #4294967295
 800e53a:	d100      	bne.n	800e53e <memcpy+0xc>
 800e53c:	4770      	bx	lr
 800e53e:	b510      	push	{r4, lr}
 800e540:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e544:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e548:	4291      	cmp	r1, r2
 800e54a:	d1f9      	bne.n	800e540 <memcpy+0xe>
 800e54c:	bd10      	pop	{r4, pc}

0800e54e <quorem>:
 800e54e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e552:	6903      	ldr	r3, [r0, #16]
 800e554:	690c      	ldr	r4, [r1, #16]
 800e556:	42a3      	cmp	r3, r4
 800e558:	4607      	mov	r7, r0
 800e55a:	db7e      	blt.n	800e65a <quorem+0x10c>
 800e55c:	3c01      	subs	r4, #1
 800e55e:	f101 0814 	add.w	r8, r1, #20
 800e562:	00a3      	lsls	r3, r4, #2
 800e564:	f100 0514 	add.w	r5, r0, #20
 800e568:	9300      	str	r3, [sp, #0]
 800e56a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e56e:	9301      	str	r3, [sp, #4]
 800e570:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e574:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e578:	3301      	adds	r3, #1
 800e57a:	429a      	cmp	r2, r3
 800e57c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e580:	fbb2 f6f3 	udiv	r6, r2, r3
 800e584:	d32e      	bcc.n	800e5e4 <quorem+0x96>
 800e586:	f04f 0a00 	mov.w	sl, #0
 800e58a:	46c4      	mov	ip, r8
 800e58c:	46ae      	mov	lr, r5
 800e58e:	46d3      	mov	fp, sl
 800e590:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e594:	b298      	uxth	r0, r3
 800e596:	fb06 a000 	mla	r0, r6, r0, sl
 800e59a:	0c02      	lsrs	r2, r0, #16
 800e59c:	0c1b      	lsrs	r3, r3, #16
 800e59e:	fb06 2303 	mla	r3, r6, r3, r2
 800e5a2:	f8de 2000 	ldr.w	r2, [lr]
 800e5a6:	b280      	uxth	r0, r0
 800e5a8:	b292      	uxth	r2, r2
 800e5aa:	1a12      	subs	r2, r2, r0
 800e5ac:	445a      	add	r2, fp
 800e5ae:	f8de 0000 	ldr.w	r0, [lr]
 800e5b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e5b6:	b29b      	uxth	r3, r3
 800e5b8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e5bc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e5c0:	b292      	uxth	r2, r2
 800e5c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e5c6:	45e1      	cmp	r9, ip
 800e5c8:	f84e 2b04 	str.w	r2, [lr], #4
 800e5cc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e5d0:	d2de      	bcs.n	800e590 <quorem+0x42>
 800e5d2:	9b00      	ldr	r3, [sp, #0]
 800e5d4:	58eb      	ldr	r3, [r5, r3]
 800e5d6:	b92b      	cbnz	r3, 800e5e4 <quorem+0x96>
 800e5d8:	9b01      	ldr	r3, [sp, #4]
 800e5da:	3b04      	subs	r3, #4
 800e5dc:	429d      	cmp	r5, r3
 800e5de:	461a      	mov	r2, r3
 800e5e0:	d32f      	bcc.n	800e642 <quorem+0xf4>
 800e5e2:	613c      	str	r4, [r7, #16]
 800e5e4:	4638      	mov	r0, r7
 800e5e6:	f001 f97d 	bl	800f8e4 <__mcmp>
 800e5ea:	2800      	cmp	r0, #0
 800e5ec:	db25      	blt.n	800e63a <quorem+0xec>
 800e5ee:	4629      	mov	r1, r5
 800e5f0:	2000      	movs	r0, #0
 800e5f2:	f858 2b04 	ldr.w	r2, [r8], #4
 800e5f6:	f8d1 c000 	ldr.w	ip, [r1]
 800e5fa:	fa1f fe82 	uxth.w	lr, r2
 800e5fe:	fa1f f38c 	uxth.w	r3, ip
 800e602:	eba3 030e 	sub.w	r3, r3, lr
 800e606:	4403      	add	r3, r0
 800e608:	0c12      	lsrs	r2, r2, #16
 800e60a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e60e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e612:	b29b      	uxth	r3, r3
 800e614:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e618:	45c1      	cmp	r9, r8
 800e61a:	f841 3b04 	str.w	r3, [r1], #4
 800e61e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e622:	d2e6      	bcs.n	800e5f2 <quorem+0xa4>
 800e624:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e628:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e62c:	b922      	cbnz	r2, 800e638 <quorem+0xea>
 800e62e:	3b04      	subs	r3, #4
 800e630:	429d      	cmp	r5, r3
 800e632:	461a      	mov	r2, r3
 800e634:	d30b      	bcc.n	800e64e <quorem+0x100>
 800e636:	613c      	str	r4, [r7, #16]
 800e638:	3601      	adds	r6, #1
 800e63a:	4630      	mov	r0, r6
 800e63c:	b003      	add	sp, #12
 800e63e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e642:	6812      	ldr	r2, [r2, #0]
 800e644:	3b04      	subs	r3, #4
 800e646:	2a00      	cmp	r2, #0
 800e648:	d1cb      	bne.n	800e5e2 <quorem+0x94>
 800e64a:	3c01      	subs	r4, #1
 800e64c:	e7c6      	b.n	800e5dc <quorem+0x8e>
 800e64e:	6812      	ldr	r2, [r2, #0]
 800e650:	3b04      	subs	r3, #4
 800e652:	2a00      	cmp	r2, #0
 800e654:	d1ef      	bne.n	800e636 <quorem+0xe8>
 800e656:	3c01      	subs	r4, #1
 800e658:	e7ea      	b.n	800e630 <quorem+0xe2>
 800e65a:	2000      	movs	r0, #0
 800e65c:	e7ee      	b.n	800e63c <quorem+0xee>
	...

0800e660 <_dtoa_r>:
 800e660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e664:	69c7      	ldr	r7, [r0, #28]
 800e666:	b097      	sub	sp, #92	@ 0x5c
 800e668:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e66c:	ec55 4b10 	vmov	r4, r5, d0
 800e670:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e672:	9107      	str	r1, [sp, #28]
 800e674:	4681      	mov	r9, r0
 800e676:	920c      	str	r2, [sp, #48]	@ 0x30
 800e678:	9311      	str	r3, [sp, #68]	@ 0x44
 800e67a:	b97f      	cbnz	r7, 800e69c <_dtoa_r+0x3c>
 800e67c:	2010      	movs	r0, #16
 800e67e:	f000 fe09 	bl	800f294 <malloc>
 800e682:	4602      	mov	r2, r0
 800e684:	f8c9 001c 	str.w	r0, [r9, #28]
 800e688:	b920      	cbnz	r0, 800e694 <_dtoa_r+0x34>
 800e68a:	4ba9      	ldr	r3, [pc, #676]	@ (800e930 <_dtoa_r+0x2d0>)
 800e68c:	21ef      	movs	r1, #239	@ 0xef
 800e68e:	48a9      	ldr	r0, [pc, #676]	@ (800e934 <_dtoa_r+0x2d4>)
 800e690:	f001 fce6 	bl	8010060 <__assert_func>
 800e694:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e698:	6007      	str	r7, [r0, #0]
 800e69a:	60c7      	str	r7, [r0, #12]
 800e69c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e6a0:	6819      	ldr	r1, [r3, #0]
 800e6a2:	b159      	cbz	r1, 800e6bc <_dtoa_r+0x5c>
 800e6a4:	685a      	ldr	r2, [r3, #4]
 800e6a6:	604a      	str	r2, [r1, #4]
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	4093      	lsls	r3, r2
 800e6ac:	608b      	str	r3, [r1, #8]
 800e6ae:	4648      	mov	r0, r9
 800e6b0:	f000 fee6 	bl	800f480 <_Bfree>
 800e6b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	601a      	str	r2, [r3, #0]
 800e6bc:	1e2b      	subs	r3, r5, #0
 800e6be:	bfb9      	ittee	lt
 800e6c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e6c4:	9305      	strlt	r3, [sp, #20]
 800e6c6:	2300      	movge	r3, #0
 800e6c8:	6033      	strge	r3, [r6, #0]
 800e6ca:	9f05      	ldr	r7, [sp, #20]
 800e6cc:	4b9a      	ldr	r3, [pc, #616]	@ (800e938 <_dtoa_r+0x2d8>)
 800e6ce:	bfbc      	itt	lt
 800e6d0:	2201      	movlt	r2, #1
 800e6d2:	6032      	strlt	r2, [r6, #0]
 800e6d4:	43bb      	bics	r3, r7
 800e6d6:	d112      	bne.n	800e6fe <_dtoa_r+0x9e>
 800e6d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e6da:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e6de:	6013      	str	r3, [r2, #0]
 800e6e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e6e4:	4323      	orrs	r3, r4
 800e6e6:	f000 855a 	beq.w	800f19e <_dtoa_r+0xb3e>
 800e6ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e6ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e94c <_dtoa_r+0x2ec>
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	f000 855c 	beq.w	800f1ae <_dtoa_r+0xb4e>
 800e6f6:	f10a 0303 	add.w	r3, sl, #3
 800e6fa:	f000 bd56 	b.w	800f1aa <_dtoa_r+0xb4a>
 800e6fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e702:	2200      	movs	r2, #0
 800e704:	ec51 0b17 	vmov	r0, r1, d7
 800e708:	2300      	movs	r3, #0
 800e70a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e70e:	f7f2 f9c3 	bl	8000a98 <__aeabi_dcmpeq>
 800e712:	4680      	mov	r8, r0
 800e714:	b158      	cbz	r0, 800e72e <_dtoa_r+0xce>
 800e716:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e718:	2301      	movs	r3, #1
 800e71a:	6013      	str	r3, [r2, #0]
 800e71c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e71e:	b113      	cbz	r3, 800e726 <_dtoa_r+0xc6>
 800e720:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e722:	4b86      	ldr	r3, [pc, #536]	@ (800e93c <_dtoa_r+0x2dc>)
 800e724:	6013      	str	r3, [r2, #0]
 800e726:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e950 <_dtoa_r+0x2f0>
 800e72a:	f000 bd40 	b.w	800f1ae <_dtoa_r+0xb4e>
 800e72e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e732:	aa14      	add	r2, sp, #80	@ 0x50
 800e734:	a915      	add	r1, sp, #84	@ 0x54
 800e736:	4648      	mov	r0, r9
 800e738:	f001 f984 	bl	800fa44 <__d2b>
 800e73c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e740:	9002      	str	r0, [sp, #8]
 800e742:	2e00      	cmp	r6, #0
 800e744:	d078      	beq.n	800e838 <_dtoa_r+0x1d8>
 800e746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e748:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e74c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e750:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e754:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e758:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e75c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e760:	4619      	mov	r1, r3
 800e762:	2200      	movs	r2, #0
 800e764:	4b76      	ldr	r3, [pc, #472]	@ (800e940 <_dtoa_r+0x2e0>)
 800e766:	f7f1 fd77 	bl	8000258 <__aeabi_dsub>
 800e76a:	a36b      	add	r3, pc, #428	@ (adr r3, 800e918 <_dtoa_r+0x2b8>)
 800e76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e770:	f7f1 ff2a 	bl	80005c8 <__aeabi_dmul>
 800e774:	a36a      	add	r3, pc, #424	@ (adr r3, 800e920 <_dtoa_r+0x2c0>)
 800e776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e77a:	f7f1 fd6f 	bl	800025c <__adddf3>
 800e77e:	4604      	mov	r4, r0
 800e780:	4630      	mov	r0, r6
 800e782:	460d      	mov	r5, r1
 800e784:	f7f1 feb6 	bl	80004f4 <__aeabi_i2d>
 800e788:	a367      	add	r3, pc, #412	@ (adr r3, 800e928 <_dtoa_r+0x2c8>)
 800e78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78e:	f7f1 ff1b 	bl	80005c8 <__aeabi_dmul>
 800e792:	4602      	mov	r2, r0
 800e794:	460b      	mov	r3, r1
 800e796:	4620      	mov	r0, r4
 800e798:	4629      	mov	r1, r5
 800e79a:	f7f1 fd5f 	bl	800025c <__adddf3>
 800e79e:	4604      	mov	r4, r0
 800e7a0:	460d      	mov	r5, r1
 800e7a2:	f7f2 f9c1 	bl	8000b28 <__aeabi_d2iz>
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	4607      	mov	r7, r0
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	4620      	mov	r0, r4
 800e7ae:	4629      	mov	r1, r5
 800e7b0:	f7f2 f97c 	bl	8000aac <__aeabi_dcmplt>
 800e7b4:	b140      	cbz	r0, 800e7c8 <_dtoa_r+0x168>
 800e7b6:	4638      	mov	r0, r7
 800e7b8:	f7f1 fe9c 	bl	80004f4 <__aeabi_i2d>
 800e7bc:	4622      	mov	r2, r4
 800e7be:	462b      	mov	r3, r5
 800e7c0:	f7f2 f96a 	bl	8000a98 <__aeabi_dcmpeq>
 800e7c4:	b900      	cbnz	r0, 800e7c8 <_dtoa_r+0x168>
 800e7c6:	3f01      	subs	r7, #1
 800e7c8:	2f16      	cmp	r7, #22
 800e7ca:	d852      	bhi.n	800e872 <_dtoa_r+0x212>
 800e7cc:	4b5d      	ldr	r3, [pc, #372]	@ (800e944 <_dtoa_r+0x2e4>)
 800e7ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e7da:	f7f2 f967 	bl	8000aac <__aeabi_dcmplt>
 800e7de:	2800      	cmp	r0, #0
 800e7e0:	d049      	beq.n	800e876 <_dtoa_r+0x216>
 800e7e2:	3f01      	subs	r7, #1
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e7e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e7ea:	1b9b      	subs	r3, r3, r6
 800e7ec:	1e5a      	subs	r2, r3, #1
 800e7ee:	bf45      	ittet	mi
 800e7f0:	f1c3 0301 	rsbmi	r3, r3, #1
 800e7f4:	9300      	strmi	r3, [sp, #0]
 800e7f6:	2300      	movpl	r3, #0
 800e7f8:	2300      	movmi	r3, #0
 800e7fa:	9206      	str	r2, [sp, #24]
 800e7fc:	bf54      	ite	pl
 800e7fe:	9300      	strpl	r3, [sp, #0]
 800e800:	9306      	strmi	r3, [sp, #24]
 800e802:	2f00      	cmp	r7, #0
 800e804:	db39      	blt.n	800e87a <_dtoa_r+0x21a>
 800e806:	9b06      	ldr	r3, [sp, #24]
 800e808:	970d      	str	r7, [sp, #52]	@ 0x34
 800e80a:	443b      	add	r3, r7
 800e80c:	9306      	str	r3, [sp, #24]
 800e80e:	2300      	movs	r3, #0
 800e810:	9308      	str	r3, [sp, #32]
 800e812:	9b07      	ldr	r3, [sp, #28]
 800e814:	2b09      	cmp	r3, #9
 800e816:	d863      	bhi.n	800e8e0 <_dtoa_r+0x280>
 800e818:	2b05      	cmp	r3, #5
 800e81a:	bfc4      	itt	gt
 800e81c:	3b04      	subgt	r3, #4
 800e81e:	9307      	strgt	r3, [sp, #28]
 800e820:	9b07      	ldr	r3, [sp, #28]
 800e822:	f1a3 0302 	sub.w	r3, r3, #2
 800e826:	bfcc      	ite	gt
 800e828:	2400      	movgt	r4, #0
 800e82a:	2401      	movle	r4, #1
 800e82c:	2b03      	cmp	r3, #3
 800e82e:	d863      	bhi.n	800e8f8 <_dtoa_r+0x298>
 800e830:	e8df f003 	tbb	[pc, r3]
 800e834:	2b375452 	.word	0x2b375452
 800e838:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e83c:	441e      	add	r6, r3
 800e83e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e842:	2b20      	cmp	r3, #32
 800e844:	bfc1      	itttt	gt
 800e846:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e84a:	409f      	lslgt	r7, r3
 800e84c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e850:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e854:	bfd6      	itet	le
 800e856:	f1c3 0320 	rsble	r3, r3, #32
 800e85a:	ea47 0003 	orrgt.w	r0, r7, r3
 800e85e:	fa04 f003 	lslle.w	r0, r4, r3
 800e862:	f7f1 fe37 	bl	80004d4 <__aeabi_ui2d>
 800e866:	2201      	movs	r2, #1
 800e868:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e86c:	3e01      	subs	r6, #1
 800e86e:	9212      	str	r2, [sp, #72]	@ 0x48
 800e870:	e776      	b.n	800e760 <_dtoa_r+0x100>
 800e872:	2301      	movs	r3, #1
 800e874:	e7b7      	b.n	800e7e6 <_dtoa_r+0x186>
 800e876:	9010      	str	r0, [sp, #64]	@ 0x40
 800e878:	e7b6      	b.n	800e7e8 <_dtoa_r+0x188>
 800e87a:	9b00      	ldr	r3, [sp, #0]
 800e87c:	1bdb      	subs	r3, r3, r7
 800e87e:	9300      	str	r3, [sp, #0]
 800e880:	427b      	negs	r3, r7
 800e882:	9308      	str	r3, [sp, #32]
 800e884:	2300      	movs	r3, #0
 800e886:	930d      	str	r3, [sp, #52]	@ 0x34
 800e888:	e7c3      	b.n	800e812 <_dtoa_r+0x1b2>
 800e88a:	2301      	movs	r3, #1
 800e88c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e88e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e890:	eb07 0b03 	add.w	fp, r7, r3
 800e894:	f10b 0301 	add.w	r3, fp, #1
 800e898:	2b01      	cmp	r3, #1
 800e89a:	9303      	str	r3, [sp, #12]
 800e89c:	bfb8      	it	lt
 800e89e:	2301      	movlt	r3, #1
 800e8a0:	e006      	b.n	800e8b0 <_dtoa_r+0x250>
 800e8a2:	2301      	movs	r3, #1
 800e8a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	dd28      	ble.n	800e8fe <_dtoa_r+0x29e>
 800e8ac:	469b      	mov	fp, r3
 800e8ae:	9303      	str	r3, [sp, #12]
 800e8b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e8b4:	2100      	movs	r1, #0
 800e8b6:	2204      	movs	r2, #4
 800e8b8:	f102 0514 	add.w	r5, r2, #20
 800e8bc:	429d      	cmp	r5, r3
 800e8be:	d926      	bls.n	800e90e <_dtoa_r+0x2ae>
 800e8c0:	6041      	str	r1, [r0, #4]
 800e8c2:	4648      	mov	r0, r9
 800e8c4:	f000 fd9c 	bl	800f400 <_Balloc>
 800e8c8:	4682      	mov	sl, r0
 800e8ca:	2800      	cmp	r0, #0
 800e8cc:	d142      	bne.n	800e954 <_dtoa_r+0x2f4>
 800e8ce:	4b1e      	ldr	r3, [pc, #120]	@ (800e948 <_dtoa_r+0x2e8>)
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	f240 11af 	movw	r1, #431	@ 0x1af
 800e8d6:	e6da      	b.n	800e68e <_dtoa_r+0x2e>
 800e8d8:	2300      	movs	r3, #0
 800e8da:	e7e3      	b.n	800e8a4 <_dtoa_r+0x244>
 800e8dc:	2300      	movs	r3, #0
 800e8de:	e7d5      	b.n	800e88c <_dtoa_r+0x22c>
 800e8e0:	2401      	movs	r4, #1
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	9307      	str	r3, [sp, #28]
 800e8e6:	9409      	str	r4, [sp, #36]	@ 0x24
 800e8e8:	f04f 3bff 	mov.w	fp, #4294967295
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	f8cd b00c 	str.w	fp, [sp, #12]
 800e8f2:	2312      	movs	r3, #18
 800e8f4:	920c      	str	r2, [sp, #48]	@ 0x30
 800e8f6:	e7db      	b.n	800e8b0 <_dtoa_r+0x250>
 800e8f8:	2301      	movs	r3, #1
 800e8fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8fc:	e7f4      	b.n	800e8e8 <_dtoa_r+0x288>
 800e8fe:	f04f 0b01 	mov.w	fp, #1
 800e902:	f8cd b00c 	str.w	fp, [sp, #12]
 800e906:	465b      	mov	r3, fp
 800e908:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e90c:	e7d0      	b.n	800e8b0 <_dtoa_r+0x250>
 800e90e:	3101      	adds	r1, #1
 800e910:	0052      	lsls	r2, r2, #1
 800e912:	e7d1      	b.n	800e8b8 <_dtoa_r+0x258>
 800e914:	f3af 8000 	nop.w
 800e918:	636f4361 	.word	0x636f4361
 800e91c:	3fd287a7 	.word	0x3fd287a7
 800e920:	8b60c8b3 	.word	0x8b60c8b3
 800e924:	3fc68a28 	.word	0x3fc68a28
 800e928:	509f79fb 	.word	0x509f79fb
 800e92c:	3fd34413 	.word	0x3fd34413
 800e930:	080118cd 	.word	0x080118cd
 800e934:	080118e4 	.word	0x080118e4
 800e938:	7ff00000 	.word	0x7ff00000
 800e93c:	0801189d 	.word	0x0801189d
 800e940:	3ff80000 	.word	0x3ff80000
 800e944:	08011a38 	.word	0x08011a38
 800e948:	0801193c 	.word	0x0801193c
 800e94c:	080118c9 	.word	0x080118c9
 800e950:	0801189c 	.word	0x0801189c
 800e954:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e958:	6018      	str	r0, [r3, #0]
 800e95a:	9b03      	ldr	r3, [sp, #12]
 800e95c:	2b0e      	cmp	r3, #14
 800e95e:	f200 80a1 	bhi.w	800eaa4 <_dtoa_r+0x444>
 800e962:	2c00      	cmp	r4, #0
 800e964:	f000 809e 	beq.w	800eaa4 <_dtoa_r+0x444>
 800e968:	2f00      	cmp	r7, #0
 800e96a:	dd33      	ble.n	800e9d4 <_dtoa_r+0x374>
 800e96c:	4b9c      	ldr	r3, [pc, #624]	@ (800ebe0 <_dtoa_r+0x580>)
 800e96e:	f007 020f 	and.w	r2, r7, #15
 800e972:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e976:	ed93 7b00 	vldr	d7, [r3]
 800e97a:	05f8      	lsls	r0, r7, #23
 800e97c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e980:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e984:	d516      	bpl.n	800e9b4 <_dtoa_r+0x354>
 800e986:	4b97      	ldr	r3, [pc, #604]	@ (800ebe4 <_dtoa_r+0x584>)
 800e988:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e98c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e990:	f7f1 ff44 	bl	800081c <__aeabi_ddiv>
 800e994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e998:	f004 040f 	and.w	r4, r4, #15
 800e99c:	2603      	movs	r6, #3
 800e99e:	4d91      	ldr	r5, [pc, #580]	@ (800ebe4 <_dtoa_r+0x584>)
 800e9a0:	b954      	cbnz	r4, 800e9b8 <_dtoa_r+0x358>
 800e9a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e9a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e9aa:	f7f1 ff37 	bl	800081c <__aeabi_ddiv>
 800e9ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e9b2:	e028      	b.n	800ea06 <_dtoa_r+0x3a6>
 800e9b4:	2602      	movs	r6, #2
 800e9b6:	e7f2      	b.n	800e99e <_dtoa_r+0x33e>
 800e9b8:	07e1      	lsls	r1, r4, #31
 800e9ba:	d508      	bpl.n	800e9ce <_dtoa_r+0x36e>
 800e9bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e9c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e9c4:	f7f1 fe00 	bl	80005c8 <__aeabi_dmul>
 800e9c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e9cc:	3601      	adds	r6, #1
 800e9ce:	1064      	asrs	r4, r4, #1
 800e9d0:	3508      	adds	r5, #8
 800e9d2:	e7e5      	b.n	800e9a0 <_dtoa_r+0x340>
 800e9d4:	f000 80af 	beq.w	800eb36 <_dtoa_r+0x4d6>
 800e9d8:	427c      	negs	r4, r7
 800e9da:	4b81      	ldr	r3, [pc, #516]	@ (800ebe0 <_dtoa_r+0x580>)
 800e9dc:	4d81      	ldr	r5, [pc, #516]	@ (800ebe4 <_dtoa_r+0x584>)
 800e9de:	f004 020f 	and.w	r2, r4, #15
 800e9e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e9ee:	f7f1 fdeb 	bl	80005c8 <__aeabi_dmul>
 800e9f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e9f6:	1124      	asrs	r4, r4, #4
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	2602      	movs	r6, #2
 800e9fc:	2c00      	cmp	r4, #0
 800e9fe:	f040 808f 	bne.w	800eb20 <_dtoa_r+0x4c0>
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d1d3      	bne.n	800e9ae <_dtoa_r+0x34e>
 800ea06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ea08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	f000 8094 	beq.w	800eb3a <_dtoa_r+0x4da>
 800ea12:	4b75      	ldr	r3, [pc, #468]	@ (800ebe8 <_dtoa_r+0x588>)
 800ea14:	2200      	movs	r2, #0
 800ea16:	4620      	mov	r0, r4
 800ea18:	4629      	mov	r1, r5
 800ea1a:	f7f2 f847 	bl	8000aac <__aeabi_dcmplt>
 800ea1e:	2800      	cmp	r0, #0
 800ea20:	f000 808b 	beq.w	800eb3a <_dtoa_r+0x4da>
 800ea24:	9b03      	ldr	r3, [sp, #12]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	f000 8087 	beq.w	800eb3a <_dtoa_r+0x4da>
 800ea2c:	f1bb 0f00 	cmp.w	fp, #0
 800ea30:	dd34      	ble.n	800ea9c <_dtoa_r+0x43c>
 800ea32:	4620      	mov	r0, r4
 800ea34:	4b6d      	ldr	r3, [pc, #436]	@ (800ebec <_dtoa_r+0x58c>)
 800ea36:	2200      	movs	r2, #0
 800ea38:	4629      	mov	r1, r5
 800ea3a:	f7f1 fdc5 	bl	80005c8 <__aeabi_dmul>
 800ea3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ea42:	f107 38ff 	add.w	r8, r7, #4294967295
 800ea46:	3601      	adds	r6, #1
 800ea48:	465c      	mov	r4, fp
 800ea4a:	4630      	mov	r0, r6
 800ea4c:	f7f1 fd52 	bl	80004f4 <__aeabi_i2d>
 800ea50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea54:	f7f1 fdb8 	bl	80005c8 <__aeabi_dmul>
 800ea58:	4b65      	ldr	r3, [pc, #404]	@ (800ebf0 <_dtoa_r+0x590>)
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	f7f1 fbfe 	bl	800025c <__adddf3>
 800ea60:	4605      	mov	r5, r0
 800ea62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ea66:	2c00      	cmp	r4, #0
 800ea68:	d16a      	bne.n	800eb40 <_dtoa_r+0x4e0>
 800ea6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ea6e:	4b61      	ldr	r3, [pc, #388]	@ (800ebf4 <_dtoa_r+0x594>)
 800ea70:	2200      	movs	r2, #0
 800ea72:	f7f1 fbf1 	bl	8000258 <__aeabi_dsub>
 800ea76:	4602      	mov	r2, r0
 800ea78:	460b      	mov	r3, r1
 800ea7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ea7e:	462a      	mov	r2, r5
 800ea80:	4633      	mov	r3, r6
 800ea82:	f7f2 f831 	bl	8000ae8 <__aeabi_dcmpgt>
 800ea86:	2800      	cmp	r0, #0
 800ea88:	f040 8298 	bne.w	800efbc <_dtoa_r+0x95c>
 800ea8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ea90:	462a      	mov	r2, r5
 800ea92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ea96:	f7f2 f809 	bl	8000aac <__aeabi_dcmplt>
 800ea9a:	bb38      	cbnz	r0, 800eaec <_dtoa_r+0x48c>
 800ea9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800eaa0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800eaa4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	f2c0 8157 	blt.w	800ed5a <_dtoa_r+0x6fa>
 800eaac:	2f0e      	cmp	r7, #14
 800eaae:	f300 8154 	bgt.w	800ed5a <_dtoa_r+0x6fa>
 800eab2:	4b4b      	ldr	r3, [pc, #300]	@ (800ebe0 <_dtoa_r+0x580>)
 800eab4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eab8:	ed93 7b00 	vldr	d7, [r3]
 800eabc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	ed8d 7b00 	vstr	d7, [sp]
 800eac4:	f280 80e5 	bge.w	800ec92 <_dtoa_r+0x632>
 800eac8:	9b03      	ldr	r3, [sp, #12]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	f300 80e1 	bgt.w	800ec92 <_dtoa_r+0x632>
 800ead0:	d10c      	bne.n	800eaec <_dtoa_r+0x48c>
 800ead2:	4b48      	ldr	r3, [pc, #288]	@ (800ebf4 <_dtoa_r+0x594>)
 800ead4:	2200      	movs	r2, #0
 800ead6:	ec51 0b17 	vmov	r0, r1, d7
 800eada:	f7f1 fd75 	bl	80005c8 <__aeabi_dmul>
 800eade:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eae2:	f7f1 fff7 	bl	8000ad4 <__aeabi_dcmpge>
 800eae6:	2800      	cmp	r0, #0
 800eae8:	f000 8266 	beq.w	800efb8 <_dtoa_r+0x958>
 800eaec:	2400      	movs	r4, #0
 800eaee:	4625      	mov	r5, r4
 800eaf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eaf2:	4656      	mov	r6, sl
 800eaf4:	ea6f 0803 	mvn.w	r8, r3
 800eaf8:	2700      	movs	r7, #0
 800eafa:	4621      	mov	r1, r4
 800eafc:	4648      	mov	r0, r9
 800eafe:	f000 fcbf 	bl	800f480 <_Bfree>
 800eb02:	2d00      	cmp	r5, #0
 800eb04:	f000 80bd 	beq.w	800ec82 <_dtoa_r+0x622>
 800eb08:	b12f      	cbz	r7, 800eb16 <_dtoa_r+0x4b6>
 800eb0a:	42af      	cmp	r7, r5
 800eb0c:	d003      	beq.n	800eb16 <_dtoa_r+0x4b6>
 800eb0e:	4639      	mov	r1, r7
 800eb10:	4648      	mov	r0, r9
 800eb12:	f000 fcb5 	bl	800f480 <_Bfree>
 800eb16:	4629      	mov	r1, r5
 800eb18:	4648      	mov	r0, r9
 800eb1a:	f000 fcb1 	bl	800f480 <_Bfree>
 800eb1e:	e0b0      	b.n	800ec82 <_dtoa_r+0x622>
 800eb20:	07e2      	lsls	r2, r4, #31
 800eb22:	d505      	bpl.n	800eb30 <_dtoa_r+0x4d0>
 800eb24:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eb28:	f7f1 fd4e 	bl	80005c8 <__aeabi_dmul>
 800eb2c:	3601      	adds	r6, #1
 800eb2e:	2301      	movs	r3, #1
 800eb30:	1064      	asrs	r4, r4, #1
 800eb32:	3508      	adds	r5, #8
 800eb34:	e762      	b.n	800e9fc <_dtoa_r+0x39c>
 800eb36:	2602      	movs	r6, #2
 800eb38:	e765      	b.n	800ea06 <_dtoa_r+0x3a6>
 800eb3a:	9c03      	ldr	r4, [sp, #12]
 800eb3c:	46b8      	mov	r8, r7
 800eb3e:	e784      	b.n	800ea4a <_dtoa_r+0x3ea>
 800eb40:	4b27      	ldr	r3, [pc, #156]	@ (800ebe0 <_dtoa_r+0x580>)
 800eb42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eb44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eb48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eb4c:	4454      	add	r4, sl
 800eb4e:	2900      	cmp	r1, #0
 800eb50:	d054      	beq.n	800ebfc <_dtoa_r+0x59c>
 800eb52:	4929      	ldr	r1, [pc, #164]	@ (800ebf8 <_dtoa_r+0x598>)
 800eb54:	2000      	movs	r0, #0
 800eb56:	f7f1 fe61 	bl	800081c <__aeabi_ddiv>
 800eb5a:	4633      	mov	r3, r6
 800eb5c:	462a      	mov	r2, r5
 800eb5e:	f7f1 fb7b 	bl	8000258 <__aeabi_dsub>
 800eb62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800eb66:	4656      	mov	r6, sl
 800eb68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb6c:	f7f1 ffdc 	bl	8000b28 <__aeabi_d2iz>
 800eb70:	4605      	mov	r5, r0
 800eb72:	f7f1 fcbf 	bl	80004f4 <__aeabi_i2d>
 800eb76:	4602      	mov	r2, r0
 800eb78:	460b      	mov	r3, r1
 800eb7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb7e:	f7f1 fb6b 	bl	8000258 <__aeabi_dsub>
 800eb82:	3530      	adds	r5, #48	@ 0x30
 800eb84:	4602      	mov	r2, r0
 800eb86:	460b      	mov	r3, r1
 800eb88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800eb8c:	f806 5b01 	strb.w	r5, [r6], #1
 800eb90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800eb94:	f7f1 ff8a 	bl	8000aac <__aeabi_dcmplt>
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	d172      	bne.n	800ec82 <_dtoa_r+0x622>
 800eb9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eba0:	4911      	ldr	r1, [pc, #68]	@ (800ebe8 <_dtoa_r+0x588>)
 800eba2:	2000      	movs	r0, #0
 800eba4:	f7f1 fb58 	bl	8000258 <__aeabi_dsub>
 800eba8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ebac:	f7f1 ff7e 	bl	8000aac <__aeabi_dcmplt>
 800ebb0:	2800      	cmp	r0, #0
 800ebb2:	f040 80b4 	bne.w	800ed1e <_dtoa_r+0x6be>
 800ebb6:	42a6      	cmp	r6, r4
 800ebb8:	f43f af70 	beq.w	800ea9c <_dtoa_r+0x43c>
 800ebbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ebc0:	4b0a      	ldr	r3, [pc, #40]	@ (800ebec <_dtoa_r+0x58c>)
 800ebc2:	2200      	movs	r2, #0
 800ebc4:	f7f1 fd00 	bl	80005c8 <__aeabi_dmul>
 800ebc8:	4b08      	ldr	r3, [pc, #32]	@ (800ebec <_dtoa_r+0x58c>)
 800ebca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ebce:	2200      	movs	r2, #0
 800ebd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ebd4:	f7f1 fcf8 	bl	80005c8 <__aeabi_dmul>
 800ebd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ebdc:	e7c4      	b.n	800eb68 <_dtoa_r+0x508>
 800ebde:	bf00      	nop
 800ebe0:	08011a38 	.word	0x08011a38
 800ebe4:	08011a10 	.word	0x08011a10
 800ebe8:	3ff00000 	.word	0x3ff00000
 800ebec:	40240000 	.word	0x40240000
 800ebf0:	401c0000 	.word	0x401c0000
 800ebf4:	40140000 	.word	0x40140000
 800ebf8:	3fe00000 	.word	0x3fe00000
 800ebfc:	4631      	mov	r1, r6
 800ebfe:	4628      	mov	r0, r5
 800ec00:	f7f1 fce2 	bl	80005c8 <__aeabi_dmul>
 800ec04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ec08:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ec0a:	4656      	mov	r6, sl
 800ec0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec10:	f7f1 ff8a 	bl	8000b28 <__aeabi_d2iz>
 800ec14:	4605      	mov	r5, r0
 800ec16:	f7f1 fc6d 	bl	80004f4 <__aeabi_i2d>
 800ec1a:	4602      	mov	r2, r0
 800ec1c:	460b      	mov	r3, r1
 800ec1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec22:	f7f1 fb19 	bl	8000258 <__aeabi_dsub>
 800ec26:	3530      	adds	r5, #48	@ 0x30
 800ec28:	f806 5b01 	strb.w	r5, [r6], #1
 800ec2c:	4602      	mov	r2, r0
 800ec2e:	460b      	mov	r3, r1
 800ec30:	42a6      	cmp	r6, r4
 800ec32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ec36:	f04f 0200 	mov.w	r2, #0
 800ec3a:	d124      	bne.n	800ec86 <_dtoa_r+0x626>
 800ec3c:	4baf      	ldr	r3, [pc, #700]	@ (800eefc <_dtoa_r+0x89c>)
 800ec3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ec42:	f7f1 fb0b 	bl	800025c <__adddf3>
 800ec46:	4602      	mov	r2, r0
 800ec48:	460b      	mov	r3, r1
 800ec4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec4e:	f7f1 ff4b 	bl	8000ae8 <__aeabi_dcmpgt>
 800ec52:	2800      	cmp	r0, #0
 800ec54:	d163      	bne.n	800ed1e <_dtoa_r+0x6be>
 800ec56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ec5a:	49a8      	ldr	r1, [pc, #672]	@ (800eefc <_dtoa_r+0x89c>)
 800ec5c:	2000      	movs	r0, #0
 800ec5e:	f7f1 fafb 	bl	8000258 <__aeabi_dsub>
 800ec62:	4602      	mov	r2, r0
 800ec64:	460b      	mov	r3, r1
 800ec66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec6a:	f7f1 ff1f 	bl	8000aac <__aeabi_dcmplt>
 800ec6e:	2800      	cmp	r0, #0
 800ec70:	f43f af14 	beq.w	800ea9c <_dtoa_r+0x43c>
 800ec74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ec76:	1e73      	subs	r3, r6, #1
 800ec78:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ec7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ec7e:	2b30      	cmp	r3, #48	@ 0x30
 800ec80:	d0f8      	beq.n	800ec74 <_dtoa_r+0x614>
 800ec82:	4647      	mov	r7, r8
 800ec84:	e03b      	b.n	800ecfe <_dtoa_r+0x69e>
 800ec86:	4b9e      	ldr	r3, [pc, #632]	@ (800ef00 <_dtoa_r+0x8a0>)
 800ec88:	f7f1 fc9e 	bl	80005c8 <__aeabi_dmul>
 800ec8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ec90:	e7bc      	b.n	800ec0c <_dtoa_r+0x5ac>
 800ec92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ec96:	4656      	mov	r6, sl
 800ec98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	4629      	mov	r1, r5
 800eca0:	f7f1 fdbc 	bl	800081c <__aeabi_ddiv>
 800eca4:	f7f1 ff40 	bl	8000b28 <__aeabi_d2iz>
 800eca8:	4680      	mov	r8, r0
 800ecaa:	f7f1 fc23 	bl	80004f4 <__aeabi_i2d>
 800ecae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ecb2:	f7f1 fc89 	bl	80005c8 <__aeabi_dmul>
 800ecb6:	4602      	mov	r2, r0
 800ecb8:	460b      	mov	r3, r1
 800ecba:	4620      	mov	r0, r4
 800ecbc:	4629      	mov	r1, r5
 800ecbe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ecc2:	f7f1 fac9 	bl	8000258 <__aeabi_dsub>
 800ecc6:	f806 4b01 	strb.w	r4, [r6], #1
 800ecca:	9d03      	ldr	r5, [sp, #12]
 800eccc:	eba6 040a 	sub.w	r4, r6, sl
 800ecd0:	42a5      	cmp	r5, r4
 800ecd2:	4602      	mov	r2, r0
 800ecd4:	460b      	mov	r3, r1
 800ecd6:	d133      	bne.n	800ed40 <_dtoa_r+0x6e0>
 800ecd8:	f7f1 fac0 	bl	800025c <__adddf3>
 800ecdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ece0:	4604      	mov	r4, r0
 800ece2:	460d      	mov	r5, r1
 800ece4:	f7f1 ff00 	bl	8000ae8 <__aeabi_dcmpgt>
 800ece8:	b9c0      	cbnz	r0, 800ed1c <_dtoa_r+0x6bc>
 800ecea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ecee:	4620      	mov	r0, r4
 800ecf0:	4629      	mov	r1, r5
 800ecf2:	f7f1 fed1 	bl	8000a98 <__aeabi_dcmpeq>
 800ecf6:	b110      	cbz	r0, 800ecfe <_dtoa_r+0x69e>
 800ecf8:	f018 0f01 	tst.w	r8, #1
 800ecfc:	d10e      	bne.n	800ed1c <_dtoa_r+0x6bc>
 800ecfe:	9902      	ldr	r1, [sp, #8]
 800ed00:	4648      	mov	r0, r9
 800ed02:	f000 fbbd 	bl	800f480 <_Bfree>
 800ed06:	2300      	movs	r3, #0
 800ed08:	7033      	strb	r3, [r6, #0]
 800ed0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ed0c:	3701      	adds	r7, #1
 800ed0e:	601f      	str	r7, [r3, #0]
 800ed10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	f000 824b 	beq.w	800f1ae <_dtoa_r+0xb4e>
 800ed18:	601e      	str	r6, [r3, #0]
 800ed1a:	e248      	b.n	800f1ae <_dtoa_r+0xb4e>
 800ed1c:	46b8      	mov	r8, r7
 800ed1e:	4633      	mov	r3, r6
 800ed20:	461e      	mov	r6, r3
 800ed22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ed26:	2a39      	cmp	r2, #57	@ 0x39
 800ed28:	d106      	bne.n	800ed38 <_dtoa_r+0x6d8>
 800ed2a:	459a      	cmp	sl, r3
 800ed2c:	d1f8      	bne.n	800ed20 <_dtoa_r+0x6c0>
 800ed2e:	2230      	movs	r2, #48	@ 0x30
 800ed30:	f108 0801 	add.w	r8, r8, #1
 800ed34:	f88a 2000 	strb.w	r2, [sl]
 800ed38:	781a      	ldrb	r2, [r3, #0]
 800ed3a:	3201      	adds	r2, #1
 800ed3c:	701a      	strb	r2, [r3, #0]
 800ed3e:	e7a0      	b.n	800ec82 <_dtoa_r+0x622>
 800ed40:	4b6f      	ldr	r3, [pc, #444]	@ (800ef00 <_dtoa_r+0x8a0>)
 800ed42:	2200      	movs	r2, #0
 800ed44:	f7f1 fc40 	bl	80005c8 <__aeabi_dmul>
 800ed48:	2200      	movs	r2, #0
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	4604      	mov	r4, r0
 800ed4e:	460d      	mov	r5, r1
 800ed50:	f7f1 fea2 	bl	8000a98 <__aeabi_dcmpeq>
 800ed54:	2800      	cmp	r0, #0
 800ed56:	d09f      	beq.n	800ec98 <_dtoa_r+0x638>
 800ed58:	e7d1      	b.n	800ecfe <_dtoa_r+0x69e>
 800ed5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed5c:	2a00      	cmp	r2, #0
 800ed5e:	f000 80ea 	beq.w	800ef36 <_dtoa_r+0x8d6>
 800ed62:	9a07      	ldr	r2, [sp, #28]
 800ed64:	2a01      	cmp	r2, #1
 800ed66:	f300 80cd 	bgt.w	800ef04 <_dtoa_r+0x8a4>
 800ed6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ed6c:	2a00      	cmp	r2, #0
 800ed6e:	f000 80c1 	beq.w	800eef4 <_dtoa_r+0x894>
 800ed72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ed76:	9c08      	ldr	r4, [sp, #32]
 800ed78:	9e00      	ldr	r6, [sp, #0]
 800ed7a:	9a00      	ldr	r2, [sp, #0]
 800ed7c:	441a      	add	r2, r3
 800ed7e:	9200      	str	r2, [sp, #0]
 800ed80:	9a06      	ldr	r2, [sp, #24]
 800ed82:	2101      	movs	r1, #1
 800ed84:	441a      	add	r2, r3
 800ed86:	4648      	mov	r0, r9
 800ed88:	9206      	str	r2, [sp, #24]
 800ed8a:	f000 fc2d 	bl	800f5e8 <__i2b>
 800ed8e:	4605      	mov	r5, r0
 800ed90:	b166      	cbz	r6, 800edac <_dtoa_r+0x74c>
 800ed92:	9b06      	ldr	r3, [sp, #24]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	dd09      	ble.n	800edac <_dtoa_r+0x74c>
 800ed98:	42b3      	cmp	r3, r6
 800ed9a:	9a00      	ldr	r2, [sp, #0]
 800ed9c:	bfa8      	it	ge
 800ed9e:	4633      	movge	r3, r6
 800eda0:	1ad2      	subs	r2, r2, r3
 800eda2:	9200      	str	r2, [sp, #0]
 800eda4:	9a06      	ldr	r2, [sp, #24]
 800eda6:	1af6      	subs	r6, r6, r3
 800eda8:	1ad3      	subs	r3, r2, r3
 800edaa:	9306      	str	r3, [sp, #24]
 800edac:	9b08      	ldr	r3, [sp, #32]
 800edae:	b30b      	cbz	r3, 800edf4 <_dtoa_r+0x794>
 800edb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	f000 80c6 	beq.w	800ef44 <_dtoa_r+0x8e4>
 800edb8:	2c00      	cmp	r4, #0
 800edba:	f000 80c0 	beq.w	800ef3e <_dtoa_r+0x8de>
 800edbe:	4629      	mov	r1, r5
 800edc0:	4622      	mov	r2, r4
 800edc2:	4648      	mov	r0, r9
 800edc4:	f000 fcc8 	bl	800f758 <__pow5mult>
 800edc8:	9a02      	ldr	r2, [sp, #8]
 800edca:	4601      	mov	r1, r0
 800edcc:	4605      	mov	r5, r0
 800edce:	4648      	mov	r0, r9
 800edd0:	f000 fc20 	bl	800f614 <__multiply>
 800edd4:	9902      	ldr	r1, [sp, #8]
 800edd6:	4680      	mov	r8, r0
 800edd8:	4648      	mov	r0, r9
 800edda:	f000 fb51 	bl	800f480 <_Bfree>
 800edde:	9b08      	ldr	r3, [sp, #32]
 800ede0:	1b1b      	subs	r3, r3, r4
 800ede2:	9308      	str	r3, [sp, #32]
 800ede4:	f000 80b1 	beq.w	800ef4a <_dtoa_r+0x8ea>
 800ede8:	9a08      	ldr	r2, [sp, #32]
 800edea:	4641      	mov	r1, r8
 800edec:	4648      	mov	r0, r9
 800edee:	f000 fcb3 	bl	800f758 <__pow5mult>
 800edf2:	9002      	str	r0, [sp, #8]
 800edf4:	2101      	movs	r1, #1
 800edf6:	4648      	mov	r0, r9
 800edf8:	f000 fbf6 	bl	800f5e8 <__i2b>
 800edfc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800edfe:	4604      	mov	r4, r0
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	f000 81d8 	beq.w	800f1b6 <_dtoa_r+0xb56>
 800ee06:	461a      	mov	r2, r3
 800ee08:	4601      	mov	r1, r0
 800ee0a:	4648      	mov	r0, r9
 800ee0c:	f000 fca4 	bl	800f758 <__pow5mult>
 800ee10:	9b07      	ldr	r3, [sp, #28]
 800ee12:	2b01      	cmp	r3, #1
 800ee14:	4604      	mov	r4, r0
 800ee16:	f300 809f 	bgt.w	800ef58 <_dtoa_r+0x8f8>
 800ee1a:	9b04      	ldr	r3, [sp, #16]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	f040 8097 	bne.w	800ef50 <_dtoa_r+0x8f0>
 800ee22:	9b05      	ldr	r3, [sp, #20]
 800ee24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	f040 8093 	bne.w	800ef54 <_dtoa_r+0x8f4>
 800ee2e:	9b05      	ldr	r3, [sp, #20]
 800ee30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ee34:	0d1b      	lsrs	r3, r3, #20
 800ee36:	051b      	lsls	r3, r3, #20
 800ee38:	b133      	cbz	r3, 800ee48 <_dtoa_r+0x7e8>
 800ee3a:	9b00      	ldr	r3, [sp, #0]
 800ee3c:	3301      	adds	r3, #1
 800ee3e:	9300      	str	r3, [sp, #0]
 800ee40:	9b06      	ldr	r3, [sp, #24]
 800ee42:	3301      	adds	r3, #1
 800ee44:	9306      	str	r3, [sp, #24]
 800ee46:	2301      	movs	r3, #1
 800ee48:	9308      	str	r3, [sp, #32]
 800ee4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	f000 81b8 	beq.w	800f1c2 <_dtoa_r+0xb62>
 800ee52:	6923      	ldr	r3, [r4, #16]
 800ee54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ee58:	6918      	ldr	r0, [r3, #16]
 800ee5a:	f000 fb79 	bl	800f550 <__hi0bits>
 800ee5e:	f1c0 0020 	rsb	r0, r0, #32
 800ee62:	9b06      	ldr	r3, [sp, #24]
 800ee64:	4418      	add	r0, r3
 800ee66:	f010 001f 	ands.w	r0, r0, #31
 800ee6a:	f000 8082 	beq.w	800ef72 <_dtoa_r+0x912>
 800ee6e:	f1c0 0320 	rsb	r3, r0, #32
 800ee72:	2b04      	cmp	r3, #4
 800ee74:	dd73      	ble.n	800ef5e <_dtoa_r+0x8fe>
 800ee76:	9b00      	ldr	r3, [sp, #0]
 800ee78:	f1c0 001c 	rsb	r0, r0, #28
 800ee7c:	4403      	add	r3, r0
 800ee7e:	9300      	str	r3, [sp, #0]
 800ee80:	9b06      	ldr	r3, [sp, #24]
 800ee82:	4403      	add	r3, r0
 800ee84:	4406      	add	r6, r0
 800ee86:	9306      	str	r3, [sp, #24]
 800ee88:	9b00      	ldr	r3, [sp, #0]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	dd05      	ble.n	800ee9a <_dtoa_r+0x83a>
 800ee8e:	9902      	ldr	r1, [sp, #8]
 800ee90:	461a      	mov	r2, r3
 800ee92:	4648      	mov	r0, r9
 800ee94:	f000 fcba 	bl	800f80c <__lshift>
 800ee98:	9002      	str	r0, [sp, #8]
 800ee9a:	9b06      	ldr	r3, [sp, #24]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	dd05      	ble.n	800eeac <_dtoa_r+0x84c>
 800eea0:	4621      	mov	r1, r4
 800eea2:	461a      	mov	r2, r3
 800eea4:	4648      	mov	r0, r9
 800eea6:	f000 fcb1 	bl	800f80c <__lshift>
 800eeaa:	4604      	mov	r4, r0
 800eeac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d061      	beq.n	800ef76 <_dtoa_r+0x916>
 800eeb2:	9802      	ldr	r0, [sp, #8]
 800eeb4:	4621      	mov	r1, r4
 800eeb6:	f000 fd15 	bl	800f8e4 <__mcmp>
 800eeba:	2800      	cmp	r0, #0
 800eebc:	da5b      	bge.n	800ef76 <_dtoa_r+0x916>
 800eebe:	2300      	movs	r3, #0
 800eec0:	9902      	ldr	r1, [sp, #8]
 800eec2:	220a      	movs	r2, #10
 800eec4:	4648      	mov	r0, r9
 800eec6:	f000 fafd 	bl	800f4c4 <__multadd>
 800eeca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eecc:	9002      	str	r0, [sp, #8]
 800eece:	f107 38ff 	add.w	r8, r7, #4294967295
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	f000 8177 	beq.w	800f1c6 <_dtoa_r+0xb66>
 800eed8:	4629      	mov	r1, r5
 800eeda:	2300      	movs	r3, #0
 800eedc:	220a      	movs	r2, #10
 800eede:	4648      	mov	r0, r9
 800eee0:	f000 faf0 	bl	800f4c4 <__multadd>
 800eee4:	f1bb 0f00 	cmp.w	fp, #0
 800eee8:	4605      	mov	r5, r0
 800eeea:	dc6f      	bgt.n	800efcc <_dtoa_r+0x96c>
 800eeec:	9b07      	ldr	r3, [sp, #28]
 800eeee:	2b02      	cmp	r3, #2
 800eef0:	dc49      	bgt.n	800ef86 <_dtoa_r+0x926>
 800eef2:	e06b      	b.n	800efcc <_dtoa_r+0x96c>
 800eef4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800eef6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800eefa:	e73c      	b.n	800ed76 <_dtoa_r+0x716>
 800eefc:	3fe00000 	.word	0x3fe00000
 800ef00:	40240000 	.word	0x40240000
 800ef04:	9b03      	ldr	r3, [sp, #12]
 800ef06:	1e5c      	subs	r4, r3, #1
 800ef08:	9b08      	ldr	r3, [sp, #32]
 800ef0a:	42a3      	cmp	r3, r4
 800ef0c:	db09      	blt.n	800ef22 <_dtoa_r+0x8c2>
 800ef0e:	1b1c      	subs	r4, r3, r4
 800ef10:	9b03      	ldr	r3, [sp, #12]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	f6bf af30 	bge.w	800ed78 <_dtoa_r+0x718>
 800ef18:	9b00      	ldr	r3, [sp, #0]
 800ef1a:	9a03      	ldr	r2, [sp, #12]
 800ef1c:	1a9e      	subs	r6, r3, r2
 800ef1e:	2300      	movs	r3, #0
 800ef20:	e72b      	b.n	800ed7a <_dtoa_r+0x71a>
 800ef22:	9b08      	ldr	r3, [sp, #32]
 800ef24:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef26:	9408      	str	r4, [sp, #32]
 800ef28:	1ae3      	subs	r3, r4, r3
 800ef2a:	441a      	add	r2, r3
 800ef2c:	9e00      	ldr	r6, [sp, #0]
 800ef2e:	9b03      	ldr	r3, [sp, #12]
 800ef30:	920d      	str	r2, [sp, #52]	@ 0x34
 800ef32:	2400      	movs	r4, #0
 800ef34:	e721      	b.n	800ed7a <_dtoa_r+0x71a>
 800ef36:	9c08      	ldr	r4, [sp, #32]
 800ef38:	9e00      	ldr	r6, [sp, #0]
 800ef3a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ef3c:	e728      	b.n	800ed90 <_dtoa_r+0x730>
 800ef3e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ef42:	e751      	b.n	800ede8 <_dtoa_r+0x788>
 800ef44:	9a08      	ldr	r2, [sp, #32]
 800ef46:	9902      	ldr	r1, [sp, #8]
 800ef48:	e750      	b.n	800edec <_dtoa_r+0x78c>
 800ef4a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ef4e:	e751      	b.n	800edf4 <_dtoa_r+0x794>
 800ef50:	2300      	movs	r3, #0
 800ef52:	e779      	b.n	800ee48 <_dtoa_r+0x7e8>
 800ef54:	9b04      	ldr	r3, [sp, #16]
 800ef56:	e777      	b.n	800ee48 <_dtoa_r+0x7e8>
 800ef58:	2300      	movs	r3, #0
 800ef5a:	9308      	str	r3, [sp, #32]
 800ef5c:	e779      	b.n	800ee52 <_dtoa_r+0x7f2>
 800ef5e:	d093      	beq.n	800ee88 <_dtoa_r+0x828>
 800ef60:	9a00      	ldr	r2, [sp, #0]
 800ef62:	331c      	adds	r3, #28
 800ef64:	441a      	add	r2, r3
 800ef66:	9200      	str	r2, [sp, #0]
 800ef68:	9a06      	ldr	r2, [sp, #24]
 800ef6a:	441a      	add	r2, r3
 800ef6c:	441e      	add	r6, r3
 800ef6e:	9206      	str	r2, [sp, #24]
 800ef70:	e78a      	b.n	800ee88 <_dtoa_r+0x828>
 800ef72:	4603      	mov	r3, r0
 800ef74:	e7f4      	b.n	800ef60 <_dtoa_r+0x900>
 800ef76:	9b03      	ldr	r3, [sp, #12]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	46b8      	mov	r8, r7
 800ef7c:	dc20      	bgt.n	800efc0 <_dtoa_r+0x960>
 800ef7e:	469b      	mov	fp, r3
 800ef80:	9b07      	ldr	r3, [sp, #28]
 800ef82:	2b02      	cmp	r3, #2
 800ef84:	dd1e      	ble.n	800efc4 <_dtoa_r+0x964>
 800ef86:	f1bb 0f00 	cmp.w	fp, #0
 800ef8a:	f47f adb1 	bne.w	800eaf0 <_dtoa_r+0x490>
 800ef8e:	4621      	mov	r1, r4
 800ef90:	465b      	mov	r3, fp
 800ef92:	2205      	movs	r2, #5
 800ef94:	4648      	mov	r0, r9
 800ef96:	f000 fa95 	bl	800f4c4 <__multadd>
 800ef9a:	4601      	mov	r1, r0
 800ef9c:	4604      	mov	r4, r0
 800ef9e:	9802      	ldr	r0, [sp, #8]
 800efa0:	f000 fca0 	bl	800f8e4 <__mcmp>
 800efa4:	2800      	cmp	r0, #0
 800efa6:	f77f ada3 	ble.w	800eaf0 <_dtoa_r+0x490>
 800efaa:	4656      	mov	r6, sl
 800efac:	2331      	movs	r3, #49	@ 0x31
 800efae:	f806 3b01 	strb.w	r3, [r6], #1
 800efb2:	f108 0801 	add.w	r8, r8, #1
 800efb6:	e59f      	b.n	800eaf8 <_dtoa_r+0x498>
 800efb8:	9c03      	ldr	r4, [sp, #12]
 800efba:	46b8      	mov	r8, r7
 800efbc:	4625      	mov	r5, r4
 800efbe:	e7f4      	b.n	800efaa <_dtoa_r+0x94a>
 800efc0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800efc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	f000 8101 	beq.w	800f1ce <_dtoa_r+0xb6e>
 800efcc:	2e00      	cmp	r6, #0
 800efce:	dd05      	ble.n	800efdc <_dtoa_r+0x97c>
 800efd0:	4629      	mov	r1, r5
 800efd2:	4632      	mov	r2, r6
 800efd4:	4648      	mov	r0, r9
 800efd6:	f000 fc19 	bl	800f80c <__lshift>
 800efda:	4605      	mov	r5, r0
 800efdc:	9b08      	ldr	r3, [sp, #32]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d05c      	beq.n	800f09c <_dtoa_r+0xa3c>
 800efe2:	6869      	ldr	r1, [r5, #4]
 800efe4:	4648      	mov	r0, r9
 800efe6:	f000 fa0b 	bl	800f400 <_Balloc>
 800efea:	4606      	mov	r6, r0
 800efec:	b928      	cbnz	r0, 800effa <_dtoa_r+0x99a>
 800efee:	4b82      	ldr	r3, [pc, #520]	@ (800f1f8 <_dtoa_r+0xb98>)
 800eff0:	4602      	mov	r2, r0
 800eff2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800eff6:	f7ff bb4a 	b.w	800e68e <_dtoa_r+0x2e>
 800effa:	692a      	ldr	r2, [r5, #16]
 800effc:	3202      	adds	r2, #2
 800effe:	0092      	lsls	r2, r2, #2
 800f000:	f105 010c 	add.w	r1, r5, #12
 800f004:	300c      	adds	r0, #12
 800f006:	f7ff fa94 	bl	800e532 <memcpy>
 800f00a:	2201      	movs	r2, #1
 800f00c:	4631      	mov	r1, r6
 800f00e:	4648      	mov	r0, r9
 800f010:	f000 fbfc 	bl	800f80c <__lshift>
 800f014:	f10a 0301 	add.w	r3, sl, #1
 800f018:	9300      	str	r3, [sp, #0]
 800f01a:	eb0a 030b 	add.w	r3, sl, fp
 800f01e:	9308      	str	r3, [sp, #32]
 800f020:	9b04      	ldr	r3, [sp, #16]
 800f022:	f003 0301 	and.w	r3, r3, #1
 800f026:	462f      	mov	r7, r5
 800f028:	9306      	str	r3, [sp, #24]
 800f02a:	4605      	mov	r5, r0
 800f02c:	9b00      	ldr	r3, [sp, #0]
 800f02e:	9802      	ldr	r0, [sp, #8]
 800f030:	4621      	mov	r1, r4
 800f032:	f103 3bff 	add.w	fp, r3, #4294967295
 800f036:	f7ff fa8a 	bl	800e54e <quorem>
 800f03a:	4603      	mov	r3, r0
 800f03c:	3330      	adds	r3, #48	@ 0x30
 800f03e:	9003      	str	r0, [sp, #12]
 800f040:	4639      	mov	r1, r7
 800f042:	9802      	ldr	r0, [sp, #8]
 800f044:	9309      	str	r3, [sp, #36]	@ 0x24
 800f046:	f000 fc4d 	bl	800f8e4 <__mcmp>
 800f04a:	462a      	mov	r2, r5
 800f04c:	9004      	str	r0, [sp, #16]
 800f04e:	4621      	mov	r1, r4
 800f050:	4648      	mov	r0, r9
 800f052:	f000 fc63 	bl	800f91c <__mdiff>
 800f056:	68c2      	ldr	r2, [r0, #12]
 800f058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f05a:	4606      	mov	r6, r0
 800f05c:	bb02      	cbnz	r2, 800f0a0 <_dtoa_r+0xa40>
 800f05e:	4601      	mov	r1, r0
 800f060:	9802      	ldr	r0, [sp, #8]
 800f062:	f000 fc3f 	bl	800f8e4 <__mcmp>
 800f066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f068:	4602      	mov	r2, r0
 800f06a:	4631      	mov	r1, r6
 800f06c:	4648      	mov	r0, r9
 800f06e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f070:	9309      	str	r3, [sp, #36]	@ 0x24
 800f072:	f000 fa05 	bl	800f480 <_Bfree>
 800f076:	9b07      	ldr	r3, [sp, #28]
 800f078:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f07a:	9e00      	ldr	r6, [sp, #0]
 800f07c:	ea42 0103 	orr.w	r1, r2, r3
 800f080:	9b06      	ldr	r3, [sp, #24]
 800f082:	4319      	orrs	r1, r3
 800f084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f086:	d10d      	bne.n	800f0a4 <_dtoa_r+0xa44>
 800f088:	2b39      	cmp	r3, #57	@ 0x39
 800f08a:	d027      	beq.n	800f0dc <_dtoa_r+0xa7c>
 800f08c:	9a04      	ldr	r2, [sp, #16]
 800f08e:	2a00      	cmp	r2, #0
 800f090:	dd01      	ble.n	800f096 <_dtoa_r+0xa36>
 800f092:	9b03      	ldr	r3, [sp, #12]
 800f094:	3331      	adds	r3, #49	@ 0x31
 800f096:	f88b 3000 	strb.w	r3, [fp]
 800f09a:	e52e      	b.n	800eafa <_dtoa_r+0x49a>
 800f09c:	4628      	mov	r0, r5
 800f09e:	e7b9      	b.n	800f014 <_dtoa_r+0x9b4>
 800f0a0:	2201      	movs	r2, #1
 800f0a2:	e7e2      	b.n	800f06a <_dtoa_r+0xa0a>
 800f0a4:	9904      	ldr	r1, [sp, #16]
 800f0a6:	2900      	cmp	r1, #0
 800f0a8:	db04      	blt.n	800f0b4 <_dtoa_r+0xa54>
 800f0aa:	9807      	ldr	r0, [sp, #28]
 800f0ac:	4301      	orrs	r1, r0
 800f0ae:	9806      	ldr	r0, [sp, #24]
 800f0b0:	4301      	orrs	r1, r0
 800f0b2:	d120      	bne.n	800f0f6 <_dtoa_r+0xa96>
 800f0b4:	2a00      	cmp	r2, #0
 800f0b6:	ddee      	ble.n	800f096 <_dtoa_r+0xa36>
 800f0b8:	9902      	ldr	r1, [sp, #8]
 800f0ba:	9300      	str	r3, [sp, #0]
 800f0bc:	2201      	movs	r2, #1
 800f0be:	4648      	mov	r0, r9
 800f0c0:	f000 fba4 	bl	800f80c <__lshift>
 800f0c4:	4621      	mov	r1, r4
 800f0c6:	9002      	str	r0, [sp, #8]
 800f0c8:	f000 fc0c 	bl	800f8e4 <__mcmp>
 800f0cc:	2800      	cmp	r0, #0
 800f0ce:	9b00      	ldr	r3, [sp, #0]
 800f0d0:	dc02      	bgt.n	800f0d8 <_dtoa_r+0xa78>
 800f0d2:	d1e0      	bne.n	800f096 <_dtoa_r+0xa36>
 800f0d4:	07da      	lsls	r2, r3, #31
 800f0d6:	d5de      	bpl.n	800f096 <_dtoa_r+0xa36>
 800f0d8:	2b39      	cmp	r3, #57	@ 0x39
 800f0da:	d1da      	bne.n	800f092 <_dtoa_r+0xa32>
 800f0dc:	2339      	movs	r3, #57	@ 0x39
 800f0de:	f88b 3000 	strb.w	r3, [fp]
 800f0e2:	4633      	mov	r3, r6
 800f0e4:	461e      	mov	r6, r3
 800f0e6:	3b01      	subs	r3, #1
 800f0e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f0ec:	2a39      	cmp	r2, #57	@ 0x39
 800f0ee:	d04e      	beq.n	800f18e <_dtoa_r+0xb2e>
 800f0f0:	3201      	adds	r2, #1
 800f0f2:	701a      	strb	r2, [r3, #0]
 800f0f4:	e501      	b.n	800eafa <_dtoa_r+0x49a>
 800f0f6:	2a00      	cmp	r2, #0
 800f0f8:	dd03      	ble.n	800f102 <_dtoa_r+0xaa2>
 800f0fa:	2b39      	cmp	r3, #57	@ 0x39
 800f0fc:	d0ee      	beq.n	800f0dc <_dtoa_r+0xa7c>
 800f0fe:	3301      	adds	r3, #1
 800f100:	e7c9      	b.n	800f096 <_dtoa_r+0xa36>
 800f102:	9a00      	ldr	r2, [sp, #0]
 800f104:	9908      	ldr	r1, [sp, #32]
 800f106:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f10a:	428a      	cmp	r2, r1
 800f10c:	d028      	beq.n	800f160 <_dtoa_r+0xb00>
 800f10e:	9902      	ldr	r1, [sp, #8]
 800f110:	2300      	movs	r3, #0
 800f112:	220a      	movs	r2, #10
 800f114:	4648      	mov	r0, r9
 800f116:	f000 f9d5 	bl	800f4c4 <__multadd>
 800f11a:	42af      	cmp	r7, r5
 800f11c:	9002      	str	r0, [sp, #8]
 800f11e:	f04f 0300 	mov.w	r3, #0
 800f122:	f04f 020a 	mov.w	r2, #10
 800f126:	4639      	mov	r1, r7
 800f128:	4648      	mov	r0, r9
 800f12a:	d107      	bne.n	800f13c <_dtoa_r+0xadc>
 800f12c:	f000 f9ca 	bl	800f4c4 <__multadd>
 800f130:	4607      	mov	r7, r0
 800f132:	4605      	mov	r5, r0
 800f134:	9b00      	ldr	r3, [sp, #0]
 800f136:	3301      	adds	r3, #1
 800f138:	9300      	str	r3, [sp, #0]
 800f13a:	e777      	b.n	800f02c <_dtoa_r+0x9cc>
 800f13c:	f000 f9c2 	bl	800f4c4 <__multadd>
 800f140:	4629      	mov	r1, r5
 800f142:	4607      	mov	r7, r0
 800f144:	2300      	movs	r3, #0
 800f146:	220a      	movs	r2, #10
 800f148:	4648      	mov	r0, r9
 800f14a:	f000 f9bb 	bl	800f4c4 <__multadd>
 800f14e:	4605      	mov	r5, r0
 800f150:	e7f0      	b.n	800f134 <_dtoa_r+0xad4>
 800f152:	f1bb 0f00 	cmp.w	fp, #0
 800f156:	bfcc      	ite	gt
 800f158:	465e      	movgt	r6, fp
 800f15a:	2601      	movle	r6, #1
 800f15c:	4456      	add	r6, sl
 800f15e:	2700      	movs	r7, #0
 800f160:	9902      	ldr	r1, [sp, #8]
 800f162:	9300      	str	r3, [sp, #0]
 800f164:	2201      	movs	r2, #1
 800f166:	4648      	mov	r0, r9
 800f168:	f000 fb50 	bl	800f80c <__lshift>
 800f16c:	4621      	mov	r1, r4
 800f16e:	9002      	str	r0, [sp, #8]
 800f170:	f000 fbb8 	bl	800f8e4 <__mcmp>
 800f174:	2800      	cmp	r0, #0
 800f176:	dcb4      	bgt.n	800f0e2 <_dtoa_r+0xa82>
 800f178:	d102      	bne.n	800f180 <_dtoa_r+0xb20>
 800f17a:	9b00      	ldr	r3, [sp, #0]
 800f17c:	07db      	lsls	r3, r3, #31
 800f17e:	d4b0      	bmi.n	800f0e2 <_dtoa_r+0xa82>
 800f180:	4633      	mov	r3, r6
 800f182:	461e      	mov	r6, r3
 800f184:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f188:	2a30      	cmp	r2, #48	@ 0x30
 800f18a:	d0fa      	beq.n	800f182 <_dtoa_r+0xb22>
 800f18c:	e4b5      	b.n	800eafa <_dtoa_r+0x49a>
 800f18e:	459a      	cmp	sl, r3
 800f190:	d1a8      	bne.n	800f0e4 <_dtoa_r+0xa84>
 800f192:	2331      	movs	r3, #49	@ 0x31
 800f194:	f108 0801 	add.w	r8, r8, #1
 800f198:	f88a 3000 	strb.w	r3, [sl]
 800f19c:	e4ad      	b.n	800eafa <_dtoa_r+0x49a>
 800f19e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f1a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f1fc <_dtoa_r+0xb9c>
 800f1a4:	b11b      	cbz	r3, 800f1ae <_dtoa_r+0xb4e>
 800f1a6:	f10a 0308 	add.w	r3, sl, #8
 800f1aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f1ac:	6013      	str	r3, [r2, #0]
 800f1ae:	4650      	mov	r0, sl
 800f1b0:	b017      	add	sp, #92	@ 0x5c
 800f1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1b6:	9b07      	ldr	r3, [sp, #28]
 800f1b8:	2b01      	cmp	r3, #1
 800f1ba:	f77f ae2e 	ble.w	800ee1a <_dtoa_r+0x7ba>
 800f1be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1c0:	9308      	str	r3, [sp, #32]
 800f1c2:	2001      	movs	r0, #1
 800f1c4:	e64d      	b.n	800ee62 <_dtoa_r+0x802>
 800f1c6:	f1bb 0f00 	cmp.w	fp, #0
 800f1ca:	f77f aed9 	ble.w	800ef80 <_dtoa_r+0x920>
 800f1ce:	4656      	mov	r6, sl
 800f1d0:	9802      	ldr	r0, [sp, #8]
 800f1d2:	4621      	mov	r1, r4
 800f1d4:	f7ff f9bb 	bl	800e54e <quorem>
 800f1d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f1dc:	f806 3b01 	strb.w	r3, [r6], #1
 800f1e0:	eba6 020a 	sub.w	r2, r6, sl
 800f1e4:	4593      	cmp	fp, r2
 800f1e6:	ddb4      	ble.n	800f152 <_dtoa_r+0xaf2>
 800f1e8:	9902      	ldr	r1, [sp, #8]
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	220a      	movs	r2, #10
 800f1ee:	4648      	mov	r0, r9
 800f1f0:	f000 f968 	bl	800f4c4 <__multadd>
 800f1f4:	9002      	str	r0, [sp, #8]
 800f1f6:	e7eb      	b.n	800f1d0 <_dtoa_r+0xb70>
 800f1f8:	0801193c 	.word	0x0801193c
 800f1fc:	080118c0 	.word	0x080118c0

0800f200 <_free_r>:
 800f200:	b538      	push	{r3, r4, r5, lr}
 800f202:	4605      	mov	r5, r0
 800f204:	2900      	cmp	r1, #0
 800f206:	d041      	beq.n	800f28c <_free_r+0x8c>
 800f208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f20c:	1f0c      	subs	r4, r1, #4
 800f20e:	2b00      	cmp	r3, #0
 800f210:	bfb8      	it	lt
 800f212:	18e4      	addlt	r4, r4, r3
 800f214:	f000 f8e8 	bl	800f3e8 <__malloc_lock>
 800f218:	4a1d      	ldr	r2, [pc, #116]	@ (800f290 <_free_r+0x90>)
 800f21a:	6813      	ldr	r3, [r2, #0]
 800f21c:	b933      	cbnz	r3, 800f22c <_free_r+0x2c>
 800f21e:	6063      	str	r3, [r4, #4]
 800f220:	6014      	str	r4, [r2, #0]
 800f222:	4628      	mov	r0, r5
 800f224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f228:	f000 b8e4 	b.w	800f3f4 <__malloc_unlock>
 800f22c:	42a3      	cmp	r3, r4
 800f22e:	d908      	bls.n	800f242 <_free_r+0x42>
 800f230:	6820      	ldr	r0, [r4, #0]
 800f232:	1821      	adds	r1, r4, r0
 800f234:	428b      	cmp	r3, r1
 800f236:	bf01      	itttt	eq
 800f238:	6819      	ldreq	r1, [r3, #0]
 800f23a:	685b      	ldreq	r3, [r3, #4]
 800f23c:	1809      	addeq	r1, r1, r0
 800f23e:	6021      	streq	r1, [r4, #0]
 800f240:	e7ed      	b.n	800f21e <_free_r+0x1e>
 800f242:	461a      	mov	r2, r3
 800f244:	685b      	ldr	r3, [r3, #4]
 800f246:	b10b      	cbz	r3, 800f24c <_free_r+0x4c>
 800f248:	42a3      	cmp	r3, r4
 800f24a:	d9fa      	bls.n	800f242 <_free_r+0x42>
 800f24c:	6811      	ldr	r1, [r2, #0]
 800f24e:	1850      	adds	r0, r2, r1
 800f250:	42a0      	cmp	r0, r4
 800f252:	d10b      	bne.n	800f26c <_free_r+0x6c>
 800f254:	6820      	ldr	r0, [r4, #0]
 800f256:	4401      	add	r1, r0
 800f258:	1850      	adds	r0, r2, r1
 800f25a:	4283      	cmp	r3, r0
 800f25c:	6011      	str	r1, [r2, #0]
 800f25e:	d1e0      	bne.n	800f222 <_free_r+0x22>
 800f260:	6818      	ldr	r0, [r3, #0]
 800f262:	685b      	ldr	r3, [r3, #4]
 800f264:	6053      	str	r3, [r2, #4]
 800f266:	4408      	add	r0, r1
 800f268:	6010      	str	r0, [r2, #0]
 800f26a:	e7da      	b.n	800f222 <_free_r+0x22>
 800f26c:	d902      	bls.n	800f274 <_free_r+0x74>
 800f26e:	230c      	movs	r3, #12
 800f270:	602b      	str	r3, [r5, #0]
 800f272:	e7d6      	b.n	800f222 <_free_r+0x22>
 800f274:	6820      	ldr	r0, [r4, #0]
 800f276:	1821      	adds	r1, r4, r0
 800f278:	428b      	cmp	r3, r1
 800f27a:	bf04      	itt	eq
 800f27c:	6819      	ldreq	r1, [r3, #0]
 800f27e:	685b      	ldreq	r3, [r3, #4]
 800f280:	6063      	str	r3, [r4, #4]
 800f282:	bf04      	itt	eq
 800f284:	1809      	addeq	r1, r1, r0
 800f286:	6021      	streq	r1, [r4, #0]
 800f288:	6054      	str	r4, [r2, #4]
 800f28a:	e7ca      	b.n	800f222 <_free_r+0x22>
 800f28c:	bd38      	pop	{r3, r4, r5, pc}
 800f28e:	bf00      	nop
 800f290:	200019b8 	.word	0x200019b8

0800f294 <malloc>:
 800f294:	4b02      	ldr	r3, [pc, #8]	@ (800f2a0 <malloc+0xc>)
 800f296:	4601      	mov	r1, r0
 800f298:	6818      	ldr	r0, [r3, #0]
 800f29a:	f000 b825 	b.w	800f2e8 <_malloc_r>
 800f29e:	bf00      	nop
 800f2a0:	20000058 	.word	0x20000058

0800f2a4 <sbrk_aligned>:
 800f2a4:	b570      	push	{r4, r5, r6, lr}
 800f2a6:	4e0f      	ldr	r6, [pc, #60]	@ (800f2e4 <sbrk_aligned+0x40>)
 800f2a8:	460c      	mov	r4, r1
 800f2aa:	6831      	ldr	r1, [r6, #0]
 800f2ac:	4605      	mov	r5, r0
 800f2ae:	b911      	cbnz	r1, 800f2b6 <sbrk_aligned+0x12>
 800f2b0:	f000 fec6 	bl	8010040 <_sbrk_r>
 800f2b4:	6030      	str	r0, [r6, #0]
 800f2b6:	4621      	mov	r1, r4
 800f2b8:	4628      	mov	r0, r5
 800f2ba:	f000 fec1 	bl	8010040 <_sbrk_r>
 800f2be:	1c43      	adds	r3, r0, #1
 800f2c0:	d103      	bne.n	800f2ca <sbrk_aligned+0x26>
 800f2c2:	f04f 34ff 	mov.w	r4, #4294967295
 800f2c6:	4620      	mov	r0, r4
 800f2c8:	bd70      	pop	{r4, r5, r6, pc}
 800f2ca:	1cc4      	adds	r4, r0, #3
 800f2cc:	f024 0403 	bic.w	r4, r4, #3
 800f2d0:	42a0      	cmp	r0, r4
 800f2d2:	d0f8      	beq.n	800f2c6 <sbrk_aligned+0x22>
 800f2d4:	1a21      	subs	r1, r4, r0
 800f2d6:	4628      	mov	r0, r5
 800f2d8:	f000 feb2 	bl	8010040 <_sbrk_r>
 800f2dc:	3001      	adds	r0, #1
 800f2de:	d1f2      	bne.n	800f2c6 <sbrk_aligned+0x22>
 800f2e0:	e7ef      	b.n	800f2c2 <sbrk_aligned+0x1e>
 800f2e2:	bf00      	nop
 800f2e4:	200019b4 	.word	0x200019b4

0800f2e8 <_malloc_r>:
 800f2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2ec:	1ccd      	adds	r5, r1, #3
 800f2ee:	f025 0503 	bic.w	r5, r5, #3
 800f2f2:	3508      	adds	r5, #8
 800f2f4:	2d0c      	cmp	r5, #12
 800f2f6:	bf38      	it	cc
 800f2f8:	250c      	movcc	r5, #12
 800f2fa:	2d00      	cmp	r5, #0
 800f2fc:	4606      	mov	r6, r0
 800f2fe:	db01      	blt.n	800f304 <_malloc_r+0x1c>
 800f300:	42a9      	cmp	r1, r5
 800f302:	d904      	bls.n	800f30e <_malloc_r+0x26>
 800f304:	230c      	movs	r3, #12
 800f306:	6033      	str	r3, [r6, #0]
 800f308:	2000      	movs	r0, #0
 800f30a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f30e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f3e4 <_malloc_r+0xfc>
 800f312:	f000 f869 	bl	800f3e8 <__malloc_lock>
 800f316:	f8d8 3000 	ldr.w	r3, [r8]
 800f31a:	461c      	mov	r4, r3
 800f31c:	bb44      	cbnz	r4, 800f370 <_malloc_r+0x88>
 800f31e:	4629      	mov	r1, r5
 800f320:	4630      	mov	r0, r6
 800f322:	f7ff ffbf 	bl	800f2a4 <sbrk_aligned>
 800f326:	1c43      	adds	r3, r0, #1
 800f328:	4604      	mov	r4, r0
 800f32a:	d158      	bne.n	800f3de <_malloc_r+0xf6>
 800f32c:	f8d8 4000 	ldr.w	r4, [r8]
 800f330:	4627      	mov	r7, r4
 800f332:	2f00      	cmp	r7, #0
 800f334:	d143      	bne.n	800f3be <_malloc_r+0xd6>
 800f336:	2c00      	cmp	r4, #0
 800f338:	d04b      	beq.n	800f3d2 <_malloc_r+0xea>
 800f33a:	6823      	ldr	r3, [r4, #0]
 800f33c:	4639      	mov	r1, r7
 800f33e:	4630      	mov	r0, r6
 800f340:	eb04 0903 	add.w	r9, r4, r3
 800f344:	f000 fe7c 	bl	8010040 <_sbrk_r>
 800f348:	4581      	cmp	r9, r0
 800f34a:	d142      	bne.n	800f3d2 <_malloc_r+0xea>
 800f34c:	6821      	ldr	r1, [r4, #0]
 800f34e:	1a6d      	subs	r5, r5, r1
 800f350:	4629      	mov	r1, r5
 800f352:	4630      	mov	r0, r6
 800f354:	f7ff ffa6 	bl	800f2a4 <sbrk_aligned>
 800f358:	3001      	adds	r0, #1
 800f35a:	d03a      	beq.n	800f3d2 <_malloc_r+0xea>
 800f35c:	6823      	ldr	r3, [r4, #0]
 800f35e:	442b      	add	r3, r5
 800f360:	6023      	str	r3, [r4, #0]
 800f362:	f8d8 3000 	ldr.w	r3, [r8]
 800f366:	685a      	ldr	r2, [r3, #4]
 800f368:	bb62      	cbnz	r2, 800f3c4 <_malloc_r+0xdc>
 800f36a:	f8c8 7000 	str.w	r7, [r8]
 800f36e:	e00f      	b.n	800f390 <_malloc_r+0xa8>
 800f370:	6822      	ldr	r2, [r4, #0]
 800f372:	1b52      	subs	r2, r2, r5
 800f374:	d420      	bmi.n	800f3b8 <_malloc_r+0xd0>
 800f376:	2a0b      	cmp	r2, #11
 800f378:	d917      	bls.n	800f3aa <_malloc_r+0xc2>
 800f37a:	1961      	adds	r1, r4, r5
 800f37c:	42a3      	cmp	r3, r4
 800f37e:	6025      	str	r5, [r4, #0]
 800f380:	bf18      	it	ne
 800f382:	6059      	strne	r1, [r3, #4]
 800f384:	6863      	ldr	r3, [r4, #4]
 800f386:	bf08      	it	eq
 800f388:	f8c8 1000 	streq.w	r1, [r8]
 800f38c:	5162      	str	r2, [r4, r5]
 800f38e:	604b      	str	r3, [r1, #4]
 800f390:	4630      	mov	r0, r6
 800f392:	f000 f82f 	bl	800f3f4 <__malloc_unlock>
 800f396:	f104 000b 	add.w	r0, r4, #11
 800f39a:	1d23      	adds	r3, r4, #4
 800f39c:	f020 0007 	bic.w	r0, r0, #7
 800f3a0:	1ac2      	subs	r2, r0, r3
 800f3a2:	bf1c      	itt	ne
 800f3a4:	1a1b      	subne	r3, r3, r0
 800f3a6:	50a3      	strne	r3, [r4, r2]
 800f3a8:	e7af      	b.n	800f30a <_malloc_r+0x22>
 800f3aa:	6862      	ldr	r2, [r4, #4]
 800f3ac:	42a3      	cmp	r3, r4
 800f3ae:	bf0c      	ite	eq
 800f3b0:	f8c8 2000 	streq.w	r2, [r8]
 800f3b4:	605a      	strne	r2, [r3, #4]
 800f3b6:	e7eb      	b.n	800f390 <_malloc_r+0xa8>
 800f3b8:	4623      	mov	r3, r4
 800f3ba:	6864      	ldr	r4, [r4, #4]
 800f3bc:	e7ae      	b.n	800f31c <_malloc_r+0x34>
 800f3be:	463c      	mov	r4, r7
 800f3c0:	687f      	ldr	r7, [r7, #4]
 800f3c2:	e7b6      	b.n	800f332 <_malloc_r+0x4a>
 800f3c4:	461a      	mov	r2, r3
 800f3c6:	685b      	ldr	r3, [r3, #4]
 800f3c8:	42a3      	cmp	r3, r4
 800f3ca:	d1fb      	bne.n	800f3c4 <_malloc_r+0xdc>
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	6053      	str	r3, [r2, #4]
 800f3d0:	e7de      	b.n	800f390 <_malloc_r+0xa8>
 800f3d2:	230c      	movs	r3, #12
 800f3d4:	6033      	str	r3, [r6, #0]
 800f3d6:	4630      	mov	r0, r6
 800f3d8:	f000 f80c 	bl	800f3f4 <__malloc_unlock>
 800f3dc:	e794      	b.n	800f308 <_malloc_r+0x20>
 800f3de:	6005      	str	r5, [r0, #0]
 800f3e0:	e7d6      	b.n	800f390 <_malloc_r+0xa8>
 800f3e2:	bf00      	nop
 800f3e4:	200019b8 	.word	0x200019b8

0800f3e8 <__malloc_lock>:
 800f3e8:	4801      	ldr	r0, [pc, #4]	@ (800f3f0 <__malloc_lock+0x8>)
 800f3ea:	f7ff b8a0 	b.w	800e52e <__retarget_lock_acquire_recursive>
 800f3ee:	bf00      	nop
 800f3f0:	200019b0 	.word	0x200019b0

0800f3f4 <__malloc_unlock>:
 800f3f4:	4801      	ldr	r0, [pc, #4]	@ (800f3fc <__malloc_unlock+0x8>)
 800f3f6:	f7ff b89b 	b.w	800e530 <__retarget_lock_release_recursive>
 800f3fa:	bf00      	nop
 800f3fc:	200019b0 	.word	0x200019b0

0800f400 <_Balloc>:
 800f400:	b570      	push	{r4, r5, r6, lr}
 800f402:	69c6      	ldr	r6, [r0, #28]
 800f404:	4604      	mov	r4, r0
 800f406:	460d      	mov	r5, r1
 800f408:	b976      	cbnz	r6, 800f428 <_Balloc+0x28>
 800f40a:	2010      	movs	r0, #16
 800f40c:	f7ff ff42 	bl	800f294 <malloc>
 800f410:	4602      	mov	r2, r0
 800f412:	61e0      	str	r0, [r4, #28]
 800f414:	b920      	cbnz	r0, 800f420 <_Balloc+0x20>
 800f416:	4b18      	ldr	r3, [pc, #96]	@ (800f478 <_Balloc+0x78>)
 800f418:	4818      	ldr	r0, [pc, #96]	@ (800f47c <_Balloc+0x7c>)
 800f41a:	216b      	movs	r1, #107	@ 0x6b
 800f41c:	f000 fe20 	bl	8010060 <__assert_func>
 800f420:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f424:	6006      	str	r6, [r0, #0]
 800f426:	60c6      	str	r6, [r0, #12]
 800f428:	69e6      	ldr	r6, [r4, #28]
 800f42a:	68f3      	ldr	r3, [r6, #12]
 800f42c:	b183      	cbz	r3, 800f450 <_Balloc+0x50>
 800f42e:	69e3      	ldr	r3, [r4, #28]
 800f430:	68db      	ldr	r3, [r3, #12]
 800f432:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f436:	b9b8      	cbnz	r0, 800f468 <_Balloc+0x68>
 800f438:	2101      	movs	r1, #1
 800f43a:	fa01 f605 	lsl.w	r6, r1, r5
 800f43e:	1d72      	adds	r2, r6, #5
 800f440:	0092      	lsls	r2, r2, #2
 800f442:	4620      	mov	r0, r4
 800f444:	f000 fe2a 	bl	801009c <_calloc_r>
 800f448:	b160      	cbz	r0, 800f464 <_Balloc+0x64>
 800f44a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f44e:	e00e      	b.n	800f46e <_Balloc+0x6e>
 800f450:	2221      	movs	r2, #33	@ 0x21
 800f452:	2104      	movs	r1, #4
 800f454:	4620      	mov	r0, r4
 800f456:	f000 fe21 	bl	801009c <_calloc_r>
 800f45a:	69e3      	ldr	r3, [r4, #28]
 800f45c:	60f0      	str	r0, [r6, #12]
 800f45e:	68db      	ldr	r3, [r3, #12]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d1e4      	bne.n	800f42e <_Balloc+0x2e>
 800f464:	2000      	movs	r0, #0
 800f466:	bd70      	pop	{r4, r5, r6, pc}
 800f468:	6802      	ldr	r2, [r0, #0]
 800f46a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f46e:	2300      	movs	r3, #0
 800f470:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f474:	e7f7      	b.n	800f466 <_Balloc+0x66>
 800f476:	bf00      	nop
 800f478:	080118cd 	.word	0x080118cd
 800f47c:	0801194d 	.word	0x0801194d

0800f480 <_Bfree>:
 800f480:	b570      	push	{r4, r5, r6, lr}
 800f482:	69c6      	ldr	r6, [r0, #28]
 800f484:	4605      	mov	r5, r0
 800f486:	460c      	mov	r4, r1
 800f488:	b976      	cbnz	r6, 800f4a8 <_Bfree+0x28>
 800f48a:	2010      	movs	r0, #16
 800f48c:	f7ff ff02 	bl	800f294 <malloc>
 800f490:	4602      	mov	r2, r0
 800f492:	61e8      	str	r0, [r5, #28]
 800f494:	b920      	cbnz	r0, 800f4a0 <_Bfree+0x20>
 800f496:	4b09      	ldr	r3, [pc, #36]	@ (800f4bc <_Bfree+0x3c>)
 800f498:	4809      	ldr	r0, [pc, #36]	@ (800f4c0 <_Bfree+0x40>)
 800f49a:	218f      	movs	r1, #143	@ 0x8f
 800f49c:	f000 fde0 	bl	8010060 <__assert_func>
 800f4a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f4a4:	6006      	str	r6, [r0, #0]
 800f4a6:	60c6      	str	r6, [r0, #12]
 800f4a8:	b13c      	cbz	r4, 800f4ba <_Bfree+0x3a>
 800f4aa:	69eb      	ldr	r3, [r5, #28]
 800f4ac:	6862      	ldr	r2, [r4, #4]
 800f4ae:	68db      	ldr	r3, [r3, #12]
 800f4b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f4b4:	6021      	str	r1, [r4, #0]
 800f4b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f4ba:	bd70      	pop	{r4, r5, r6, pc}
 800f4bc:	080118cd 	.word	0x080118cd
 800f4c0:	0801194d 	.word	0x0801194d

0800f4c4 <__multadd>:
 800f4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4c8:	690d      	ldr	r5, [r1, #16]
 800f4ca:	4607      	mov	r7, r0
 800f4cc:	460c      	mov	r4, r1
 800f4ce:	461e      	mov	r6, r3
 800f4d0:	f101 0c14 	add.w	ip, r1, #20
 800f4d4:	2000      	movs	r0, #0
 800f4d6:	f8dc 3000 	ldr.w	r3, [ip]
 800f4da:	b299      	uxth	r1, r3
 800f4dc:	fb02 6101 	mla	r1, r2, r1, r6
 800f4e0:	0c1e      	lsrs	r6, r3, #16
 800f4e2:	0c0b      	lsrs	r3, r1, #16
 800f4e4:	fb02 3306 	mla	r3, r2, r6, r3
 800f4e8:	b289      	uxth	r1, r1
 800f4ea:	3001      	adds	r0, #1
 800f4ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f4f0:	4285      	cmp	r5, r0
 800f4f2:	f84c 1b04 	str.w	r1, [ip], #4
 800f4f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f4fa:	dcec      	bgt.n	800f4d6 <__multadd+0x12>
 800f4fc:	b30e      	cbz	r6, 800f542 <__multadd+0x7e>
 800f4fe:	68a3      	ldr	r3, [r4, #8]
 800f500:	42ab      	cmp	r3, r5
 800f502:	dc19      	bgt.n	800f538 <__multadd+0x74>
 800f504:	6861      	ldr	r1, [r4, #4]
 800f506:	4638      	mov	r0, r7
 800f508:	3101      	adds	r1, #1
 800f50a:	f7ff ff79 	bl	800f400 <_Balloc>
 800f50e:	4680      	mov	r8, r0
 800f510:	b928      	cbnz	r0, 800f51e <__multadd+0x5a>
 800f512:	4602      	mov	r2, r0
 800f514:	4b0c      	ldr	r3, [pc, #48]	@ (800f548 <__multadd+0x84>)
 800f516:	480d      	ldr	r0, [pc, #52]	@ (800f54c <__multadd+0x88>)
 800f518:	21ba      	movs	r1, #186	@ 0xba
 800f51a:	f000 fda1 	bl	8010060 <__assert_func>
 800f51e:	6922      	ldr	r2, [r4, #16]
 800f520:	3202      	adds	r2, #2
 800f522:	f104 010c 	add.w	r1, r4, #12
 800f526:	0092      	lsls	r2, r2, #2
 800f528:	300c      	adds	r0, #12
 800f52a:	f7ff f802 	bl	800e532 <memcpy>
 800f52e:	4621      	mov	r1, r4
 800f530:	4638      	mov	r0, r7
 800f532:	f7ff ffa5 	bl	800f480 <_Bfree>
 800f536:	4644      	mov	r4, r8
 800f538:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f53c:	3501      	adds	r5, #1
 800f53e:	615e      	str	r6, [r3, #20]
 800f540:	6125      	str	r5, [r4, #16]
 800f542:	4620      	mov	r0, r4
 800f544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f548:	0801193c 	.word	0x0801193c
 800f54c:	0801194d 	.word	0x0801194d

0800f550 <__hi0bits>:
 800f550:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f554:	4603      	mov	r3, r0
 800f556:	bf36      	itet	cc
 800f558:	0403      	lslcc	r3, r0, #16
 800f55a:	2000      	movcs	r0, #0
 800f55c:	2010      	movcc	r0, #16
 800f55e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f562:	bf3c      	itt	cc
 800f564:	021b      	lslcc	r3, r3, #8
 800f566:	3008      	addcc	r0, #8
 800f568:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f56c:	bf3c      	itt	cc
 800f56e:	011b      	lslcc	r3, r3, #4
 800f570:	3004      	addcc	r0, #4
 800f572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f576:	bf3c      	itt	cc
 800f578:	009b      	lslcc	r3, r3, #2
 800f57a:	3002      	addcc	r0, #2
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	db05      	blt.n	800f58c <__hi0bits+0x3c>
 800f580:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f584:	f100 0001 	add.w	r0, r0, #1
 800f588:	bf08      	it	eq
 800f58a:	2020      	moveq	r0, #32
 800f58c:	4770      	bx	lr

0800f58e <__lo0bits>:
 800f58e:	6803      	ldr	r3, [r0, #0]
 800f590:	4602      	mov	r2, r0
 800f592:	f013 0007 	ands.w	r0, r3, #7
 800f596:	d00b      	beq.n	800f5b0 <__lo0bits+0x22>
 800f598:	07d9      	lsls	r1, r3, #31
 800f59a:	d421      	bmi.n	800f5e0 <__lo0bits+0x52>
 800f59c:	0798      	lsls	r0, r3, #30
 800f59e:	bf49      	itett	mi
 800f5a0:	085b      	lsrmi	r3, r3, #1
 800f5a2:	089b      	lsrpl	r3, r3, #2
 800f5a4:	2001      	movmi	r0, #1
 800f5a6:	6013      	strmi	r3, [r2, #0]
 800f5a8:	bf5c      	itt	pl
 800f5aa:	6013      	strpl	r3, [r2, #0]
 800f5ac:	2002      	movpl	r0, #2
 800f5ae:	4770      	bx	lr
 800f5b0:	b299      	uxth	r1, r3
 800f5b2:	b909      	cbnz	r1, 800f5b8 <__lo0bits+0x2a>
 800f5b4:	0c1b      	lsrs	r3, r3, #16
 800f5b6:	2010      	movs	r0, #16
 800f5b8:	b2d9      	uxtb	r1, r3
 800f5ba:	b909      	cbnz	r1, 800f5c0 <__lo0bits+0x32>
 800f5bc:	3008      	adds	r0, #8
 800f5be:	0a1b      	lsrs	r3, r3, #8
 800f5c0:	0719      	lsls	r1, r3, #28
 800f5c2:	bf04      	itt	eq
 800f5c4:	091b      	lsreq	r3, r3, #4
 800f5c6:	3004      	addeq	r0, #4
 800f5c8:	0799      	lsls	r1, r3, #30
 800f5ca:	bf04      	itt	eq
 800f5cc:	089b      	lsreq	r3, r3, #2
 800f5ce:	3002      	addeq	r0, #2
 800f5d0:	07d9      	lsls	r1, r3, #31
 800f5d2:	d403      	bmi.n	800f5dc <__lo0bits+0x4e>
 800f5d4:	085b      	lsrs	r3, r3, #1
 800f5d6:	f100 0001 	add.w	r0, r0, #1
 800f5da:	d003      	beq.n	800f5e4 <__lo0bits+0x56>
 800f5dc:	6013      	str	r3, [r2, #0]
 800f5de:	4770      	bx	lr
 800f5e0:	2000      	movs	r0, #0
 800f5e2:	4770      	bx	lr
 800f5e4:	2020      	movs	r0, #32
 800f5e6:	4770      	bx	lr

0800f5e8 <__i2b>:
 800f5e8:	b510      	push	{r4, lr}
 800f5ea:	460c      	mov	r4, r1
 800f5ec:	2101      	movs	r1, #1
 800f5ee:	f7ff ff07 	bl	800f400 <_Balloc>
 800f5f2:	4602      	mov	r2, r0
 800f5f4:	b928      	cbnz	r0, 800f602 <__i2b+0x1a>
 800f5f6:	4b05      	ldr	r3, [pc, #20]	@ (800f60c <__i2b+0x24>)
 800f5f8:	4805      	ldr	r0, [pc, #20]	@ (800f610 <__i2b+0x28>)
 800f5fa:	f240 1145 	movw	r1, #325	@ 0x145
 800f5fe:	f000 fd2f 	bl	8010060 <__assert_func>
 800f602:	2301      	movs	r3, #1
 800f604:	6144      	str	r4, [r0, #20]
 800f606:	6103      	str	r3, [r0, #16]
 800f608:	bd10      	pop	{r4, pc}
 800f60a:	bf00      	nop
 800f60c:	0801193c 	.word	0x0801193c
 800f610:	0801194d 	.word	0x0801194d

0800f614 <__multiply>:
 800f614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f618:	4617      	mov	r7, r2
 800f61a:	690a      	ldr	r2, [r1, #16]
 800f61c:	693b      	ldr	r3, [r7, #16]
 800f61e:	429a      	cmp	r2, r3
 800f620:	bfa8      	it	ge
 800f622:	463b      	movge	r3, r7
 800f624:	4689      	mov	r9, r1
 800f626:	bfa4      	itt	ge
 800f628:	460f      	movge	r7, r1
 800f62a:	4699      	movge	r9, r3
 800f62c:	693d      	ldr	r5, [r7, #16]
 800f62e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f632:	68bb      	ldr	r3, [r7, #8]
 800f634:	6879      	ldr	r1, [r7, #4]
 800f636:	eb05 060a 	add.w	r6, r5, sl
 800f63a:	42b3      	cmp	r3, r6
 800f63c:	b085      	sub	sp, #20
 800f63e:	bfb8      	it	lt
 800f640:	3101      	addlt	r1, #1
 800f642:	f7ff fedd 	bl	800f400 <_Balloc>
 800f646:	b930      	cbnz	r0, 800f656 <__multiply+0x42>
 800f648:	4602      	mov	r2, r0
 800f64a:	4b41      	ldr	r3, [pc, #260]	@ (800f750 <__multiply+0x13c>)
 800f64c:	4841      	ldr	r0, [pc, #260]	@ (800f754 <__multiply+0x140>)
 800f64e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f652:	f000 fd05 	bl	8010060 <__assert_func>
 800f656:	f100 0414 	add.w	r4, r0, #20
 800f65a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f65e:	4623      	mov	r3, r4
 800f660:	2200      	movs	r2, #0
 800f662:	4573      	cmp	r3, lr
 800f664:	d320      	bcc.n	800f6a8 <__multiply+0x94>
 800f666:	f107 0814 	add.w	r8, r7, #20
 800f66a:	f109 0114 	add.w	r1, r9, #20
 800f66e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f672:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f676:	9302      	str	r3, [sp, #8]
 800f678:	1beb      	subs	r3, r5, r7
 800f67a:	3b15      	subs	r3, #21
 800f67c:	f023 0303 	bic.w	r3, r3, #3
 800f680:	3304      	adds	r3, #4
 800f682:	3715      	adds	r7, #21
 800f684:	42bd      	cmp	r5, r7
 800f686:	bf38      	it	cc
 800f688:	2304      	movcc	r3, #4
 800f68a:	9301      	str	r3, [sp, #4]
 800f68c:	9b02      	ldr	r3, [sp, #8]
 800f68e:	9103      	str	r1, [sp, #12]
 800f690:	428b      	cmp	r3, r1
 800f692:	d80c      	bhi.n	800f6ae <__multiply+0x9a>
 800f694:	2e00      	cmp	r6, #0
 800f696:	dd03      	ble.n	800f6a0 <__multiply+0x8c>
 800f698:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d055      	beq.n	800f74c <__multiply+0x138>
 800f6a0:	6106      	str	r6, [r0, #16]
 800f6a2:	b005      	add	sp, #20
 800f6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6a8:	f843 2b04 	str.w	r2, [r3], #4
 800f6ac:	e7d9      	b.n	800f662 <__multiply+0x4e>
 800f6ae:	f8b1 a000 	ldrh.w	sl, [r1]
 800f6b2:	f1ba 0f00 	cmp.w	sl, #0
 800f6b6:	d01f      	beq.n	800f6f8 <__multiply+0xe4>
 800f6b8:	46c4      	mov	ip, r8
 800f6ba:	46a1      	mov	r9, r4
 800f6bc:	2700      	movs	r7, #0
 800f6be:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f6c2:	f8d9 3000 	ldr.w	r3, [r9]
 800f6c6:	fa1f fb82 	uxth.w	fp, r2
 800f6ca:	b29b      	uxth	r3, r3
 800f6cc:	fb0a 330b 	mla	r3, sl, fp, r3
 800f6d0:	443b      	add	r3, r7
 800f6d2:	f8d9 7000 	ldr.w	r7, [r9]
 800f6d6:	0c12      	lsrs	r2, r2, #16
 800f6d8:	0c3f      	lsrs	r7, r7, #16
 800f6da:	fb0a 7202 	mla	r2, sl, r2, r7
 800f6de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f6e2:	b29b      	uxth	r3, r3
 800f6e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6e8:	4565      	cmp	r5, ip
 800f6ea:	f849 3b04 	str.w	r3, [r9], #4
 800f6ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f6f2:	d8e4      	bhi.n	800f6be <__multiply+0xaa>
 800f6f4:	9b01      	ldr	r3, [sp, #4]
 800f6f6:	50e7      	str	r7, [r4, r3]
 800f6f8:	9b03      	ldr	r3, [sp, #12]
 800f6fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f6fe:	3104      	adds	r1, #4
 800f700:	f1b9 0f00 	cmp.w	r9, #0
 800f704:	d020      	beq.n	800f748 <__multiply+0x134>
 800f706:	6823      	ldr	r3, [r4, #0]
 800f708:	4647      	mov	r7, r8
 800f70a:	46a4      	mov	ip, r4
 800f70c:	f04f 0a00 	mov.w	sl, #0
 800f710:	f8b7 b000 	ldrh.w	fp, [r7]
 800f714:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f718:	fb09 220b 	mla	r2, r9, fp, r2
 800f71c:	4452      	add	r2, sl
 800f71e:	b29b      	uxth	r3, r3
 800f720:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f724:	f84c 3b04 	str.w	r3, [ip], #4
 800f728:	f857 3b04 	ldr.w	r3, [r7], #4
 800f72c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f730:	f8bc 3000 	ldrh.w	r3, [ip]
 800f734:	fb09 330a 	mla	r3, r9, sl, r3
 800f738:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f73c:	42bd      	cmp	r5, r7
 800f73e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f742:	d8e5      	bhi.n	800f710 <__multiply+0xfc>
 800f744:	9a01      	ldr	r2, [sp, #4]
 800f746:	50a3      	str	r3, [r4, r2]
 800f748:	3404      	adds	r4, #4
 800f74a:	e79f      	b.n	800f68c <__multiply+0x78>
 800f74c:	3e01      	subs	r6, #1
 800f74e:	e7a1      	b.n	800f694 <__multiply+0x80>
 800f750:	0801193c 	.word	0x0801193c
 800f754:	0801194d 	.word	0x0801194d

0800f758 <__pow5mult>:
 800f758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f75c:	4615      	mov	r5, r2
 800f75e:	f012 0203 	ands.w	r2, r2, #3
 800f762:	4607      	mov	r7, r0
 800f764:	460e      	mov	r6, r1
 800f766:	d007      	beq.n	800f778 <__pow5mult+0x20>
 800f768:	4c25      	ldr	r4, [pc, #148]	@ (800f800 <__pow5mult+0xa8>)
 800f76a:	3a01      	subs	r2, #1
 800f76c:	2300      	movs	r3, #0
 800f76e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f772:	f7ff fea7 	bl	800f4c4 <__multadd>
 800f776:	4606      	mov	r6, r0
 800f778:	10ad      	asrs	r5, r5, #2
 800f77a:	d03d      	beq.n	800f7f8 <__pow5mult+0xa0>
 800f77c:	69fc      	ldr	r4, [r7, #28]
 800f77e:	b97c      	cbnz	r4, 800f7a0 <__pow5mult+0x48>
 800f780:	2010      	movs	r0, #16
 800f782:	f7ff fd87 	bl	800f294 <malloc>
 800f786:	4602      	mov	r2, r0
 800f788:	61f8      	str	r0, [r7, #28]
 800f78a:	b928      	cbnz	r0, 800f798 <__pow5mult+0x40>
 800f78c:	4b1d      	ldr	r3, [pc, #116]	@ (800f804 <__pow5mult+0xac>)
 800f78e:	481e      	ldr	r0, [pc, #120]	@ (800f808 <__pow5mult+0xb0>)
 800f790:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f794:	f000 fc64 	bl	8010060 <__assert_func>
 800f798:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f79c:	6004      	str	r4, [r0, #0]
 800f79e:	60c4      	str	r4, [r0, #12]
 800f7a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f7a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f7a8:	b94c      	cbnz	r4, 800f7be <__pow5mult+0x66>
 800f7aa:	f240 2171 	movw	r1, #625	@ 0x271
 800f7ae:	4638      	mov	r0, r7
 800f7b0:	f7ff ff1a 	bl	800f5e8 <__i2b>
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800f7ba:	4604      	mov	r4, r0
 800f7bc:	6003      	str	r3, [r0, #0]
 800f7be:	f04f 0900 	mov.w	r9, #0
 800f7c2:	07eb      	lsls	r3, r5, #31
 800f7c4:	d50a      	bpl.n	800f7dc <__pow5mult+0x84>
 800f7c6:	4631      	mov	r1, r6
 800f7c8:	4622      	mov	r2, r4
 800f7ca:	4638      	mov	r0, r7
 800f7cc:	f7ff ff22 	bl	800f614 <__multiply>
 800f7d0:	4631      	mov	r1, r6
 800f7d2:	4680      	mov	r8, r0
 800f7d4:	4638      	mov	r0, r7
 800f7d6:	f7ff fe53 	bl	800f480 <_Bfree>
 800f7da:	4646      	mov	r6, r8
 800f7dc:	106d      	asrs	r5, r5, #1
 800f7de:	d00b      	beq.n	800f7f8 <__pow5mult+0xa0>
 800f7e0:	6820      	ldr	r0, [r4, #0]
 800f7e2:	b938      	cbnz	r0, 800f7f4 <__pow5mult+0x9c>
 800f7e4:	4622      	mov	r2, r4
 800f7e6:	4621      	mov	r1, r4
 800f7e8:	4638      	mov	r0, r7
 800f7ea:	f7ff ff13 	bl	800f614 <__multiply>
 800f7ee:	6020      	str	r0, [r4, #0]
 800f7f0:	f8c0 9000 	str.w	r9, [r0]
 800f7f4:	4604      	mov	r4, r0
 800f7f6:	e7e4      	b.n	800f7c2 <__pow5mult+0x6a>
 800f7f8:	4630      	mov	r0, r6
 800f7fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7fe:	bf00      	nop
 800f800:	08011a00 	.word	0x08011a00
 800f804:	080118cd 	.word	0x080118cd
 800f808:	0801194d 	.word	0x0801194d

0800f80c <__lshift>:
 800f80c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f810:	460c      	mov	r4, r1
 800f812:	6849      	ldr	r1, [r1, #4]
 800f814:	6923      	ldr	r3, [r4, #16]
 800f816:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f81a:	68a3      	ldr	r3, [r4, #8]
 800f81c:	4607      	mov	r7, r0
 800f81e:	4691      	mov	r9, r2
 800f820:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f824:	f108 0601 	add.w	r6, r8, #1
 800f828:	42b3      	cmp	r3, r6
 800f82a:	db0b      	blt.n	800f844 <__lshift+0x38>
 800f82c:	4638      	mov	r0, r7
 800f82e:	f7ff fde7 	bl	800f400 <_Balloc>
 800f832:	4605      	mov	r5, r0
 800f834:	b948      	cbnz	r0, 800f84a <__lshift+0x3e>
 800f836:	4602      	mov	r2, r0
 800f838:	4b28      	ldr	r3, [pc, #160]	@ (800f8dc <__lshift+0xd0>)
 800f83a:	4829      	ldr	r0, [pc, #164]	@ (800f8e0 <__lshift+0xd4>)
 800f83c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f840:	f000 fc0e 	bl	8010060 <__assert_func>
 800f844:	3101      	adds	r1, #1
 800f846:	005b      	lsls	r3, r3, #1
 800f848:	e7ee      	b.n	800f828 <__lshift+0x1c>
 800f84a:	2300      	movs	r3, #0
 800f84c:	f100 0114 	add.w	r1, r0, #20
 800f850:	f100 0210 	add.w	r2, r0, #16
 800f854:	4618      	mov	r0, r3
 800f856:	4553      	cmp	r3, sl
 800f858:	db33      	blt.n	800f8c2 <__lshift+0xb6>
 800f85a:	6920      	ldr	r0, [r4, #16]
 800f85c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f860:	f104 0314 	add.w	r3, r4, #20
 800f864:	f019 091f 	ands.w	r9, r9, #31
 800f868:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f86c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f870:	d02b      	beq.n	800f8ca <__lshift+0xbe>
 800f872:	f1c9 0e20 	rsb	lr, r9, #32
 800f876:	468a      	mov	sl, r1
 800f878:	2200      	movs	r2, #0
 800f87a:	6818      	ldr	r0, [r3, #0]
 800f87c:	fa00 f009 	lsl.w	r0, r0, r9
 800f880:	4310      	orrs	r0, r2
 800f882:	f84a 0b04 	str.w	r0, [sl], #4
 800f886:	f853 2b04 	ldr.w	r2, [r3], #4
 800f88a:	459c      	cmp	ip, r3
 800f88c:	fa22 f20e 	lsr.w	r2, r2, lr
 800f890:	d8f3      	bhi.n	800f87a <__lshift+0x6e>
 800f892:	ebac 0304 	sub.w	r3, ip, r4
 800f896:	3b15      	subs	r3, #21
 800f898:	f023 0303 	bic.w	r3, r3, #3
 800f89c:	3304      	adds	r3, #4
 800f89e:	f104 0015 	add.w	r0, r4, #21
 800f8a2:	4560      	cmp	r0, ip
 800f8a4:	bf88      	it	hi
 800f8a6:	2304      	movhi	r3, #4
 800f8a8:	50ca      	str	r2, [r1, r3]
 800f8aa:	b10a      	cbz	r2, 800f8b0 <__lshift+0xa4>
 800f8ac:	f108 0602 	add.w	r6, r8, #2
 800f8b0:	3e01      	subs	r6, #1
 800f8b2:	4638      	mov	r0, r7
 800f8b4:	612e      	str	r6, [r5, #16]
 800f8b6:	4621      	mov	r1, r4
 800f8b8:	f7ff fde2 	bl	800f480 <_Bfree>
 800f8bc:	4628      	mov	r0, r5
 800f8be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800f8c6:	3301      	adds	r3, #1
 800f8c8:	e7c5      	b.n	800f856 <__lshift+0x4a>
 800f8ca:	3904      	subs	r1, #4
 800f8cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8d0:	f841 2f04 	str.w	r2, [r1, #4]!
 800f8d4:	459c      	cmp	ip, r3
 800f8d6:	d8f9      	bhi.n	800f8cc <__lshift+0xc0>
 800f8d8:	e7ea      	b.n	800f8b0 <__lshift+0xa4>
 800f8da:	bf00      	nop
 800f8dc:	0801193c 	.word	0x0801193c
 800f8e0:	0801194d 	.word	0x0801194d

0800f8e4 <__mcmp>:
 800f8e4:	690a      	ldr	r2, [r1, #16]
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	6900      	ldr	r0, [r0, #16]
 800f8ea:	1a80      	subs	r0, r0, r2
 800f8ec:	b530      	push	{r4, r5, lr}
 800f8ee:	d10e      	bne.n	800f90e <__mcmp+0x2a>
 800f8f0:	3314      	adds	r3, #20
 800f8f2:	3114      	adds	r1, #20
 800f8f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f8f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f8fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f900:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f904:	4295      	cmp	r5, r2
 800f906:	d003      	beq.n	800f910 <__mcmp+0x2c>
 800f908:	d205      	bcs.n	800f916 <__mcmp+0x32>
 800f90a:	f04f 30ff 	mov.w	r0, #4294967295
 800f90e:	bd30      	pop	{r4, r5, pc}
 800f910:	42a3      	cmp	r3, r4
 800f912:	d3f3      	bcc.n	800f8fc <__mcmp+0x18>
 800f914:	e7fb      	b.n	800f90e <__mcmp+0x2a>
 800f916:	2001      	movs	r0, #1
 800f918:	e7f9      	b.n	800f90e <__mcmp+0x2a>
	...

0800f91c <__mdiff>:
 800f91c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f920:	4689      	mov	r9, r1
 800f922:	4606      	mov	r6, r0
 800f924:	4611      	mov	r1, r2
 800f926:	4648      	mov	r0, r9
 800f928:	4614      	mov	r4, r2
 800f92a:	f7ff ffdb 	bl	800f8e4 <__mcmp>
 800f92e:	1e05      	subs	r5, r0, #0
 800f930:	d112      	bne.n	800f958 <__mdiff+0x3c>
 800f932:	4629      	mov	r1, r5
 800f934:	4630      	mov	r0, r6
 800f936:	f7ff fd63 	bl	800f400 <_Balloc>
 800f93a:	4602      	mov	r2, r0
 800f93c:	b928      	cbnz	r0, 800f94a <__mdiff+0x2e>
 800f93e:	4b3f      	ldr	r3, [pc, #252]	@ (800fa3c <__mdiff+0x120>)
 800f940:	f240 2137 	movw	r1, #567	@ 0x237
 800f944:	483e      	ldr	r0, [pc, #248]	@ (800fa40 <__mdiff+0x124>)
 800f946:	f000 fb8b 	bl	8010060 <__assert_func>
 800f94a:	2301      	movs	r3, #1
 800f94c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f950:	4610      	mov	r0, r2
 800f952:	b003      	add	sp, #12
 800f954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f958:	bfbc      	itt	lt
 800f95a:	464b      	movlt	r3, r9
 800f95c:	46a1      	movlt	r9, r4
 800f95e:	4630      	mov	r0, r6
 800f960:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f964:	bfba      	itte	lt
 800f966:	461c      	movlt	r4, r3
 800f968:	2501      	movlt	r5, #1
 800f96a:	2500      	movge	r5, #0
 800f96c:	f7ff fd48 	bl	800f400 <_Balloc>
 800f970:	4602      	mov	r2, r0
 800f972:	b918      	cbnz	r0, 800f97c <__mdiff+0x60>
 800f974:	4b31      	ldr	r3, [pc, #196]	@ (800fa3c <__mdiff+0x120>)
 800f976:	f240 2145 	movw	r1, #581	@ 0x245
 800f97a:	e7e3      	b.n	800f944 <__mdiff+0x28>
 800f97c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f980:	6926      	ldr	r6, [r4, #16]
 800f982:	60c5      	str	r5, [r0, #12]
 800f984:	f109 0310 	add.w	r3, r9, #16
 800f988:	f109 0514 	add.w	r5, r9, #20
 800f98c:	f104 0e14 	add.w	lr, r4, #20
 800f990:	f100 0b14 	add.w	fp, r0, #20
 800f994:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f998:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f99c:	9301      	str	r3, [sp, #4]
 800f99e:	46d9      	mov	r9, fp
 800f9a0:	f04f 0c00 	mov.w	ip, #0
 800f9a4:	9b01      	ldr	r3, [sp, #4]
 800f9a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f9aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f9ae:	9301      	str	r3, [sp, #4]
 800f9b0:	fa1f f38a 	uxth.w	r3, sl
 800f9b4:	4619      	mov	r1, r3
 800f9b6:	b283      	uxth	r3, r0
 800f9b8:	1acb      	subs	r3, r1, r3
 800f9ba:	0c00      	lsrs	r0, r0, #16
 800f9bc:	4463      	add	r3, ip
 800f9be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f9c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f9c6:	b29b      	uxth	r3, r3
 800f9c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f9cc:	4576      	cmp	r6, lr
 800f9ce:	f849 3b04 	str.w	r3, [r9], #4
 800f9d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f9d6:	d8e5      	bhi.n	800f9a4 <__mdiff+0x88>
 800f9d8:	1b33      	subs	r3, r6, r4
 800f9da:	3b15      	subs	r3, #21
 800f9dc:	f023 0303 	bic.w	r3, r3, #3
 800f9e0:	3415      	adds	r4, #21
 800f9e2:	3304      	adds	r3, #4
 800f9e4:	42a6      	cmp	r6, r4
 800f9e6:	bf38      	it	cc
 800f9e8:	2304      	movcc	r3, #4
 800f9ea:	441d      	add	r5, r3
 800f9ec:	445b      	add	r3, fp
 800f9ee:	461e      	mov	r6, r3
 800f9f0:	462c      	mov	r4, r5
 800f9f2:	4544      	cmp	r4, r8
 800f9f4:	d30e      	bcc.n	800fa14 <__mdiff+0xf8>
 800f9f6:	f108 0103 	add.w	r1, r8, #3
 800f9fa:	1b49      	subs	r1, r1, r5
 800f9fc:	f021 0103 	bic.w	r1, r1, #3
 800fa00:	3d03      	subs	r5, #3
 800fa02:	45a8      	cmp	r8, r5
 800fa04:	bf38      	it	cc
 800fa06:	2100      	movcc	r1, #0
 800fa08:	440b      	add	r3, r1
 800fa0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fa0e:	b191      	cbz	r1, 800fa36 <__mdiff+0x11a>
 800fa10:	6117      	str	r7, [r2, #16]
 800fa12:	e79d      	b.n	800f950 <__mdiff+0x34>
 800fa14:	f854 1b04 	ldr.w	r1, [r4], #4
 800fa18:	46e6      	mov	lr, ip
 800fa1a:	0c08      	lsrs	r0, r1, #16
 800fa1c:	fa1c fc81 	uxtah	ip, ip, r1
 800fa20:	4471      	add	r1, lr
 800fa22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fa26:	b289      	uxth	r1, r1
 800fa28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fa2c:	f846 1b04 	str.w	r1, [r6], #4
 800fa30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fa34:	e7dd      	b.n	800f9f2 <__mdiff+0xd6>
 800fa36:	3f01      	subs	r7, #1
 800fa38:	e7e7      	b.n	800fa0a <__mdiff+0xee>
 800fa3a:	bf00      	nop
 800fa3c:	0801193c 	.word	0x0801193c
 800fa40:	0801194d 	.word	0x0801194d

0800fa44 <__d2b>:
 800fa44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fa48:	460f      	mov	r7, r1
 800fa4a:	2101      	movs	r1, #1
 800fa4c:	ec59 8b10 	vmov	r8, r9, d0
 800fa50:	4616      	mov	r6, r2
 800fa52:	f7ff fcd5 	bl	800f400 <_Balloc>
 800fa56:	4604      	mov	r4, r0
 800fa58:	b930      	cbnz	r0, 800fa68 <__d2b+0x24>
 800fa5a:	4602      	mov	r2, r0
 800fa5c:	4b23      	ldr	r3, [pc, #140]	@ (800faec <__d2b+0xa8>)
 800fa5e:	4824      	ldr	r0, [pc, #144]	@ (800faf0 <__d2b+0xac>)
 800fa60:	f240 310f 	movw	r1, #783	@ 0x30f
 800fa64:	f000 fafc 	bl	8010060 <__assert_func>
 800fa68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fa6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fa70:	b10d      	cbz	r5, 800fa76 <__d2b+0x32>
 800fa72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fa76:	9301      	str	r3, [sp, #4]
 800fa78:	f1b8 0300 	subs.w	r3, r8, #0
 800fa7c:	d023      	beq.n	800fac6 <__d2b+0x82>
 800fa7e:	4668      	mov	r0, sp
 800fa80:	9300      	str	r3, [sp, #0]
 800fa82:	f7ff fd84 	bl	800f58e <__lo0bits>
 800fa86:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fa8a:	b1d0      	cbz	r0, 800fac2 <__d2b+0x7e>
 800fa8c:	f1c0 0320 	rsb	r3, r0, #32
 800fa90:	fa02 f303 	lsl.w	r3, r2, r3
 800fa94:	430b      	orrs	r3, r1
 800fa96:	40c2      	lsrs	r2, r0
 800fa98:	6163      	str	r3, [r4, #20]
 800fa9a:	9201      	str	r2, [sp, #4]
 800fa9c:	9b01      	ldr	r3, [sp, #4]
 800fa9e:	61a3      	str	r3, [r4, #24]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	bf0c      	ite	eq
 800faa4:	2201      	moveq	r2, #1
 800faa6:	2202      	movne	r2, #2
 800faa8:	6122      	str	r2, [r4, #16]
 800faaa:	b1a5      	cbz	r5, 800fad6 <__d2b+0x92>
 800faac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fab0:	4405      	add	r5, r0
 800fab2:	603d      	str	r5, [r7, #0]
 800fab4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fab8:	6030      	str	r0, [r6, #0]
 800faba:	4620      	mov	r0, r4
 800fabc:	b003      	add	sp, #12
 800fabe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fac2:	6161      	str	r1, [r4, #20]
 800fac4:	e7ea      	b.n	800fa9c <__d2b+0x58>
 800fac6:	a801      	add	r0, sp, #4
 800fac8:	f7ff fd61 	bl	800f58e <__lo0bits>
 800facc:	9b01      	ldr	r3, [sp, #4]
 800face:	6163      	str	r3, [r4, #20]
 800fad0:	3020      	adds	r0, #32
 800fad2:	2201      	movs	r2, #1
 800fad4:	e7e8      	b.n	800faa8 <__d2b+0x64>
 800fad6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fada:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fade:	6038      	str	r0, [r7, #0]
 800fae0:	6918      	ldr	r0, [r3, #16]
 800fae2:	f7ff fd35 	bl	800f550 <__hi0bits>
 800fae6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800faea:	e7e5      	b.n	800fab8 <__d2b+0x74>
 800faec:	0801193c 	.word	0x0801193c
 800faf0:	0801194d 	.word	0x0801194d

0800faf4 <__sfputc_r>:
 800faf4:	6893      	ldr	r3, [r2, #8]
 800faf6:	3b01      	subs	r3, #1
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	b410      	push	{r4}
 800fafc:	6093      	str	r3, [r2, #8]
 800fafe:	da08      	bge.n	800fb12 <__sfputc_r+0x1e>
 800fb00:	6994      	ldr	r4, [r2, #24]
 800fb02:	42a3      	cmp	r3, r4
 800fb04:	db01      	blt.n	800fb0a <__sfputc_r+0x16>
 800fb06:	290a      	cmp	r1, #10
 800fb08:	d103      	bne.n	800fb12 <__sfputc_r+0x1e>
 800fb0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fb0e:	f7fe bbfc 	b.w	800e30a <__swbuf_r>
 800fb12:	6813      	ldr	r3, [r2, #0]
 800fb14:	1c58      	adds	r0, r3, #1
 800fb16:	6010      	str	r0, [r2, #0]
 800fb18:	7019      	strb	r1, [r3, #0]
 800fb1a:	4608      	mov	r0, r1
 800fb1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fb20:	4770      	bx	lr

0800fb22 <__sfputs_r>:
 800fb22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb24:	4606      	mov	r6, r0
 800fb26:	460f      	mov	r7, r1
 800fb28:	4614      	mov	r4, r2
 800fb2a:	18d5      	adds	r5, r2, r3
 800fb2c:	42ac      	cmp	r4, r5
 800fb2e:	d101      	bne.n	800fb34 <__sfputs_r+0x12>
 800fb30:	2000      	movs	r0, #0
 800fb32:	e007      	b.n	800fb44 <__sfputs_r+0x22>
 800fb34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb38:	463a      	mov	r2, r7
 800fb3a:	4630      	mov	r0, r6
 800fb3c:	f7ff ffda 	bl	800faf4 <__sfputc_r>
 800fb40:	1c43      	adds	r3, r0, #1
 800fb42:	d1f3      	bne.n	800fb2c <__sfputs_r+0xa>
 800fb44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fb48 <_vfiprintf_r>:
 800fb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb4c:	460d      	mov	r5, r1
 800fb4e:	b09d      	sub	sp, #116	@ 0x74
 800fb50:	4614      	mov	r4, r2
 800fb52:	4698      	mov	r8, r3
 800fb54:	4606      	mov	r6, r0
 800fb56:	b118      	cbz	r0, 800fb60 <_vfiprintf_r+0x18>
 800fb58:	6a03      	ldr	r3, [r0, #32]
 800fb5a:	b90b      	cbnz	r3, 800fb60 <_vfiprintf_r+0x18>
 800fb5c:	f7fe fae4 	bl	800e128 <__sinit>
 800fb60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb62:	07d9      	lsls	r1, r3, #31
 800fb64:	d405      	bmi.n	800fb72 <_vfiprintf_r+0x2a>
 800fb66:	89ab      	ldrh	r3, [r5, #12]
 800fb68:	059a      	lsls	r2, r3, #22
 800fb6a:	d402      	bmi.n	800fb72 <_vfiprintf_r+0x2a>
 800fb6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb6e:	f7fe fcde 	bl	800e52e <__retarget_lock_acquire_recursive>
 800fb72:	89ab      	ldrh	r3, [r5, #12]
 800fb74:	071b      	lsls	r3, r3, #28
 800fb76:	d501      	bpl.n	800fb7c <_vfiprintf_r+0x34>
 800fb78:	692b      	ldr	r3, [r5, #16]
 800fb7a:	b99b      	cbnz	r3, 800fba4 <_vfiprintf_r+0x5c>
 800fb7c:	4629      	mov	r1, r5
 800fb7e:	4630      	mov	r0, r6
 800fb80:	f7fe fc02 	bl	800e388 <__swsetup_r>
 800fb84:	b170      	cbz	r0, 800fba4 <_vfiprintf_r+0x5c>
 800fb86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb88:	07dc      	lsls	r4, r3, #31
 800fb8a:	d504      	bpl.n	800fb96 <_vfiprintf_r+0x4e>
 800fb8c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb90:	b01d      	add	sp, #116	@ 0x74
 800fb92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb96:	89ab      	ldrh	r3, [r5, #12]
 800fb98:	0598      	lsls	r0, r3, #22
 800fb9a:	d4f7      	bmi.n	800fb8c <_vfiprintf_r+0x44>
 800fb9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb9e:	f7fe fcc7 	bl	800e530 <__retarget_lock_release_recursive>
 800fba2:	e7f3      	b.n	800fb8c <_vfiprintf_r+0x44>
 800fba4:	2300      	movs	r3, #0
 800fba6:	9309      	str	r3, [sp, #36]	@ 0x24
 800fba8:	2320      	movs	r3, #32
 800fbaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fbae:	f8cd 800c 	str.w	r8, [sp, #12]
 800fbb2:	2330      	movs	r3, #48	@ 0x30
 800fbb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fd64 <_vfiprintf_r+0x21c>
 800fbb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fbbc:	f04f 0901 	mov.w	r9, #1
 800fbc0:	4623      	mov	r3, r4
 800fbc2:	469a      	mov	sl, r3
 800fbc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fbc8:	b10a      	cbz	r2, 800fbce <_vfiprintf_r+0x86>
 800fbca:	2a25      	cmp	r2, #37	@ 0x25
 800fbcc:	d1f9      	bne.n	800fbc2 <_vfiprintf_r+0x7a>
 800fbce:	ebba 0b04 	subs.w	fp, sl, r4
 800fbd2:	d00b      	beq.n	800fbec <_vfiprintf_r+0xa4>
 800fbd4:	465b      	mov	r3, fp
 800fbd6:	4622      	mov	r2, r4
 800fbd8:	4629      	mov	r1, r5
 800fbda:	4630      	mov	r0, r6
 800fbdc:	f7ff ffa1 	bl	800fb22 <__sfputs_r>
 800fbe0:	3001      	adds	r0, #1
 800fbe2:	f000 80a7 	beq.w	800fd34 <_vfiprintf_r+0x1ec>
 800fbe6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fbe8:	445a      	add	r2, fp
 800fbea:	9209      	str	r2, [sp, #36]	@ 0x24
 800fbec:	f89a 3000 	ldrb.w	r3, [sl]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	f000 809f 	beq.w	800fd34 <_vfiprintf_r+0x1ec>
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	f04f 32ff 	mov.w	r2, #4294967295
 800fbfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fc00:	f10a 0a01 	add.w	sl, sl, #1
 800fc04:	9304      	str	r3, [sp, #16]
 800fc06:	9307      	str	r3, [sp, #28]
 800fc08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fc0c:	931a      	str	r3, [sp, #104]	@ 0x68
 800fc0e:	4654      	mov	r4, sl
 800fc10:	2205      	movs	r2, #5
 800fc12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc16:	4853      	ldr	r0, [pc, #332]	@ (800fd64 <_vfiprintf_r+0x21c>)
 800fc18:	f7f0 fac2 	bl	80001a0 <memchr>
 800fc1c:	9a04      	ldr	r2, [sp, #16]
 800fc1e:	b9d8      	cbnz	r0, 800fc58 <_vfiprintf_r+0x110>
 800fc20:	06d1      	lsls	r1, r2, #27
 800fc22:	bf44      	itt	mi
 800fc24:	2320      	movmi	r3, #32
 800fc26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc2a:	0713      	lsls	r3, r2, #28
 800fc2c:	bf44      	itt	mi
 800fc2e:	232b      	movmi	r3, #43	@ 0x2b
 800fc30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc34:	f89a 3000 	ldrb.w	r3, [sl]
 800fc38:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc3a:	d015      	beq.n	800fc68 <_vfiprintf_r+0x120>
 800fc3c:	9a07      	ldr	r2, [sp, #28]
 800fc3e:	4654      	mov	r4, sl
 800fc40:	2000      	movs	r0, #0
 800fc42:	f04f 0c0a 	mov.w	ip, #10
 800fc46:	4621      	mov	r1, r4
 800fc48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc4c:	3b30      	subs	r3, #48	@ 0x30
 800fc4e:	2b09      	cmp	r3, #9
 800fc50:	d94b      	bls.n	800fcea <_vfiprintf_r+0x1a2>
 800fc52:	b1b0      	cbz	r0, 800fc82 <_vfiprintf_r+0x13a>
 800fc54:	9207      	str	r2, [sp, #28]
 800fc56:	e014      	b.n	800fc82 <_vfiprintf_r+0x13a>
 800fc58:	eba0 0308 	sub.w	r3, r0, r8
 800fc5c:	fa09 f303 	lsl.w	r3, r9, r3
 800fc60:	4313      	orrs	r3, r2
 800fc62:	9304      	str	r3, [sp, #16]
 800fc64:	46a2      	mov	sl, r4
 800fc66:	e7d2      	b.n	800fc0e <_vfiprintf_r+0xc6>
 800fc68:	9b03      	ldr	r3, [sp, #12]
 800fc6a:	1d19      	adds	r1, r3, #4
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	9103      	str	r1, [sp, #12]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	bfbb      	ittet	lt
 800fc74:	425b      	neglt	r3, r3
 800fc76:	f042 0202 	orrlt.w	r2, r2, #2
 800fc7a:	9307      	strge	r3, [sp, #28]
 800fc7c:	9307      	strlt	r3, [sp, #28]
 800fc7e:	bfb8      	it	lt
 800fc80:	9204      	strlt	r2, [sp, #16]
 800fc82:	7823      	ldrb	r3, [r4, #0]
 800fc84:	2b2e      	cmp	r3, #46	@ 0x2e
 800fc86:	d10a      	bne.n	800fc9e <_vfiprintf_r+0x156>
 800fc88:	7863      	ldrb	r3, [r4, #1]
 800fc8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc8c:	d132      	bne.n	800fcf4 <_vfiprintf_r+0x1ac>
 800fc8e:	9b03      	ldr	r3, [sp, #12]
 800fc90:	1d1a      	adds	r2, r3, #4
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	9203      	str	r2, [sp, #12]
 800fc96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc9a:	3402      	adds	r4, #2
 800fc9c:	9305      	str	r3, [sp, #20]
 800fc9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fd74 <_vfiprintf_r+0x22c>
 800fca2:	7821      	ldrb	r1, [r4, #0]
 800fca4:	2203      	movs	r2, #3
 800fca6:	4650      	mov	r0, sl
 800fca8:	f7f0 fa7a 	bl	80001a0 <memchr>
 800fcac:	b138      	cbz	r0, 800fcbe <_vfiprintf_r+0x176>
 800fcae:	9b04      	ldr	r3, [sp, #16]
 800fcb0:	eba0 000a 	sub.w	r0, r0, sl
 800fcb4:	2240      	movs	r2, #64	@ 0x40
 800fcb6:	4082      	lsls	r2, r0
 800fcb8:	4313      	orrs	r3, r2
 800fcba:	3401      	adds	r4, #1
 800fcbc:	9304      	str	r3, [sp, #16]
 800fcbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcc2:	4829      	ldr	r0, [pc, #164]	@ (800fd68 <_vfiprintf_r+0x220>)
 800fcc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fcc8:	2206      	movs	r2, #6
 800fcca:	f7f0 fa69 	bl	80001a0 <memchr>
 800fcce:	2800      	cmp	r0, #0
 800fcd0:	d03f      	beq.n	800fd52 <_vfiprintf_r+0x20a>
 800fcd2:	4b26      	ldr	r3, [pc, #152]	@ (800fd6c <_vfiprintf_r+0x224>)
 800fcd4:	bb1b      	cbnz	r3, 800fd1e <_vfiprintf_r+0x1d6>
 800fcd6:	9b03      	ldr	r3, [sp, #12]
 800fcd8:	3307      	adds	r3, #7
 800fcda:	f023 0307 	bic.w	r3, r3, #7
 800fcde:	3308      	adds	r3, #8
 800fce0:	9303      	str	r3, [sp, #12]
 800fce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fce4:	443b      	add	r3, r7
 800fce6:	9309      	str	r3, [sp, #36]	@ 0x24
 800fce8:	e76a      	b.n	800fbc0 <_vfiprintf_r+0x78>
 800fcea:	fb0c 3202 	mla	r2, ip, r2, r3
 800fcee:	460c      	mov	r4, r1
 800fcf0:	2001      	movs	r0, #1
 800fcf2:	e7a8      	b.n	800fc46 <_vfiprintf_r+0xfe>
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	3401      	adds	r4, #1
 800fcf8:	9305      	str	r3, [sp, #20]
 800fcfa:	4619      	mov	r1, r3
 800fcfc:	f04f 0c0a 	mov.w	ip, #10
 800fd00:	4620      	mov	r0, r4
 800fd02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd06:	3a30      	subs	r2, #48	@ 0x30
 800fd08:	2a09      	cmp	r2, #9
 800fd0a:	d903      	bls.n	800fd14 <_vfiprintf_r+0x1cc>
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d0c6      	beq.n	800fc9e <_vfiprintf_r+0x156>
 800fd10:	9105      	str	r1, [sp, #20]
 800fd12:	e7c4      	b.n	800fc9e <_vfiprintf_r+0x156>
 800fd14:	fb0c 2101 	mla	r1, ip, r1, r2
 800fd18:	4604      	mov	r4, r0
 800fd1a:	2301      	movs	r3, #1
 800fd1c:	e7f0      	b.n	800fd00 <_vfiprintf_r+0x1b8>
 800fd1e:	ab03      	add	r3, sp, #12
 800fd20:	9300      	str	r3, [sp, #0]
 800fd22:	462a      	mov	r2, r5
 800fd24:	4b12      	ldr	r3, [pc, #72]	@ (800fd70 <_vfiprintf_r+0x228>)
 800fd26:	a904      	add	r1, sp, #16
 800fd28:	4630      	mov	r0, r6
 800fd2a:	f7fd fdbb 	bl	800d8a4 <_printf_float>
 800fd2e:	4607      	mov	r7, r0
 800fd30:	1c78      	adds	r0, r7, #1
 800fd32:	d1d6      	bne.n	800fce2 <_vfiprintf_r+0x19a>
 800fd34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fd36:	07d9      	lsls	r1, r3, #31
 800fd38:	d405      	bmi.n	800fd46 <_vfiprintf_r+0x1fe>
 800fd3a:	89ab      	ldrh	r3, [r5, #12]
 800fd3c:	059a      	lsls	r2, r3, #22
 800fd3e:	d402      	bmi.n	800fd46 <_vfiprintf_r+0x1fe>
 800fd40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fd42:	f7fe fbf5 	bl	800e530 <__retarget_lock_release_recursive>
 800fd46:	89ab      	ldrh	r3, [r5, #12]
 800fd48:	065b      	lsls	r3, r3, #25
 800fd4a:	f53f af1f 	bmi.w	800fb8c <_vfiprintf_r+0x44>
 800fd4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fd50:	e71e      	b.n	800fb90 <_vfiprintf_r+0x48>
 800fd52:	ab03      	add	r3, sp, #12
 800fd54:	9300      	str	r3, [sp, #0]
 800fd56:	462a      	mov	r2, r5
 800fd58:	4b05      	ldr	r3, [pc, #20]	@ (800fd70 <_vfiprintf_r+0x228>)
 800fd5a:	a904      	add	r1, sp, #16
 800fd5c:	4630      	mov	r0, r6
 800fd5e:	f7fe f839 	bl	800ddd4 <_printf_i>
 800fd62:	e7e4      	b.n	800fd2e <_vfiprintf_r+0x1e6>
 800fd64:	080119a6 	.word	0x080119a6
 800fd68:	080119b0 	.word	0x080119b0
 800fd6c:	0800d8a5 	.word	0x0800d8a5
 800fd70:	0800fb23 	.word	0x0800fb23
 800fd74:	080119ac 	.word	0x080119ac

0800fd78 <__sflush_r>:
 800fd78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd80:	0716      	lsls	r6, r2, #28
 800fd82:	4605      	mov	r5, r0
 800fd84:	460c      	mov	r4, r1
 800fd86:	d454      	bmi.n	800fe32 <__sflush_r+0xba>
 800fd88:	684b      	ldr	r3, [r1, #4]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	dc02      	bgt.n	800fd94 <__sflush_r+0x1c>
 800fd8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	dd48      	ble.n	800fe26 <__sflush_r+0xae>
 800fd94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd96:	2e00      	cmp	r6, #0
 800fd98:	d045      	beq.n	800fe26 <__sflush_r+0xae>
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fda0:	682f      	ldr	r7, [r5, #0]
 800fda2:	6a21      	ldr	r1, [r4, #32]
 800fda4:	602b      	str	r3, [r5, #0]
 800fda6:	d030      	beq.n	800fe0a <__sflush_r+0x92>
 800fda8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fdaa:	89a3      	ldrh	r3, [r4, #12]
 800fdac:	0759      	lsls	r1, r3, #29
 800fdae:	d505      	bpl.n	800fdbc <__sflush_r+0x44>
 800fdb0:	6863      	ldr	r3, [r4, #4]
 800fdb2:	1ad2      	subs	r2, r2, r3
 800fdb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fdb6:	b10b      	cbz	r3, 800fdbc <__sflush_r+0x44>
 800fdb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fdba:	1ad2      	subs	r2, r2, r3
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fdc0:	6a21      	ldr	r1, [r4, #32]
 800fdc2:	4628      	mov	r0, r5
 800fdc4:	47b0      	blx	r6
 800fdc6:	1c43      	adds	r3, r0, #1
 800fdc8:	89a3      	ldrh	r3, [r4, #12]
 800fdca:	d106      	bne.n	800fdda <__sflush_r+0x62>
 800fdcc:	6829      	ldr	r1, [r5, #0]
 800fdce:	291d      	cmp	r1, #29
 800fdd0:	d82b      	bhi.n	800fe2a <__sflush_r+0xb2>
 800fdd2:	4a2a      	ldr	r2, [pc, #168]	@ (800fe7c <__sflush_r+0x104>)
 800fdd4:	40ca      	lsrs	r2, r1
 800fdd6:	07d6      	lsls	r6, r2, #31
 800fdd8:	d527      	bpl.n	800fe2a <__sflush_r+0xb2>
 800fdda:	2200      	movs	r2, #0
 800fddc:	6062      	str	r2, [r4, #4]
 800fdde:	04d9      	lsls	r1, r3, #19
 800fde0:	6922      	ldr	r2, [r4, #16]
 800fde2:	6022      	str	r2, [r4, #0]
 800fde4:	d504      	bpl.n	800fdf0 <__sflush_r+0x78>
 800fde6:	1c42      	adds	r2, r0, #1
 800fde8:	d101      	bne.n	800fdee <__sflush_r+0x76>
 800fdea:	682b      	ldr	r3, [r5, #0]
 800fdec:	b903      	cbnz	r3, 800fdf0 <__sflush_r+0x78>
 800fdee:	6560      	str	r0, [r4, #84]	@ 0x54
 800fdf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fdf2:	602f      	str	r7, [r5, #0]
 800fdf4:	b1b9      	cbz	r1, 800fe26 <__sflush_r+0xae>
 800fdf6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fdfa:	4299      	cmp	r1, r3
 800fdfc:	d002      	beq.n	800fe04 <__sflush_r+0x8c>
 800fdfe:	4628      	mov	r0, r5
 800fe00:	f7ff f9fe 	bl	800f200 <_free_r>
 800fe04:	2300      	movs	r3, #0
 800fe06:	6363      	str	r3, [r4, #52]	@ 0x34
 800fe08:	e00d      	b.n	800fe26 <__sflush_r+0xae>
 800fe0a:	2301      	movs	r3, #1
 800fe0c:	4628      	mov	r0, r5
 800fe0e:	47b0      	blx	r6
 800fe10:	4602      	mov	r2, r0
 800fe12:	1c50      	adds	r0, r2, #1
 800fe14:	d1c9      	bne.n	800fdaa <__sflush_r+0x32>
 800fe16:	682b      	ldr	r3, [r5, #0]
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d0c6      	beq.n	800fdaa <__sflush_r+0x32>
 800fe1c:	2b1d      	cmp	r3, #29
 800fe1e:	d001      	beq.n	800fe24 <__sflush_r+0xac>
 800fe20:	2b16      	cmp	r3, #22
 800fe22:	d11e      	bne.n	800fe62 <__sflush_r+0xea>
 800fe24:	602f      	str	r7, [r5, #0]
 800fe26:	2000      	movs	r0, #0
 800fe28:	e022      	b.n	800fe70 <__sflush_r+0xf8>
 800fe2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe2e:	b21b      	sxth	r3, r3
 800fe30:	e01b      	b.n	800fe6a <__sflush_r+0xf2>
 800fe32:	690f      	ldr	r7, [r1, #16]
 800fe34:	2f00      	cmp	r7, #0
 800fe36:	d0f6      	beq.n	800fe26 <__sflush_r+0xae>
 800fe38:	0793      	lsls	r3, r2, #30
 800fe3a:	680e      	ldr	r6, [r1, #0]
 800fe3c:	bf08      	it	eq
 800fe3e:	694b      	ldreq	r3, [r1, #20]
 800fe40:	600f      	str	r7, [r1, #0]
 800fe42:	bf18      	it	ne
 800fe44:	2300      	movne	r3, #0
 800fe46:	eba6 0807 	sub.w	r8, r6, r7
 800fe4a:	608b      	str	r3, [r1, #8]
 800fe4c:	f1b8 0f00 	cmp.w	r8, #0
 800fe50:	dde9      	ble.n	800fe26 <__sflush_r+0xae>
 800fe52:	6a21      	ldr	r1, [r4, #32]
 800fe54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fe56:	4643      	mov	r3, r8
 800fe58:	463a      	mov	r2, r7
 800fe5a:	4628      	mov	r0, r5
 800fe5c:	47b0      	blx	r6
 800fe5e:	2800      	cmp	r0, #0
 800fe60:	dc08      	bgt.n	800fe74 <__sflush_r+0xfc>
 800fe62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe6a:	81a3      	strh	r3, [r4, #12]
 800fe6c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe74:	4407      	add	r7, r0
 800fe76:	eba8 0800 	sub.w	r8, r8, r0
 800fe7a:	e7e7      	b.n	800fe4c <__sflush_r+0xd4>
 800fe7c:	20400001 	.word	0x20400001

0800fe80 <_fflush_r>:
 800fe80:	b538      	push	{r3, r4, r5, lr}
 800fe82:	690b      	ldr	r3, [r1, #16]
 800fe84:	4605      	mov	r5, r0
 800fe86:	460c      	mov	r4, r1
 800fe88:	b913      	cbnz	r3, 800fe90 <_fflush_r+0x10>
 800fe8a:	2500      	movs	r5, #0
 800fe8c:	4628      	mov	r0, r5
 800fe8e:	bd38      	pop	{r3, r4, r5, pc}
 800fe90:	b118      	cbz	r0, 800fe9a <_fflush_r+0x1a>
 800fe92:	6a03      	ldr	r3, [r0, #32]
 800fe94:	b90b      	cbnz	r3, 800fe9a <_fflush_r+0x1a>
 800fe96:	f7fe f947 	bl	800e128 <__sinit>
 800fe9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d0f3      	beq.n	800fe8a <_fflush_r+0xa>
 800fea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fea4:	07d0      	lsls	r0, r2, #31
 800fea6:	d404      	bmi.n	800feb2 <_fflush_r+0x32>
 800fea8:	0599      	lsls	r1, r3, #22
 800feaa:	d402      	bmi.n	800feb2 <_fflush_r+0x32>
 800feac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800feae:	f7fe fb3e 	bl	800e52e <__retarget_lock_acquire_recursive>
 800feb2:	4628      	mov	r0, r5
 800feb4:	4621      	mov	r1, r4
 800feb6:	f7ff ff5f 	bl	800fd78 <__sflush_r>
 800feba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800febc:	07da      	lsls	r2, r3, #31
 800febe:	4605      	mov	r5, r0
 800fec0:	d4e4      	bmi.n	800fe8c <_fflush_r+0xc>
 800fec2:	89a3      	ldrh	r3, [r4, #12]
 800fec4:	059b      	lsls	r3, r3, #22
 800fec6:	d4e1      	bmi.n	800fe8c <_fflush_r+0xc>
 800fec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800feca:	f7fe fb31 	bl	800e530 <__retarget_lock_release_recursive>
 800fece:	e7dd      	b.n	800fe8c <_fflush_r+0xc>

0800fed0 <__swhatbuf_r>:
 800fed0:	b570      	push	{r4, r5, r6, lr}
 800fed2:	460c      	mov	r4, r1
 800fed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fed8:	2900      	cmp	r1, #0
 800feda:	b096      	sub	sp, #88	@ 0x58
 800fedc:	4615      	mov	r5, r2
 800fede:	461e      	mov	r6, r3
 800fee0:	da0d      	bge.n	800fefe <__swhatbuf_r+0x2e>
 800fee2:	89a3      	ldrh	r3, [r4, #12]
 800fee4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fee8:	f04f 0100 	mov.w	r1, #0
 800feec:	bf14      	ite	ne
 800feee:	2340      	movne	r3, #64	@ 0x40
 800fef0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fef4:	2000      	movs	r0, #0
 800fef6:	6031      	str	r1, [r6, #0]
 800fef8:	602b      	str	r3, [r5, #0]
 800fefa:	b016      	add	sp, #88	@ 0x58
 800fefc:	bd70      	pop	{r4, r5, r6, pc}
 800fefe:	466a      	mov	r2, sp
 800ff00:	f000 f87c 	bl	800fffc <_fstat_r>
 800ff04:	2800      	cmp	r0, #0
 800ff06:	dbec      	blt.n	800fee2 <__swhatbuf_r+0x12>
 800ff08:	9901      	ldr	r1, [sp, #4]
 800ff0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ff0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ff12:	4259      	negs	r1, r3
 800ff14:	4159      	adcs	r1, r3
 800ff16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ff1a:	e7eb      	b.n	800fef4 <__swhatbuf_r+0x24>

0800ff1c <__smakebuf_r>:
 800ff1c:	898b      	ldrh	r3, [r1, #12]
 800ff1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff20:	079d      	lsls	r5, r3, #30
 800ff22:	4606      	mov	r6, r0
 800ff24:	460c      	mov	r4, r1
 800ff26:	d507      	bpl.n	800ff38 <__smakebuf_r+0x1c>
 800ff28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ff2c:	6023      	str	r3, [r4, #0]
 800ff2e:	6123      	str	r3, [r4, #16]
 800ff30:	2301      	movs	r3, #1
 800ff32:	6163      	str	r3, [r4, #20]
 800ff34:	b003      	add	sp, #12
 800ff36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff38:	ab01      	add	r3, sp, #4
 800ff3a:	466a      	mov	r2, sp
 800ff3c:	f7ff ffc8 	bl	800fed0 <__swhatbuf_r>
 800ff40:	9f00      	ldr	r7, [sp, #0]
 800ff42:	4605      	mov	r5, r0
 800ff44:	4639      	mov	r1, r7
 800ff46:	4630      	mov	r0, r6
 800ff48:	f7ff f9ce 	bl	800f2e8 <_malloc_r>
 800ff4c:	b948      	cbnz	r0, 800ff62 <__smakebuf_r+0x46>
 800ff4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff52:	059a      	lsls	r2, r3, #22
 800ff54:	d4ee      	bmi.n	800ff34 <__smakebuf_r+0x18>
 800ff56:	f023 0303 	bic.w	r3, r3, #3
 800ff5a:	f043 0302 	orr.w	r3, r3, #2
 800ff5e:	81a3      	strh	r3, [r4, #12]
 800ff60:	e7e2      	b.n	800ff28 <__smakebuf_r+0xc>
 800ff62:	89a3      	ldrh	r3, [r4, #12]
 800ff64:	6020      	str	r0, [r4, #0]
 800ff66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff6a:	81a3      	strh	r3, [r4, #12]
 800ff6c:	9b01      	ldr	r3, [sp, #4]
 800ff6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ff72:	b15b      	cbz	r3, 800ff8c <__smakebuf_r+0x70>
 800ff74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ff78:	4630      	mov	r0, r6
 800ff7a:	f000 f851 	bl	8010020 <_isatty_r>
 800ff7e:	b128      	cbz	r0, 800ff8c <__smakebuf_r+0x70>
 800ff80:	89a3      	ldrh	r3, [r4, #12]
 800ff82:	f023 0303 	bic.w	r3, r3, #3
 800ff86:	f043 0301 	orr.w	r3, r3, #1
 800ff8a:	81a3      	strh	r3, [r4, #12]
 800ff8c:	89a3      	ldrh	r3, [r4, #12]
 800ff8e:	431d      	orrs	r5, r3
 800ff90:	81a5      	strh	r5, [r4, #12]
 800ff92:	e7cf      	b.n	800ff34 <__smakebuf_r+0x18>

0800ff94 <_putc_r>:
 800ff94:	b570      	push	{r4, r5, r6, lr}
 800ff96:	460d      	mov	r5, r1
 800ff98:	4614      	mov	r4, r2
 800ff9a:	4606      	mov	r6, r0
 800ff9c:	b118      	cbz	r0, 800ffa6 <_putc_r+0x12>
 800ff9e:	6a03      	ldr	r3, [r0, #32]
 800ffa0:	b90b      	cbnz	r3, 800ffa6 <_putc_r+0x12>
 800ffa2:	f7fe f8c1 	bl	800e128 <__sinit>
 800ffa6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ffa8:	07d8      	lsls	r0, r3, #31
 800ffaa:	d405      	bmi.n	800ffb8 <_putc_r+0x24>
 800ffac:	89a3      	ldrh	r3, [r4, #12]
 800ffae:	0599      	lsls	r1, r3, #22
 800ffb0:	d402      	bmi.n	800ffb8 <_putc_r+0x24>
 800ffb2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ffb4:	f7fe fabb 	bl	800e52e <__retarget_lock_acquire_recursive>
 800ffb8:	68a3      	ldr	r3, [r4, #8]
 800ffba:	3b01      	subs	r3, #1
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	60a3      	str	r3, [r4, #8]
 800ffc0:	da05      	bge.n	800ffce <_putc_r+0x3a>
 800ffc2:	69a2      	ldr	r2, [r4, #24]
 800ffc4:	4293      	cmp	r3, r2
 800ffc6:	db12      	blt.n	800ffee <_putc_r+0x5a>
 800ffc8:	b2eb      	uxtb	r3, r5
 800ffca:	2b0a      	cmp	r3, #10
 800ffcc:	d00f      	beq.n	800ffee <_putc_r+0x5a>
 800ffce:	6823      	ldr	r3, [r4, #0]
 800ffd0:	1c5a      	adds	r2, r3, #1
 800ffd2:	6022      	str	r2, [r4, #0]
 800ffd4:	701d      	strb	r5, [r3, #0]
 800ffd6:	b2ed      	uxtb	r5, r5
 800ffd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ffda:	07da      	lsls	r2, r3, #31
 800ffdc:	d405      	bmi.n	800ffea <_putc_r+0x56>
 800ffde:	89a3      	ldrh	r3, [r4, #12]
 800ffe0:	059b      	lsls	r3, r3, #22
 800ffe2:	d402      	bmi.n	800ffea <_putc_r+0x56>
 800ffe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ffe6:	f7fe faa3 	bl	800e530 <__retarget_lock_release_recursive>
 800ffea:	4628      	mov	r0, r5
 800ffec:	bd70      	pop	{r4, r5, r6, pc}
 800ffee:	4629      	mov	r1, r5
 800fff0:	4622      	mov	r2, r4
 800fff2:	4630      	mov	r0, r6
 800fff4:	f7fe f989 	bl	800e30a <__swbuf_r>
 800fff8:	4605      	mov	r5, r0
 800fffa:	e7ed      	b.n	800ffd8 <_putc_r+0x44>

0800fffc <_fstat_r>:
 800fffc:	b538      	push	{r3, r4, r5, lr}
 800fffe:	4d07      	ldr	r5, [pc, #28]	@ (801001c <_fstat_r+0x20>)
 8010000:	2300      	movs	r3, #0
 8010002:	4604      	mov	r4, r0
 8010004:	4608      	mov	r0, r1
 8010006:	4611      	mov	r1, r2
 8010008:	602b      	str	r3, [r5, #0]
 801000a:	f7f3 f97c 	bl	8003306 <_fstat>
 801000e:	1c43      	adds	r3, r0, #1
 8010010:	d102      	bne.n	8010018 <_fstat_r+0x1c>
 8010012:	682b      	ldr	r3, [r5, #0]
 8010014:	b103      	cbz	r3, 8010018 <_fstat_r+0x1c>
 8010016:	6023      	str	r3, [r4, #0]
 8010018:	bd38      	pop	{r3, r4, r5, pc}
 801001a:	bf00      	nop
 801001c:	200019ac 	.word	0x200019ac

08010020 <_isatty_r>:
 8010020:	b538      	push	{r3, r4, r5, lr}
 8010022:	4d06      	ldr	r5, [pc, #24]	@ (801003c <_isatty_r+0x1c>)
 8010024:	2300      	movs	r3, #0
 8010026:	4604      	mov	r4, r0
 8010028:	4608      	mov	r0, r1
 801002a:	602b      	str	r3, [r5, #0]
 801002c:	f7f3 f97b 	bl	8003326 <_isatty>
 8010030:	1c43      	adds	r3, r0, #1
 8010032:	d102      	bne.n	801003a <_isatty_r+0x1a>
 8010034:	682b      	ldr	r3, [r5, #0]
 8010036:	b103      	cbz	r3, 801003a <_isatty_r+0x1a>
 8010038:	6023      	str	r3, [r4, #0]
 801003a:	bd38      	pop	{r3, r4, r5, pc}
 801003c:	200019ac 	.word	0x200019ac

08010040 <_sbrk_r>:
 8010040:	b538      	push	{r3, r4, r5, lr}
 8010042:	4d06      	ldr	r5, [pc, #24]	@ (801005c <_sbrk_r+0x1c>)
 8010044:	2300      	movs	r3, #0
 8010046:	4604      	mov	r4, r0
 8010048:	4608      	mov	r0, r1
 801004a:	602b      	str	r3, [r5, #0]
 801004c:	f7f3 f984 	bl	8003358 <_sbrk>
 8010050:	1c43      	adds	r3, r0, #1
 8010052:	d102      	bne.n	801005a <_sbrk_r+0x1a>
 8010054:	682b      	ldr	r3, [r5, #0]
 8010056:	b103      	cbz	r3, 801005a <_sbrk_r+0x1a>
 8010058:	6023      	str	r3, [r4, #0]
 801005a:	bd38      	pop	{r3, r4, r5, pc}
 801005c:	200019ac 	.word	0x200019ac

08010060 <__assert_func>:
 8010060:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010062:	4614      	mov	r4, r2
 8010064:	461a      	mov	r2, r3
 8010066:	4b09      	ldr	r3, [pc, #36]	@ (801008c <__assert_func+0x2c>)
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	4605      	mov	r5, r0
 801006c:	68d8      	ldr	r0, [r3, #12]
 801006e:	b14c      	cbz	r4, 8010084 <__assert_func+0x24>
 8010070:	4b07      	ldr	r3, [pc, #28]	@ (8010090 <__assert_func+0x30>)
 8010072:	9100      	str	r1, [sp, #0]
 8010074:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010078:	4906      	ldr	r1, [pc, #24]	@ (8010094 <__assert_func+0x34>)
 801007a:	462b      	mov	r3, r5
 801007c:	f000 f842 	bl	8010104 <fiprintf>
 8010080:	f000 f852 	bl	8010128 <abort>
 8010084:	4b04      	ldr	r3, [pc, #16]	@ (8010098 <__assert_func+0x38>)
 8010086:	461c      	mov	r4, r3
 8010088:	e7f3      	b.n	8010072 <__assert_func+0x12>
 801008a:	bf00      	nop
 801008c:	20000058 	.word	0x20000058
 8010090:	080119c1 	.word	0x080119c1
 8010094:	080119ce 	.word	0x080119ce
 8010098:	080119fc 	.word	0x080119fc

0801009c <_calloc_r>:
 801009c:	b570      	push	{r4, r5, r6, lr}
 801009e:	fba1 5402 	umull	r5, r4, r1, r2
 80100a2:	b934      	cbnz	r4, 80100b2 <_calloc_r+0x16>
 80100a4:	4629      	mov	r1, r5
 80100a6:	f7ff f91f 	bl	800f2e8 <_malloc_r>
 80100aa:	4606      	mov	r6, r0
 80100ac:	b928      	cbnz	r0, 80100ba <_calloc_r+0x1e>
 80100ae:	4630      	mov	r0, r6
 80100b0:	bd70      	pop	{r4, r5, r6, pc}
 80100b2:	220c      	movs	r2, #12
 80100b4:	6002      	str	r2, [r0, #0]
 80100b6:	2600      	movs	r6, #0
 80100b8:	e7f9      	b.n	80100ae <_calloc_r+0x12>
 80100ba:	462a      	mov	r2, r5
 80100bc:	4621      	mov	r1, r4
 80100be:	f7fe f9b9 	bl	800e434 <memset>
 80100c2:	e7f4      	b.n	80100ae <_calloc_r+0x12>

080100c4 <__ascii_mbtowc>:
 80100c4:	b082      	sub	sp, #8
 80100c6:	b901      	cbnz	r1, 80100ca <__ascii_mbtowc+0x6>
 80100c8:	a901      	add	r1, sp, #4
 80100ca:	b142      	cbz	r2, 80100de <__ascii_mbtowc+0x1a>
 80100cc:	b14b      	cbz	r3, 80100e2 <__ascii_mbtowc+0x1e>
 80100ce:	7813      	ldrb	r3, [r2, #0]
 80100d0:	600b      	str	r3, [r1, #0]
 80100d2:	7812      	ldrb	r2, [r2, #0]
 80100d4:	1e10      	subs	r0, r2, #0
 80100d6:	bf18      	it	ne
 80100d8:	2001      	movne	r0, #1
 80100da:	b002      	add	sp, #8
 80100dc:	4770      	bx	lr
 80100de:	4610      	mov	r0, r2
 80100e0:	e7fb      	b.n	80100da <__ascii_mbtowc+0x16>
 80100e2:	f06f 0001 	mvn.w	r0, #1
 80100e6:	e7f8      	b.n	80100da <__ascii_mbtowc+0x16>

080100e8 <__ascii_wctomb>:
 80100e8:	4603      	mov	r3, r0
 80100ea:	4608      	mov	r0, r1
 80100ec:	b141      	cbz	r1, 8010100 <__ascii_wctomb+0x18>
 80100ee:	2aff      	cmp	r2, #255	@ 0xff
 80100f0:	d904      	bls.n	80100fc <__ascii_wctomb+0x14>
 80100f2:	228a      	movs	r2, #138	@ 0x8a
 80100f4:	601a      	str	r2, [r3, #0]
 80100f6:	f04f 30ff 	mov.w	r0, #4294967295
 80100fa:	4770      	bx	lr
 80100fc:	700a      	strb	r2, [r1, #0]
 80100fe:	2001      	movs	r0, #1
 8010100:	4770      	bx	lr
	...

08010104 <fiprintf>:
 8010104:	b40e      	push	{r1, r2, r3}
 8010106:	b503      	push	{r0, r1, lr}
 8010108:	4601      	mov	r1, r0
 801010a:	ab03      	add	r3, sp, #12
 801010c:	4805      	ldr	r0, [pc, #20]	@ (8010124 <fiprintf+0x20>)
 801010e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010112:	6800      	ldr	r0, [r0, #0]
 8010114:	9301      	str	r3, [sp, #4]
 8010116:	f7ff fd17 	bl	800fb48 <_vfiprintf_r>
 801011a:	b002      	add	sp, #8
 801011c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010120:	b003      	add	sp, #12
 8010122:	4770      	bx	lr
 8010124:	20000058 	.word	0x20000058

08010128 <abort>:
 8010128:	b508      	push	{r3, lr}
 801012a:	2006      	movs	r0, #6
 801012c:	f000 f82c 	bl	8010188 <raise>
 8010130:	2001      	movs	r0, #1
 8010132:	f7f3 f8b4 	bl	800329e <_exit>

08010136 <_raise_r>:
 8010136:	291f      	cmp	r1, #31
 8010138:	b538      	push	{r3, r4, r5, lr}
 801013a:	4605      	mov	r5, r0
 801013c:	460c      	mov	r4, r1
 801013e:	d904      	bls.n	801014a <_raise_r+0x14>
 8010140:	2316      	movs	r3, #22
 8010142:	6003      	str	r3, [r0, #0]
 8010144:	f04f 30ff 	mov.w	r0, #4294967295
 8010148:	bd38      	pop	{r3, r4, r5, pc}
 801014a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801014c:	b112      	cbz	r2, 8010154 <_raise_r+0x1e>
 801014e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010152:	b94b      	cbnz	r3, 8010168 <_raise_r+0x32>
 8010154:	4628      	mov	r0, r5
 8010156:	f000 f831 	bl	80101bc <_getpid_r>
 801015a:	4622      	mov	r2, r4
 801015c:	4601      	mov	r1, r0
 801015e:	4628      	mov	r0, r5
 8010160:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010164:	f000 b818 	b.w	8010198 <_kill_r>
 8010168:	2b01      	cmp	r3, #1
 801016a:	d00a      	beq.n	8010182 <_raise_r+0x4c>
 801016c:	1c59      	adds	r1, r3, #1
 801016e:	d103      	bne.n	8010178 <_raise_r+0x42>
 8010170:	2316      	movs	r3, #22
 8010172:	6003      	str	r3, [r0, #0]
 8010174:	2001      	movs	r0, #1
 8010176:	e7e7      	b.n	8010148 <_raise_r+0x12>
 8010178:	2100      	movs	r1, #0
 801017a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801017e:	4620      	mov	r0, r4
 8010180:	4798      	blx	r3
 8010182:	2000      	movs	r0, #0
 8010184:	e7e0      	b.n	8010148 <_raise_r+0x12>
	...

08010188 <raise>:
 8010188:	4b02      	ldr	r3, [pc, #8]	@ (8010194 <raise+0xc>)
 801018a:	4601      	mov	r1, r0
 801018c:	6818      	ldr	r0, [r3, #0]
 801018e:	f7ff bfd2 	b.w	8010136 <_raise_r>
 8010192:	bf00      	nop
 8010194:	20000058 	.word	0x20000058

08010198 <_kill_r>:
 8010198:	b538      	push	{r3, r4, r5, lr}
 801019a:	4d07      	ldr	r5, [pc, #28]	@ (80101b8 <_kill_r+0x20>)
 801019c:	2300      	movs	r3, #0
 801019e:	4604      	mov	r4, r0
 80101a0:	4608      	mov	r0, r1
 80101a2:	4611      	mov	r1, r2
 80101a4:	602b      	str	r3, [r5, #0]
 80101a6:	f7f3 f86a 	bl	800327e <_kill>
 80101aa:	1c43      	adds	r3, r0, #1
 80101ac:	d102      	bne.n	80101b4 <_kill_r+0x1c>
 80101ae:	682b      	ldr	r3, [r5, #0]
 80101b0:	b103      	cbz	r3, 80101b4 <_kill_r+0x1c>
 80101b2:	6023      	str	r3, [r4, #0]
 80101b4:	bd38      	pop	{r3, r4, r5, pc}
 80101b6:	bf00      	nop
 80101b8:	200019ac 	.word	0x200019ac

080101bc <_getpid_r>:
 80101bc:	f7f3 b857 	b.w	800326e <_getpid>

080101c0 <_init>:
 80101c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101c2:	bf00      	nop
 80101c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80101c6:	bc08      	pop	{r3}
 80101c8:	469e      	mov	lr, r3
 80101ca:	4770      	bx	lr

080101cc <_fini>:
 80101cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101ce:	bf00      	nop
 80101d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80101d2:	bc08      	pop	{r3}
 80101d4:	469e      	mov	lr, r3
 80101d6:	4770      	bx	lr
