<profile>

<section name = "Vivado HLS Report for 'AddBias'" level="0">
<item name = "Date">Mon Feb 27 15:59:43 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">hls_project</item>
<item name = "Solution">kernel_1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.091, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">51, 196611, 51, 196611, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">49, 196609, 3, 1, 1, 48 ~ 196608, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 794, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 224, 176, -</column>
<column name="Multiplexer">-, -, -, 195, -</column>
<column name="Register">-, -, 611, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bias_0_U">AddBias_bias_0, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_1_U">AddBias_bias_1, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_10_U">AddBias_bias_10, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_11_U">AddBias_bias_11, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_12_U">AddBias_bias_12, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_13_U">AddBias_bias_13, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_14_U">AddBias_bias_14, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_15_U">AddBias_bias_15, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_2_U">AddBias_bias_2, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_3_U">AddBias_bias_3, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_4_U">AddBias_bias_4, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_5_U">AddBias_bias_5, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_6_U">AddBias_bias_6, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_7_U">AddBias_bias_7, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_8_U">AddBias_bias_8, 0, 14, 11, 0, 48, 14, 1, 672</column>
<column name="bias_9_U">AddBias_bias_9, 0, 14, 11, 0, 48, 14, 1, 672</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln215_10_fu_906_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_11_fu_915_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_12_fu_924_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_13_fu_933_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_14_fu_942_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_15_fu_951_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_1_fu_825_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_2_fu_834_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_3_fu_843_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_4_fu_852_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_5_fu_861_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_6_fu_870_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_7_fu_879_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_8_fu_888_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_9_fu_897_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln215_fu_816_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln525_fu_612_p2">+, 0, 0, 45, 38, 1</column>
<column name="i_fu_806_p2">+, 0, 0, 15, 1, 6</column>
<column name="bound_fu_601_p2">-, 0, 0, 45, 38, 38</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op138">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op16">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln525_fu_607_p2">icmp, 0, 0, 21, 38, 38</column>
<column name="icmp_ln527_fu_618_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="out_data_last_V_fu_993_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln527_fu_624_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_560_p4">9, 2, 6, 12</column>
<column name="i_0_reg_556">9, 2, 6, 12</column>
<column name="in_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="in_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="in_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="in_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="in_V_user_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_545">9, 2, 38, 76</column>
<column name="out_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_data_V_din">15, 3, 512, 1536</column>
<column name="out_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_last_V_din">15, 3, 1, 3</column>
<column name="out_V_user_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="bound_reg_999">34, 0, 38, 4</column>
<column name="i_0_reg_556">6, 0, 6, 0</column>
<column name="i_reg_1178">6, 0, 6, 0</column>
<column name="icmp_ln525_reg_1004">1, 0, 1, 0</column>
<column name="icmp_ln525_reg_1004_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_545">38, 0, 38, 0</column>
<column name="p_Result_10_reg_1128">32, 0, 32, 0</column>
<column name="p_Result_11_reg_1138">32, 0, 32, 0</column>
<column name="p_Result_12_reg_1148">32, 0, 32, 0</column>
<column name="p_Result_13_reg_1158">32, 0, 32, 0</column>
<column name="p_Result_14_reg_1168">32, 0, 32, 0</column>
<column name="p_Result_1_reg_1028">32, 0, 32, 0</column>
<column name="p_Result_2_reg_1038">32, 0, 32, 0</column>
<column name="p_Result_3_reg_1048">32, 0, 32, 0</column>
<column name="p_Result_4_reg_1058">32, 0, 32, 0</column>
<column name="p_Result_5_reg_1068">32, 0, 32, 0</column>
<column name="p_Result_6_reg_1078">32, 0, 32, 0</column>
<column name="p_Result_7_reg_1088">32, 0, 32, 0</column>
<column name="p_Result_8_reg_1098">32, 0, 32, 0</column>
<column name="p_Result_9_reg_1108">32, 0, 32, 0</column>
<column name="p_Result_s_reg_1118">32, 0, 32, 0</column>
<column name="select_ln527_reg_1013">6, 0, 6, 0</column>
<column name="trunc_ln647_reg_1018">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AddBias, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AddBias, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AddBias, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AddBias, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AddBias, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AddBias, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AddBias, return value</column>
<column name="in_V_data_V_dout">in, 512, ap_fifo, in_V_data_V, pointer</column>
<column name="in_V_data_V_empty_n">in, 1, ap_fifo, in_V_data_V, pointer</column>
<column name="in_V_data_V_read">out, 1, ap_fifo, in_V_data_V, pointer</column>
<column name="in_V_id_V_dout">in, 8, ap_fifo, in_V_id_V, pointer</column>
<column name="in_V_id_V_empty_n">in, 1, ap_fifo, in_V_id_V, pointer</column>
<column name="in_V_id_V_read">out, 1, ap_fifo, in_V_id_V, pointer</column>
<column name="in_V_dest_V_dout">in, 8, ap_fifo, in_V_dest_V, pointer</column>
<column name="in_V_dest_V_empty_n">in, 1, ap_fifo, in_V_dest_V, pointer</column>
<column name="in_V_dest_V_read">out, 1, ap_fifo, in_V_dest_V, pointer</column>
<column name="in_V_user_V_dout">in, 16, ap_fifo, in_V_user_V, pointer</column>
<column name="in_V_user_V_empty_n">in, 1, ap_fifo, in_V_user_V, pointer</column>
<column name="in_V_user_V_read">out, 1, ap_fifo, in_V_user_V, pointer</column>
<column name="in_V_last_V_dout">in, 1, ap_fifo, in_V_last_V, pointer</column>
<column name="in_V_last_V_empty_n">in, 1, ap_fifo, in_V_last_V, pointer</column>
<column name="in_V_last_V_read">out, 1, ap_fifo, in_V_last_V, pointer</column>
<column name="out_V_data_V_din">out, 512, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_full_n">in, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_write">out, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_id_V_din">out, 8, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_full_n">in, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_write">out, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_dest_V_din">out, 8, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_full_n">in, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_write">out, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_user_V_din">out, 16, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_full_n">in, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_write">out, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_last_V_din">out, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_full_n">in, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_write">out, 1, ap_fifo, out_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
