# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:52:36 on Dec 13,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling package top_sv_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:52:36 on Dec 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 17:52:36 on Dec 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=0
# b=0
# Name=From Driver Half_Adder Singls t2
# a=0
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=0
# b=0
# Name=From Driver Half_Adder Singls t2
# a=0
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:52:55 on Dec 13,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling package top_sv_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:52:55 on Dec 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:56 on Dec 13,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 17:52:56 on Dec 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=0
# b=0
# Name=From Driver Half_Adder Singls t2
# a=0
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=0
# b=0
# Name=From Driver Half_Adder Singls t2
# a=0
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:01:38 on Dec 13,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling package top_sv_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:01:38 on Dec 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:01:39 on Dec 13,2025, Elapsed time: 0:08:43
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 18:01:39 on Dec 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=0
# b=0
# Name=From Driver Half_Adder Singls t2
# a=0
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=0
# b=0
# Name=From Driver Half_Adder Singls t2
# a=0
# b=0
# Name=From Genrator Half_Adder Singls t1
# a=1
# b=0
# Name=From Driver Half_Adder Singls t2
# a=1
# b=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:02:25 on Dec 13,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling package top_sv_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:02:25 on Dec 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:02:26 on Dec 13,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 18:02:26 on Dec 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Name=From Genrator Half_Adder Singls t1
# a=640914593
# b=-37395209
# Name=From Driver Half_Adder Singls t2
# a=640914593
# b=-37395209
# Name=From Genrator Half_Adder Singls t1
# a=570711590
# b=-114383018
# Name=From Driver Half_Adder Singls t2
# a=570711590
# b=-114383018
# Name=From Genrator Half_Adder Singls t1
# a=1400967561
# b=-1525379738
# Name=From Driver Half_Adder Singls t2
# a=1400967561
# b=-1525379738
# Name=From Genrator Half_Adder Singls t1
# a=1716288200
# b=1908384288
# Name=From Driver Half_Adder Singls t2
# a=1716288200
# b=1908384288
# Name=From Genrator Half_Adder Singls t1
# a=42767212
# b=-88046693
# Name=From Driver Half_Adder Singls t2
# a=42767212
# b=-88046693
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:02:43 on Dec 13,2025
# vlog -reportprogress 300 top.sv "+acc" 
# -- Compiling package top_sv_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:02:43 on Dec 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:02:44 on Dec 13,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 18:02:44 on Dec 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Name=From Genrator Half_Adder Singls t1
# a=100
# b=-49
# Name=From Driver Half_Adder Singls t2
# a=100
# b=-49
# Name=From Genrator Half_Adder Singls t1
# a=-11
# b=33
# Name=From Driver Half_Adder Singls t2
# a=-11
# b=33
# Name=From Genrator Half_Adder Singls t1
# a=-36
# b=-37
# Name=From Driver Half_Adder Singls t2
# a=-36
# b=-37
# Name=From Genrator Half_Adder Singls t1
# a=-49
# b=25
# Name=From Driver Half_Adder Singls t2
# a=-49
# b=25
# Name=From Genrator Half_Adder Singls t1
# a=35
# b=98
# Name=From Driver Half_Adder Singls t2
# a=35
# b=98
# End time: 18:06:48 on Dec 13,2025, Elapsed time: 0:04:04
# Errors: 0, Warnings: 0
