{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395665060126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395665060128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 18:14:19 2014 " "Processing started: Mon Mar 24 18:14:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395665060128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395665060128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395665060129 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395665060446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRANSMIT-main " "Found design unit 1: TRANSMIT-main" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395665061176 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRANSMIT " "Found entity 1: TRANSMIT" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395665061176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395665061176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-main " "Found design unit 1: UART-main" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395665061178 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395665061178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395665061178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-main " "Found design unit 1: ADC-main" {  } { { "ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395665061180 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395665061180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395665061180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC " "Elaborating entity \"ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1395665061292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "txrdy ADC.vhd(45) " "VHDL Process Statement warning at ADC.vhd(45): signal \"txrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395665061299 "|ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:send_data " "Elaborating entity \"UART\" for hierarchy \"UART:send_data\"" {  } { { "ADC.vhd" "send_data" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395665061321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANSMIT UART:send_data\|TRANSMIT:transmitter " "Elaborating entity \"TRANSMIT\" for hierarchy \"UART:send_data\|TRANSMIT:transmitter\"" {  } { { "../UART/UART.vhd" "transmitter" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395665061325 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger TRANSMIT.vhd(22) " "VHDL Process Statement warning at TRANSMIT.vhd(22): inferring latch(es) for signal or variable \"trigger\", which holds its previous value in one or more paths through the process" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1395665061326 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step TRANSMIT.vhd(37) " "VHDL Process Statement warning at TRANSMIT.vhd(37): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395665061326 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger TRANSMIT.vhd(37) " "VHDL Process Statement warning at TRANSMIT.vhd(37): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395665061326 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA TRANSMIT.vhd(38) " "VHDL Process Statement warning at TRANSMIT.vhd(38): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395665061326 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch TRANSMIT.vhd(31) " "VHDL Process Statement warning at TRANSMIT.vhd(31): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1395665061326 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[0\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061326 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[1\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061327 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[2\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061327 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[3\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061327 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[4\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061327 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[5\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061327 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[6\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061327 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[7\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061327 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger TRANSMIT.vhd(22) " "Inferred latch for \"trigger\" at TRANSMIT.vhd(22)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395665061327 "|ADC|UART:send_data|TRANSMIT:transmitter"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART:send_data\|TRANSMIT:transmitter\|trigger " "LATCH primitive \"UART:send_data\|TRANSMIT:transmitter\|trigger\" is permanently disabled" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1395665061385 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 11 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1395665061885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1395665061956 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1395665061956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1395665061956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1395665061956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395665062100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 18:14:22 2014 " "Processing ended: Mon Mar 24 18:14:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395665062100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395665062100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395665062100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395665062100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395665069648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395665069651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 18:14:27 2014 " "Processing started: Mon Mar 24 18:14:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395665069651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1395665069651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1395665069653 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1395665069840 ""}
{ "Info" "0" "" "Project  = ADC" {  } {  } 0 0 "Project  = ADC" 0 0 "Fitter" 0 0 1395665069848 ""}
{ "Info" "0" "" "Revision = ADC" {  } {  } 0 0 "Revision = ADC" 0 0 "Fitter" 0 0 1395665069849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1395665070199 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC 5M1270ZT144A5 " "Selected device 5M1270ZT144A5 for design \"ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1395665070215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1395665070491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1395665070492 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1395665070696 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1395665070771 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144A5 " "Device 5M240ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1395665071171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144A5 " "Device 5M570ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1395665071171 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1395665071171 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 28 " "No exact pin location assignment(s) for 1 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BIN " "Pin BIN not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { BIN } } } { "ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 13 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ADC/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1395665071264 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1395665071264 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1395665071699 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC.sdc " "Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1395665071708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1395665071713 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1395665071743 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1395665071743 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1395665071745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1395665071745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1395665071745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          RST " "   1.000          RST" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1395665071745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UART:send_data\|tx_clk_tick " "   1.000 UART:send_data\|tx_clk_tick" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1395665071745 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1395665071745 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1395665071766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1395665071769 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1395665071850 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 89 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 89" {  } { { "ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1395665071891 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "UART:send_data\|TRANSMIT:transmitter\|ready~0 Global clock " "Automatically promoted signal \"UART:send_data\|TRANSMIT:transmitter\|ready~0\" to use Global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 33 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1395665071892 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "UART:send_data\|tx_clk_tick Global clock " "Automatically promoted signal \"UART:send_data\|tx_clk_tick\" to use Global clock" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 31 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1395665071893 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RST Global clock " "Automatically promoted some destinations of signal \"RST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UART:send_data\|TRANSMIT:transmitter\|TX~4 " "Destination \"UART:send_data\|TRANSMIT:transmitter\|TX~4\" may be non-global or may not use global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1395665071893 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UART:send_data\|TRANSMIT:transmitter\|ready~0 " "Destination \"UART:send_data\|TRANSMIT:transmitter\|ready~0\" may be non-global or may not use global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1395665071893 ""}  } { { "ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1395665071893 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "RST " "Pin \"RST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { RST } } } { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 10 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ADC/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1395665071894 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1395665071895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1395665071916 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1395665071998 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1395665072106 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1395665072107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1395665072108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1395665072109 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1395665072119 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1395665072119 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1395665072119 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 2 23 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1395665072123 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 8 22 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1395665072123 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 28 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1395665072123 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 14 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1395665072123 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1395665072123 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1395665072123 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395665072173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1395665072519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395665072644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1395665072658 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1395665073337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395665073338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1395665073384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ADC/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1395665073622 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1395665073622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395665073828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1395665073829 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1395665073829 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1395665073845 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395665073855 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1395665073880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/singularity/GIT/2D-Mapping-VHDL/ADC/output_files/ADC.fit.smsg " "Generated suppressed messages file /home/singularity/GIT/2D-Mapping-VHDL/ADC/output_files/ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1395665073964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395665074004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 18:14:34 2014 " "Processing ended: Mon Mar 24 18:14:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395665074004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395665074004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395665074004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1395665074004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1395665080496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395665080498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 18:14:40 2014 " "Processing started: Mon Mar 24 18:14:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395665080498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1395665080498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1395665080499 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1395665081010 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1395665081024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395665081243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 18:14:41 2014 " "Processing ended: Mon Mar 24 18:14:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395665081243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395665081243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395665081243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1395665081243 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1395665081916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1395665087486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395665087488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 18:14:47 2014 " "Processing started: Mon Mar 24 18:14:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395665087488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395665087488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC -c ADC " "Command: quartus_sta ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395665087490 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1395665087546 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395665087770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1395665087910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1395665087910 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1395665088191 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1395665088953 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1395665089064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC.sdc " "Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1395665089100 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1395665089102 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:send_data\|tx_clk_tick UART:send_data\|tx_clk_tick " "create_clock -period 1.000 -name UART:send_data\|tx_clk_tick UART:send_data\|tx_clk_tick" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST RST " "create_clock -period 1.000 -name RST RST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089117 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089117 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1395665089126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1395665089155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.694 " "Worst-case setup slack is -10.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.694             -26.566 UART:send_data\|tx_clk_tick  " "  -10.694             -26.566 UART:send_data\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.164             -69.838 CLK  " "   -6.164             -69.838 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1395665089157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.094 " "Worst-case hold slack is 1.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.094               0.000 UART:send_data\|tx_clk_tick  " "    1.094               0.000 UART:send_data\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.594               0.000 CLK  " "    2.594               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1395665089162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.169 " "Worst-case recovery slack is -9.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.169             -45.672 UART:send_data\|tx_clk_tick  " "   -9.169             -45.672 UART:send_data\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.584             -78.176 CLK  " "   -5.584             -78.176 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1395665089166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.467 " "Worst-case removal slack is 2.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.467               0.000 UART:send_data\|tx_clk_tick  " "    2.467               0.000 UART:send_data\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.522               0.000 CLK  " "    5.522               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1395665089170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 RST  " "   -2.289              -2.289 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 UART:send_data\|tx_clk_tick  " "    0.230               0.000 UART:send_data\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1395665089173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1395665089173 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1395665089343 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1395665089387 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1395665089388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395665089508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 18:14:49 2014 " "Processing ended: Mon Mar 24 18:14:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395665089508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395665089508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395665089508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395665089508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395665097383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395665097385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 18:14:56 2014 " "Processing started: Mon Mar 24 18:14:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395665097385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395665097385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395665097386 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ADC.vho ADC_vhd.sdo /home/singularity/GIT/2D-Mapping-VHDL/ADC/simulation/modelsim/ simulation " "Generated files \"ADC.vho\" and \"ADC_vhd.sdo\" in directory \"/home/singularity/GIT/2D-Mapping-VHDL/ADC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1395665097900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395665097957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 18:14:57 2014 " "Processing ended: Mon Mar 24 18:14:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395665097957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395665097957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395665097957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395665097957 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395665098144 ""}
