<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1567' type='bool llvm::SelectionDAG::isBaseWithConstantOffset(llvm::SDValue Op) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1562'>/// Return true if the specified operand is an ISD::ADD with a ConstantSDNode
  /// on the right-hand side, or if it is an ISD::OR with a ConstantSDNode that
  /// is guaranteed to have the same semantics as an ADD. This handles the
  /// equivalence:
  ///     X|Cst == X+Cst iff X&amp;Cst = 0.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='4001' ll='4018' type='bool llvm::SelectionDAG::isBaseWithConstantOffset(llvm::SDValue Op) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9407' u='c' c='_ZNK4llvm12SelectionDAG17InferPtrAlignmentENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='708' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel29SelectAddrModeIndexedBitWidthEN4llvm7SDValueEbjjRS2_S3_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='787' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectAddrModeIndexedEN4llvm7SDValueEjRS2_S3_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='825' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel22SelectAddrModeUnscaledEN4llvm7SDValueEjRS2_S3_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10342' u='c' c='_ZL22replaceZeroVectorStoreRN4llvm12SelectionDAGERNS_11StoreSDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1069' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel20SelectDS1Addr1OffsetEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1144' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel25SelectDS64Bit4ByteAlignedEN4llvm7SDValueERS2_S3_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1245' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel11SelectMUBUFEN4llvm7SDValueERS2_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1406' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel23SelectMUBUFScratchOffenEPN4llvm6SDNodeENS1_7SDValueERS4_S5_S5_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1606' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel10SelectSMRDEN4llvm7SDValueERS2_S3_Rb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1670' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18SelectMOVRELOffsetEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2003' u='c' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel23SelectINTRINSIC_W_CHAINEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2920' u='c' c='_ZNK4llvm20AMDGPUTargetLowering16SelectFlatOffsetEbRNS_12SelectionDAGEPNS_6SDNodeENS_7SDValueERS5_S6_S6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6524' u='c' c='_ZNK4llvm16SITargetLowering18splitBufferOffsetsENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6579' u='c' c='_ZNK4llvm16SITargetLowering16setBufferOffsetsENS_7SDValueERNS_12SelectionDAGEPS1_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='592' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrModeImm12EN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='666' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectLdStSORegEN4llvm7SDValueERS2_S3_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='839' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='905' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1049' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeRRSextEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1079' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1141' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeSPEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1177' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1231' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectT2AddrModeImm8EN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1275' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeSoRegEN4llvm7SDValueERS2_S3_S3_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1338' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectT2AddrModeExclusiveEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp' l='121' u='c' c='_ZN12_GLOBAL__N_115BPFDAGToDAGISel10SelectAddrEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp' l='147' u='c' c='_ZN12_GLOBAL__N_115BPFDAGToDAGISel12SelectFIAddrEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16ISelDAGToDAG.cpp' l='123' u='c' c='_ZN4llvm18Mips16DAGToDAGISel10selectAddrEbNS_7SDValueERS1_S2_'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='394' u='c' c='_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='11442' u='c' c='_ZL25getBaseWithConstantOffsetN4llvm7SDValueERS0_RlRNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelDAGToDAG.cpp' l='454' u='c' c='_ZNK12_GLOBAL__N_119SystemZDAGToDAGISel13expandAddressERNS_21SystemZAddressingModeEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='1809' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel23matchAddressRecursivelyEN4llvm7SDValueERNS_18X86ISelAddressModeEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7294' u='c' c='_ZL22LowerAsSplatVectorLoadN4llvm7SDValueENS_3MVTERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='428' u='c' c='_ZNK4llvm19XCoreTargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
