Info: Starting: Create testbench Platform Designer system
Info: C:/Users/kimbe/Documents/ClockAlarm/clock/testbench/clock.ipx
Info: qsys-generate C:\Users\kimbe\Documents\ClockAlarm\clock.qsys --testbench=STANDARD --output-directory=C:\Users\kimbe\Documents\ClockAlarm --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ClockAlarm/clock.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding REG_Bd [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_Bd
Progress: Adding REG_Bn [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_Bn
Progress: Adding REG_Bs [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_Bs
Progress: Adding REG_Bu [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_Bu
Progress: Adding REG_H1 [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_H1
Progress: Adding REG_H2 [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_H2
Progress: Adding REG_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_LED
Progress: Adding REG_M1 [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_M1
Progress: Adding REG_M2 [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_M2
Progress: Adding REG_S1 [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_S1
Progress: Adding REG_S2 [altera_avalon_pio 18.1]
Progress: Parameterizing module REG_S2
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_uart 18.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: clock.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: clock.REG_Bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clock.REG_Bn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clock.REG_Bs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clock.REG_Bu: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: clock.REG_Bd: REG_Bd.external_connection must be exported, or connected to a matching conduit.
Warning: clock.REG_Bn: REG_Bn.external_connection must be exported, or connected to a matching conduit.
Warning: clock.REG_Bs: REG_Bs.external_connection must be exported, or connected to a matching conduit.
Warning: clock.REG_Bu: REG_Bu.external_connection must be exported, or connected to a matching conduit.
Warning: clock.REG_LED: REG_LED.external_connection must be exported, or connected to a matching conduit.
Warning: clock.UART: UART.external_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: C:/Users/kimbe/Documents/ClockAlarm/clock/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\Users\kimbe\Documents\ClockAlarm\clock\testbench\clock.ipx
Progress: Loading ClockAlarm/clock.qsys
Info: C:/Users/kimbe/Documents/ClockAlarm/* matched 12 files in 0,00 seconds
Info: C:/Users/kimbe/Documents/ClockAlarm/ip/**/* matched 0 files in 0,00 seconds
Info: C:/Users/kimbe/Documents/ClockAlarm/*/* matched 30 files in 0,00 seconds
Info: C:\Users\kimbe\Documents\ClockAlarm\clock\testbench\clock.ipx described 0 plugins, 3 paths, in 0,01 seconds
Progress: Loading testbench/clock_tb.qsys
Info: C:/Users/kimbe/Documents/ClockAlarm/clock/testbench/* matched 12 files in 0,02 seconds
Info: C:/Users/kimbe/Documents/ClockAlarm/clock/testbench/*/* matched 9 files in 0,00 seconds
Info: C:/Users/kimbe/.altera.quartus/ip/18.1/**/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0,10 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0,11 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0,01 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,01 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0,01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,15 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,15 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: clock
Info: TB_Gen: System design is: clock
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in
Info: get_interface_property reg_h1_external_connection EXPORT_OF
Info: get_instance_property REG_H1 CLASS_NAME
Info: get_instance_assignment REG_H1 testbench.partner.map.external_connection
Info: get_interface_property reg_h2_external_connection_1 EXPORT_OF
Info: get_instance_property REG_H2 CLASS_NAME
Info: get_instance_assignment REG_H2 testbench.partner.map.external_connection
Info: get_interface_property reg_m1_external_connection EXPORT_OF
Info: get_instance_property REG_M1 CLASS_NAME
Info: get_instance_assignment REG_M1 testbench.partner.map.external_connection
Info: get_interface_property reg_m2_external_connection EXPORT_OF
Info: get_instance_property REG_M2 CLASS_NAME
Info: get_instance_assignment REG_M2 testbench.partner.map.external_connection
Info: get_interface_property reg_s1_external_connection EXPORT_OF
Info: get_instance_property REG_S1 CLASS_NAME
Info: get_instance_assignment REG_S1 testbench.partner.map.external_connection
Info: get_interface_property reg_s2_external_connection EXPORT_OF
Info: get_instance_property REG_S2 CLASS_NAME
Info: get_instance_assignment REG_S2 testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in_reset
Info: get_interface_property timer_irq EXPORT_OF
Info: get_instance_property TIMER CLASS_NAME
Info: get_instance_assignment TIMER testbench.partner.map.irq
Info: send_message Info TB_Gen: Creating testbench system : clock_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : clock_tb with all standard BFMs
Info: create_system clock_tb
Info: add_instance clock_inst clock 
Info: set_use_testbench_naming_pattern true clock
Info: get_instance_interfaces clock_inst
Info: get_instance_interface_property clock_inst clk CLASS_NAME
Info: get_instance_interface_property clock_inst reg_h1_external_connection CLASS_NAME
Info: get_instance_interface_property clock_inst reg_h2_external_connection_1 CLASS_NAME
Info: get_instance_interface_property clock_inst reg_m1_external_connection CLASS_NAME
Info: get_instance_interface_property clock_inst reg_m2_external_connection CLASS_NAME
Info: get_instance_interface_property clock_inst reg_s1_external_connection CLASS_NAME
Info: get_instance_interface_property clock_inst reg_s2_external_connection CLASS_NAME
Info: get_instance_interface_property clock_inst reset CLASS_NAME
Info: get_instance_interface_property clock_inst timer_irq CLASS_NAME
Info: get_instance_interface_property clock_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property clock_inst clk CLASS_NAME
Info: add_instance clock_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property clock_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst clk clockRate
Info: set_instance_parameter_value clock_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value clock_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property clock_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property clock_inst clk CLASS_NAME
Info: get_instance_interfaces clock_inst_clk_bfm
Info: get_instance_interface_property clock_inst_clk_bfm clk CLASS_NAME
Info: add_connection clock_inst_clk_bfm.clk clock_inst.clk
Info: get_instance_interface_property clock_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property clock_inst reset CLASS_NAME
Info: add_instance clock_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property clock_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports clock_inst reset
Info: get_instance_interface_port_property clock_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property clock_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value clock_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value clock_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property clock_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces clock_inst_reset_bfm
Info: get_instance_interface_property clock_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property clock_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property clock_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst reset associatedClock
Info: get_instance_interfaces clock_inst_clk_bfm
Info: get_instance_interface_property clock_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: clock_inst_reset_bfm is not associated to any clock; connecting clock_inst_reset_bfm to 'clock_inst_clk_bfm.clk'
Warning: TB_Gen: clock_inst_reset_bfm is not associated to any clock; connecting clock_inst_reset_bfm to 'clock_inst_clk_bfm.clk'
Info: add_connection clock_inst_clk_bfm.clk clock_inst_reset_bfm.clk
Info: get_instance_interface_property clock_inst reset CLASS_NAME
Info: get_instance_interfaces clock_inst_reset_bfm
Info: get_instance_interface_property clock_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property clock_inst_reset_bfm reset CLASS_NAME
Info: add_connection clock_inst_reset_bfm.reset clock_inst.reset
Info: get_instance_interface_property clock_inst reg_h1_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reg_h1_external_connection
Info: TB_Gen: conduit_end found: reg_h1_external_connection
Info: get_instance_interface_property clock_inst reg_h1_external_connection CLASS_NAME
Info: add_instance clock_inst_reg_h1_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property clock_inst_reg_h1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst reg_h1_external_connection associatedClock
Info: get_instance_interface_parameter_value clock_inst reg_h1_external_connection associatedReset
Info: get_instance_interface_ports clock_inst reg_h1_external_connection
Info: get_instance_interface_port_property clock_inst reg_h1_external_connection reg_h1_external_connection_export ROLE
Info: get_instance_interface_port_property clock_inst reg_h1_external_connection reg_h1_external_connection_export WIDTH
Info: get_instance_interface_port_property clock_inst reg_h1_external_connection reg_h1_external_connection_export DIRECTION
Info: set_instance_parameter_value clock_inst_reg_h1_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value clock_inst_reg_h1_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value clock_inst_reg_h1_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value clock_inst_reg_h1_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value clock_inst_reg_h1_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property clock_inst_reg_h1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property clock_inst reg_h1_external_connection CLASS_NAME
Info: get_instance_interfaces clock_inst_reg_h1_external_connection_bfm
Info: get_instance_interface_property clock_inst_reg_h1_external_connection_bfm conduit CLASS_NAME
Info: add_connection clock_inst_reg_h1_external_connection_bfm.conduit clock_inst.reg_h1_external_connection
Info: get_instance_interface_property clock_inst reg_h2_external_connection_1 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reg_h2_external_connection_1
Info: TB_Gen: conduit_end found: reg_h2_external_connection_1
Info: get_instance_interface_property clock_inst reg_h2_external_connection_1 CLASS_NAME
Info: add_instance clock_inst_reg_h2_external_connection_1_bfm altera_conduit_bfm 
Info: get_instance_property clock_inst_reg_h2_external_connection_1_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst reg_h2_external_connection_1 associatedClock
Info: get_instance_interface_parameter_value clock_inst reg_h2_external_connection_1 associatedReset
Info: get_instance_interface_ports clock_inst reg_h2_external_connection_1
Info: get_instance_interface_port_property clock_inst reg_h2_external_connection_1 reg_h2_external_connection_1_export ROLE
Info: get_instance_interface_port_property clock_inst reg_h2_external_connection_1 reg_h2_external_connection_1_export WIDTH
Info: get_instance_interface_port_property clock_inst reg_h2_external_connection_1 reg_h2_external_connection_1_export DIRECTION
Info: set_instance_parameter_value clock_inst_reg_h2_external_connection_1_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value clock_inst_reg_h2_external_connection_1_bfm ENABLE_RESET 0
Info: set_instance_parameter_value clock_inst_reg_h2_external_connection_1_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value clock_inst_reg_h2_external_connection_1_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value clock_inst_reg_h2_external_connection_1_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property clock_inst_reg_h2_external_connection_1_bfm CLASS_NAME
Info: get_instance_interface_property clock_inst reg_h2_external_connection_1 CLASS_NAME
Info: get_instance_interfaces clock_inst_reg_h2_external_connection_1_bfm
Info: get_instance_interface_property clock_inst_reg_h2_external_connection_1_bfm conduit CLASS_NAME
Info: add_connection clock_inst_reg_h2_external_connection_1_bfm.conduit clock_inst.reg_h2_external_connection_1
Info: get_instance_interface_property clock_inst reg_m1_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reg_m1_external_connection
Info: TB_Gen: conduit_end found: reg_m1_external_connection
Info: get_instance_interface_property clock_inst reg_m1_external_connection CLASS_NAME
Info: add_instance clock_inst_reg_m1_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property clock_inst_reg_m1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst reg_m1_external_connection associatedClock
Info: get_instance_interface_parameter_value clock_inst reg_m1_external_connection associatedReset
Info: get_instance_interface_ports clock_inst reg_m1_external_connection
Info: get_instance_interface_port_property clock_inst reg_m1_external_connection reg_m1_external_connection_export ROLE
Info: get_instance_interface_port_property clock_inst reg_m1_external_connection reg_m1_external_connection_export WIDTH
Info: get_instance_interface_port_property clock_inst reg_m1_external_connection reg_m1_external_connection_export DIRECTION
Info: set_instance_parameter_value clock_inst_reg_m1_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value clock_inst_reg_m1_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value clock_inst_reg_m1_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value clock_inst_reg_m1_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value clock_inst_reg_m1_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property clock_inst_reg_m1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property clock_inst reg_m1_external_connection CLASS_NAME
Info: get_instance_interfaces clock_inst_reg_m1_external_connection_bfm
Info: get_instance_interface_property clock_inst_reg_m1_external_connection_bfm conduit CLASS_NAME
Info: add_connection clock_inst_reg_m1_external_connection_bfm.conduit clock_inst.reg_m1_external_connection
Info: get_instance_interface_property clock_inst reg_m2_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reg_m2_external_connection
Info: TB_Gen: conduit_end found: reg_m2_external_connection
Info: get_instance_interface_property clock_inst reg_m2_external_connection CLASS_NAME
Info: add_instance clock_inst_reg_m2_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property clock_inst_reg_m2_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst reg_m2_external_connection associatedClock
Info: get_instance_interface_parameter_value clock_inst reg_m2_external_connection associatedReset
Info: get_instance_interface_ports clock_inst reg_m2_external_connection
Info: get_instance_interface_port_property clock_inst reg_m2_external_connection reg_m2_external_connection_export ROLE
Info: get_instance_interface_port_property clock_inst reg_m2_external_connection reg_m2_external_connection_export WIDTH
Info: get_instance_interface_port_property clock_inst reg_m2_external_connection reg_m2_external_connection_export DIRECTION
Info: set_instance_parameter_value clock_inst_reg_m2_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value clock_inst_reg_m2_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value clock_inst_reg_m2_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value clock_inst_reg_m2_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value clock_inst_reg_m2_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property clock_inst_reg_m2_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property clock_inst reg_m2_external_connection CLASS_NAME
Info: get_instance_interfaces clock_inst_reg_m2_external_connection_bfm
Info: get_instance_interface_property clock_inst_reg_m2_external_connection_bfm conduit CLASS_NAME
Info: add_connection clock_inst_reg_m2_external_connection_bfm.conduit clock_inst.reg_m2_external_connection
Info: get_instance_interface_property clock_inst reg_s1_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reg_s1_external_connection
Info: TB_Gen: conduit_end found: reg_s1_external_connection
Info: get_instance_interface_property clock_inst reg_s1_external_connection CLASS_NAME
Info: add_instance clock_inst_reg_s1_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property clock_inst_reg_s1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst reg_s1_external_connection associatedClock
Info: get_instance_interface_parameter_value clock_inst reg_s1_external_connection associatedReset
Info: get_instance_interface_ports clock_inst reg_s1_external_connection
Info: get_instance_interface_port_property clock_inst reg_s1_external_connection reg_s1_external_connection_export ROLE
Info: get_instance_interface_port_property clock_inst reg_s1_external_connection reg_s1_external_connection_export WIDTH
Info: get_instance_interface_port_property clock_inst reg_s1_external_connection reg_s1_external_connection_export DIRECTION
Info: set_instance_parameter_value clock_inst_reg_s1_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value clock_inst_reg_s1_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value clock_inst_reg_s1_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value clock_inst_reg_s1_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value clock_inst_reg_s1_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property clock_inst_reg_s1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property clock_inst reg_s1_external_connection CLASS_NAME
Info: get_instance_interfaces clock_inst_reg_s1_external_connection_bfm
Info: get_instance_interface_property clock_inst_reg_s1_external_connection_bfm conduit CLASS_NAME
Info: add_connection clock_inst_reg_s1_external_connection_bfm.conduit clock_inst.reg_s1_external_connection
Info: get_instance_interface_property clock_inst reg_s2_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reg_s2_external_connection
Info: TB_Gen: conduit_end found: reg_s2_external_connection
Info: get_instance_interface_property clock_inst reg_s2_external_connection CLASS_NAME
Info: add_instance clock_inst_reg_s2_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property clock_inst_reg_s2_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst reg_s2_external_connection associatedClock
Info: get_instance_interface_parameter_value clock_inst reg_s2_external_connection associatedReset
Info: get_instance_interface_ports clock_inst reg_s2_external_connection
Info: get_instance_interface_port_property clock_inst reg_s2_external_connection reg_s2_external_connection_export ROLE
Info: get_instance_interface_port_property clock_inst reg_s2_external_connection reg_s2_external_connection_export WIDTH
Info: get_instance_interface_port_property clock_inst reg_s2_external_connection reg_s2_external_connection_export DIRECTION
Info: set_instance_parameter_value clock_inst_reg_s2_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value clock_inst_reg_s2_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value clock_inst_reg_s2_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value clock_inst_reg_s2_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value clock_inst_reg_s2_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property clock_inst_reg_s2_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property clock_inst reg_s2_external_connection CLASS_NAME
Info: get_instance_interfaces clock_inst_reg_s2_external_connection_bfm
Info: get_instance_interface_property clock_inst_reg_s2_external_connection_bfm conduit CLASS_NAME
Info: add_connection clock_inst_reg_s2_external_connection_bfm.conduit clock_inst.reg_s2_external_connection
Info: get_instance_interface_property clock_inst timer_irq CLASS_NAME
Info: send_message Info TB_Gen: interrupt_sender found: timer_irq
Info: TB_Gen: interrupt_sender found: timer_irq
Info: get_instance_interface_property clock_inst timer_irq CLASS_NAME
Info: add_instance clock_inst_timer_irq_bfm altera_avalon_interrupt_sink 
Info: get_instance_property clock_inst_timer_irq_bfm CLASS_NAME
Info: get_instance_interface_ports clock_inst timer_irq
Info: get_instance_interface_port_property clock_inst timer_irq timer_irq_irq ROLE
Info: get_instance_interface_port_property clock_inst timer_irq timer_irq_irq WIDTH
Info: set_instance_parameter_value clock_inst_timer_irq_bfm AV_IRQ_W 1
Info: set_instance_parameter_value clock_inst_timer_irq_bfm ASSERT_HIGH_IRQ 1
Info: set_instance_parameter_value clock_inst_timer_irq_bfm VHDL_ID 0
Info: get_instance_property clock_inst_timer_irq_bfm CLASS_NAME
Info: get_instance_interfaces clock_inst_timer_irq_bfm
Info: get_instance_interface_property clock_inst_timer_irq_bfm clock_reset CLASS_NAME
Info: get_instance_interface_property clock_inst_timer_irq_bfm clock_reset_reset CLASS_NAME
Info: get_instance_interface_property clock_inst_timer_irq_bfm irq CLASS_NAME
Info: get_instance_property clock_inst_timer_irq_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst timer_irq associatedClock
Info: get_instance_interface_property clock_inst clk CLASS_NAME
Info: get_instance_interfaces clock_inst_clk_bfm
Info: get_instance_interface_property clock_inst_clk_bfm clk CLASS_NAME
Info: add_connection clock_inst_clk_bfm.clk clock_inst_timer_irq_bfm.clock_reset
Info: get_instance_interfaces clock_inst_timer_irq_bfm
Info: get_instance_interface_property clock_inst_timer_irq_bfm clock_reset CLASS_NAME
Info: get_instance_interface_property clock_inst_timer_irq_bfm clock_reset_reset CLASS_NAME
Info: get_instance_interface_property clock_inst_timer_irq_bfm irq CLASS_NAME
Info: get_instance_property clock_inst_timer_irq_bfm CLASS_NAME
Info: get_instance_interface_parameter_value clock_inst timer_irq associatedReset
Info: get_instance_interface_property clock_inst reset CLASS_NAME
Info: get_instance_interfaces clock_inst_reset_bfm
Info: get_instance_interface_property clock_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property clock_inst_reset_bfm reset CLASS_NAME
Info: add_connection clock_inst_reset_bfm.reset clock_inst_timer_irq_bfm.clock_reset_reset
Info: get_instance_interface_property clock_inst timer_irq CLASS_NAME
Info: get_instance_interfaces clock_inst_timer_irq_bfm
Info: get_instance_interface_property clock_inst_timer_irq_bfm clock_reset CLASS_NAME
Info: get_instance_interface_property clock_inst_timer_irq_bfm clock_reset_reset CLASS_NAME
Info: get_instance_interface_property clock_inst_timer_irq_bfm irq CLASS_NAME
Info: add_connection clock_inst_timer_irq_bfm.irq clock_inst.timer_irq
Info: send_message Info TB_Gen: Saving testbench system: clock_tb.qsys
Info: TB_Gen: Saving testbench system: clock_tb.qsys
Info: save_system clock_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/kimbe/Documents/ClockAlarm/clock/testbench/clock_tb.qsys
Info: Done
Info: qsys-generate C:\Users\kimbe\Documents\ClockAlarm\clock.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\kimbe\Documents\ClockAlarm\clock\testbench\clock_tb\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading testbench/clock_tb.qsys
Progress: Reading input file
Progress: Adding clock_inst [clock 1.0]
Progress: Parameterizing module clock_inst
Progress: Adding clock_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module clock_inst_clk_bfm
Progress: Adding clock_inst_reg_h1_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module clock_inst_reg_h1_external_connection_bfm
Progress: Adding clock_inst_reg_h2_external_connection_1_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module clock_inst_reg_h2_external_connection_1_bfm
Progress: Adding clock_inst_reg_m1_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module clock_inst_reg_m1_external_connection_bfm
Progress: Adding clock_inst_reg_m2_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module clock_inst_reg_m2_external_connection_bfm
Progress: Adding clock_inst_reg_s1_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module clock_inst_reg_s1_external_connection_bfm
Progress: Adding clock_inst_reg_s2_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module clock_inst_reg_s2_external_connection_bfm
Progress: Adding clock_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module clock_inst_reset_bfm
Progress: Adding clock_inst_timer_irq_bfm [altera_avalon_interrupt_sink 18.1]
Progress: Parameterizing module clock_inst_timer_irq_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: clock_tb.clock_inst.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: clock_tb.clock_inst.REG_Bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clock_tb.clock_inst.REG_Bn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clock_tb.clock_inst.REG_Bs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clock_tb.clock_inst.REG_Bu: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: clock_tb.clock_inst.REG_Bd: REG_Bd.external_connection must be exported, or connected to a matching conduit.
Warning: clock_tb.clock_inst.REG_Bn: REG_Bn.external_connection must be exported, or connected to a matching conduit.
Warning: clock_tb.clock_inst.REG_Bs: REG_Bs.external_connection must be exported, or connected to a matching conduit.
Warning: clock_tb.clock_inst.REG_Bu: REG_Bu.external_connection must be exported, or connected to a matching conduit.
Warning: clock_tb.clock_inst.REG_LED: REG_LED.external_connection must be exported, or connected to a matching conduit.
Warning: clock_tb.clock_inst.UART: UART.external_connection must be exported, or connected to a matching conduit.
Info: clock_tb.clock_inst_clk_bfm: Elaborate: altera_clock_source
Info: clock_tb.clock_inst_clk_bfm:            $Revision: #1 $
Info: clock_tb.clock_inst_clk_bfm:            $Date: 2018/07/18 $
Info: clock_tb.clock_inst_reset_bfm: Elaborate: altera_reset_source
Info: clock_tb.clock_inst_reset_bfm:            $Revision: #1 $
Info: clock_tb.clock_inst_reset_bfm:            $Date: 2018/07/18 $
Info: clock_tb.clock_inst_reset_bfm: Reset is negatively asserted.
Info: clock_tb: Generating clock_tb "clock_tb" for SIM_VERILOG
Info: clock_inst: "clock_tb" instantiated clock "clock_inst"
Info: clock_inst_clk_bfm: "clock_tb" instantiated altera_avalon_clock_source "clock_inst_clk_bfm"
Info: clock_inst_reg_h1_external_connection_bfm: "clock_tb" instantiated altera_conduit_bfm "clock_inst_reg_h1_external_connection_bfm"
Info: Reusing file C:/Users/kimbe/Documents/ClockAlarm/clock/testbench/clock_tb/simulation/submodules/verbosity_pkg.sv
Info: clock_inst_reset_bfm: "clock_tb" instantiated altera_avalon_reset_source "clock_inst_reset_bfm"
Info: Reusing file C:/Users/kimbe/Documents/ClockAlarm/clock/testbench/clock_tb/simulation/submodules/verbosity_pkg.sv
Info: clock_inst_timer_irq_bfm: "clock_tb" instantiated altera_avalon_interrupt_sink "clock_inst_timer_irq_bfm"
Info: Reusing file C:/Users/kimbe/Documents/ClockAlarm/clock/testbench/clock_tb/simulation/submodules/verbosity_pkg.sv
Info: irq_mapper: "clock_tb" instantiated altera_irq_mapper "irq_mapper"
Info: CPU: "clock_inst" instantiated altera_nios2_gen2 "CPU"
Info: JTAG: Starting RTL generation for module 'clock_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=clock_JTAG --dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0120_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0120_JTAG_gen//clock_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0120_JTAG_gen/  ]
Info: JTAG: Done RTL generation for module 'clock_JTAG'
Info: JTAG: "clock_inst" instantiated altera_avalon_jtag_uart "JTAG"
Info: RAM: Starting RTL generation for module 'clock_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=clock_RAM --dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0121_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0121_RAM_gen//clock_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0121_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'clock_RAM'
Info: RAM: "clock_inst" instantiated altera_avalon_onchip_memory2 "RAM"
Info: REG_Bd: Starting RTL generation for module 'clock_REG_Bd'
Info: REG_Bd:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=clock_REG_Bd --dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0122_REG_Bd_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0122_REG_Bd_gen//clock_REG_Bd_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0122_REG_Bd_gen/  ]
Info: REG_Bd: Done RTL generation for module 'clock_REG_Bd'
Info: REG_Bd: "clock_inst" instantiated altera_avalon_pio "REG_Bd"
Info: REG_H1: Starting RTL generation for module 'clock_REG_H1'
Info: REG_H1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=clock_REG_H1 --dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0123_REG_H1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0123_REG_H1_gen//clock_REG_H1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0123_REG_H1_gen/  ]
Info: REG_H1: Done RTL generation for module 'clock_REG_H1'
Info: REG_H1: "clock_inst" instantiated altera_avalon_pio "REG_H1"
Info: TIMER: Starting RTL generation for module 'clock_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=clock_TIMER --dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0124_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0124_TIMER_gen//clock_TIMER_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0124_TIMER_gen/  ]
Info: TIMER: Done RTL generation for module 'clock_TIMER'
Info: TIMER: "clock_inst" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'clock_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=clock_UART --dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0125_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0125_UART_gen//clock_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kimbe/AppData/Local/Temp/alt8906_329286873722239816.dir/0125_UART_gen/  ]
Info: UART: Done RTL generation for module 'clock_UART'
Info: UART: "clock_inst" instantiated altera_avalon_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "clock_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 125 or more modules remaining
Info: clock_tb: Done "clock_tb" with 36 modules, 17 files
Error: qsys-generate failed with exit code 1: 1 Error, 6 Warnings
Error: There were errors creating the testbench system.
Info: Stopping: Create testbench Platform Designer system
